Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 17 11:38:14 2025
| Host         : DESKTOP-KB3PEIF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        64          
SYNTH-15   Warning           Byte wide write enable not inferred                               128         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (4605)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (4605)
---------------------------------
 There are 4605 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.277        0.000                      0                16217        0.025        0.000                      0                16217        3.000        0.000                       0                  4611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
M100_clk_i              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
M100_clk_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         38.277        0.000                      0                11978        0.174        0.000                      0                11978       49.500        0.000                       0                  4607  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       38.287        0.000                      0                11978        0.174        0.000                      0                11978       49.500        0.000                       0                  4607  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         38.277        0.000                      0                11978        0.025        0.000                      0                11978  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       38.277        0.000                      0                11978        0.025        0.000                      0                11978  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         39.369        0.000                      0                 4239        1.044        0.000                      0                 4239  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         39.369        0.000                      0                 4239        0.894        0.000                      0                 4239  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       39.369        0.000                      0                 4239        0.894        0.000                      0                 4239  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       39.379        0.000                      0                 4239        1.044        0.000                      0                 4239  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  M100_clk_i
  To Clock:  M100_clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         M100_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { M100_clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.277ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][21]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.934ns (8.213%)  route 10.438ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 48.517 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.267    10.488    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.810    48.517    core0/core0/clk_out1
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][21]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.079    
                         clock uncertainty           -0.149    48.930    
    SLICE_X8Y67          FDCE (Setup_fdce_C_CE)      -0.164    48.766    core0/core0/f_register_bank_reg[2][21]
  -------------------------------------------------------------------
                         required time                         48.766    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 38.277    

Slack (MET) :             38.277ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.934ns (8.213%)  route 10.438ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 48.517 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.267    10.488    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.810    48.517    core0/core0/clk_out1
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][28]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.079    
                         clock uncertainty           -0.149    48.930    
    SLICE_X8Y67          FDCE (Setup_fdce_C_CE)      -0.164    48.766    core0/core0/f_register_bank_reg[2][28]
  -------------------------------------------------------------------
                         required time                         48.766    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 38.277    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][22]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][22]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.843    core0/core0/f_register_bank_reg[2][22]
  -------------------------------------------------------------------
                         required time                         48.843    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][24]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.843    core0/core0/f_register_bank_reg[2][24]
  -------------------------------------------------------------------
                         required time                         48.843    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][26]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.843    core0/core0/f_register_bank_reg[2][26]
  -------------------------------------------------------------------
                         required time                         48.843    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.840ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.859ns  (logic 0.934ns (8.601%)  route 9.925ns (91.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 48.604 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.754     9.975    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  core0/core0/f_register_bank_reg[2][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.897    48.604    core0/core0/clk_out1
    SLICE_X0Y58          FDCE                                         r  core0/core0/f_register_bank_reg[2][23]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.166    
                         clock uncertainty           -0.149    49.017    
    SLICE_X0Y58          FDCE (Setup_fdce_C_CE)      -0.202    48.815    core0/core0/f_register_bank_reg[2][23]
  -------------------------------------------------------------------
                         required time                         48.815    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 38.840    

Slack (MET) :             39.486ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.211ns  (logic 0.934ns (9.147%)  route 9.277ns (90.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.106     9.327    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X5Y53          FDCE                                         r  core0/core0/f_register_bank_reg[2][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.896    48.603    core0/core0/clk_out1
    SLICE_X5Y53          FDCE                                         r  core0/core0/f_register_bank_reg[2][25]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.165    
                         clock uncertainty           -0.149    49.016    
    SLICE_X5Y53          FDCE (Setup_fdce_C_CE)      -0.202    48.814    core0/core0/f_register_bank_reg[2][25]
  -------------------------------------------------------------------
                         required time                         48.814    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 39.486    

Slack (MET) :             39.502ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][17]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 0.934ns (9.160%)  route 9.263ns (90.840%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 48.605 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.092     9.313    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  core0/core0/f_register_bank_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.898    48.605    core0/core0/clk_out1
    SLICE_X0Y54          FDCE                                         r  core0/core0/f_register_bank_reg[2][17]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.167    
                         clock uncertainty           -0.149    49.018    
    SLICE_X0Y54          FDCE (Setup_fdce_C_CE)      -0.202    48.816    core0/core0/f_register_bank_reg[2][17]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                 39.502    

Slack (MET) :             39.674ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[29][22]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.934ns (9.327%)  route 9.080ns (90.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          2.334     3.335    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I0_O)        0.326     3.661 r  core0/core0/f_register_bank[29][31]_i_1/O
                         net (fo=32, routed)          5.470     9.130    core0/core0/f_register_bank[29][31]_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][22]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.202    48.805    core0/core0/f_register_bank_reg[29][22]
  -------------------------------------------------------------------
                         required time                         48.805    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 39.674    

Slack (MET) :             39.674ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[29][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.934ns (9.327%)  route 9.080ns (90.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          2.334     3.335    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I0_O)        0.326     3.661 r  core0/core0/f_register_bank[29][31]_i_1/O
                         net (fo=32, routed)          5.470     9.130    core0/core0/f_register_bank[29][31]_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][24]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.202    48.805    core0/core0/f_register_bank_reg[29][24]
  -------------------------------------------------------------------
                         required time                         48.805    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 39.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.640    -0.659    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/clk_out1
    SLICE_X61Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.518 f  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/Q
                         net (fo=96, routed)          0.121    -0.397    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/Q[2]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.352 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.352    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/next_state[1]
    SLICE_X60Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.913    -0.901    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/clk_out1
    SLICE_X60Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.255    -0.646    
    SLICE_X60Y70         FDCE (Hold_fdce_C_D)         0.120    -0.526    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/MULDIV/DIV/div_control/rdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.683    -0.616    core0/core0/MULDIV/DIV/div_control/clk_out1
    SLICE_X16Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/Q
                         net (fo=8, routed)           0.072    -0.380    core0/core0/MULDIV/DIV/div_control/round_count_reg[2]
    SLICE_X17Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  core0/core0/MULDIV/DIV/div_control/rdy_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    core0/core0/MULDIV/DIV/div_control/rdy_b4_delay
    SLICE_X17Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.956    -0.858    core0/core0/MULDIV/DIV/div_control/clk_out1
    SLICE_X17Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/rdy_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X17Y77         FDCE (Hold_fdce_C_D)         0.092    -0.511    core0/core0/MULDIV/DIV/div_control/rdy_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.652    -0.647    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/clk_out1
    SLICE_X47Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/Q
                         net (fo=4, routed)           0.125    -0.381    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/reg_Q[16]
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.045    -0.336 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/reg_Q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]_1
    SLICE_X46Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.926    -0.888    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/clk_out1
    SLICE_X46Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/C
                         clock pessimism              0.254    -0.634    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.120    -0.514    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.637    -0.662    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.521 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/Q
                         net (fo=1, routed)           0.107    -0.414    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[17]
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[82]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[18]
    SLICE_X63Y79         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.911    -0.903    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y79         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/C
                         clock pessimism              0.256    -0.647    
    SLICE_X63Y79         FDCE (Hold_fdce_C_D)         0.091    -0.556    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.635    -0.664    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y76         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.523 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/Q
                         net (fo=1, routed)           0.107    -0.416    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[4]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[69]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[5]
    SLICE_X63Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.909    -0.905    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/C
                         clock pessimism              0.256    -0.649    
    SLICE_X63Y77         FDCE (Hold_fdce_C_D)         0.091    -0.558    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.639    -0.660    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X61Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.519 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/Q
                         net (fo=1, routed)           0.107    -0.412    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[5]
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.367 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[70]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[6]
    SLICE_X61Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.912    -0.902    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X61Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/C
                         clock pessimism              0.256    -0.646    
    SLICE_X61Y78         FDCE (Hold_fdce_C_D)         0.091    -0.555    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 core0/core0/CSR_UNIT/counter_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/CSR_UNIT/csr_reg_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.981%)  route 0.159ns (46.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.645    -0.654    core0/core0/CSR_UNIT/clk_out1
    SLICE_X43Y68         FDCE                                         r  core0/core0/CSR_UNIT/counter_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core0/core0/CSR_UNIT/counter_reg[52]/Q
                         net (fo=2, routed)           0.159    -0.355    core0/core0/CSR_UNIT/data11[20]
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.310 r  core0/core0/CSR_UNIT/csr_reg_o[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    core0/core0/CSR_UNIT/csr_reg_o[20]_i_1_n_0
    SLICE_X44Y67         FDCE                                         r  core0/core0/CSR_UNIT/csr_reg_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.919    -0.895    core0/core0/CSR_UNIT/clk_out1
    SLICE_X44Y67         FDCE                                         r  core0/core0/CSR_UNIT/csr_reg_o_reg[20]/C
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         FDCE (Hold_fdce_C_D)         0.120    -0.498    core0/core0/CSR_UNIT/csr_reg_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mtime_regs/dat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mtime_regs/mtime_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.755    -0.545    mtime_regs/clk_out1
    SLICE_X38Y47         FDCE                                         r  mtime_regs/dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  mtime_regs/dat_reg[11]/Q
                         net (fo=4, routed)           0.110    -0.294    mtime_regs/dat[11]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  mtime_regs/mtime[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    mtime_regs/p_1_in[11]
    SLICE_X39Y47         FDCE                                         r  mtime_regs/mtime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.034    -0.780    mtime_regs/clk_out1
    SLICE_X39Y47         FDCE                                         r  mtime_regs/mtime_reg[11]/C
                         clock pessimism              0.248    -0.532    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.091    -0.441    mtime_regs/mtime_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mtime_regs/dat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mtime_regs/mtimecmp_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.752%)  route 0.137ns (49.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.755    -0.545    mtime_regs/clk_out1
    SLICE_X38Y47         FDCE                                         r  mtime_regs/dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  mtime_regs/dat_reg[11]/Q
                         net (fo=4, routed)           0.137    -0.267    mtime_regs/dat[11]
    SLICE_X39Y46         FDCE                                         r  mtime_regs/mtimecmp_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    mtime_regs/clk_out1
    SLICE_X39Y46         FDCE                                         r  mtime_regs/mtimecmp_reg[43]/C
                         clock pessimism              0.251    -0.530    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.070    -0.460    mtime_regs/mtimecmp_reg[43]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 core0/core0/EXMEM_preg_imm_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/MEMWB_preg_imm_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.190ns (60.048%)  route 0.126ns (39.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.678    -0.621    core0/core0/clk_out1
    SLICE_X41Y64         FDCE                                         r  core0/core0/EXMEM_preg_imm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  core0/core0/EXMEM_preg_imm_reg[18]/Q
                         net (fo=1, routed)           0.126    -0.354    core0/core0/CSR_UNIT/MEMWB_preg_imm_reg[31][18]
    SLICE_X39Y63         LUT2 (Prop_lut2_I0_O)        0.049    -0.305 r  core0/core0/CSR_UNIT/MEMWB_preg_imm[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    core0/core0/CSR_UNIT_n_463
    SLICE_X39Y63         FDCE                                         r  core0/core0/MEMWB_preg_imm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.953    -0.861    core0/core0/clk_out1
    SLICE_X39Y63         FDCE                                         r  core0/core0/MEMWB_preg_imm_reg[18]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X39Y63         FDCE (Hold_fdce_C_D)         0.107    -0.499    core0/core0/MEMWB_preg_imm_reg[18]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkwiz0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X1Y8      memory/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X1Y8      memory/mem_reg_0_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y8      memory/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y8      memory/mem_reg_0_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y4      memory/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y4      memory/mem_reg_0_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y6      memory/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y6      memory/mem_reg_0_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y16     memory/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y16     memory/mem_reg_0_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[10]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[10]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[11]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[11]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y63     MEMWB_preg_memout_reg[12]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y63     MEMWB_preg_memout_reg[12]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y73      MEMWB_preg_memout_reg[13]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y73      MEMWB_preg_memout_reg[13]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y64     MEMWB_preg_memout_reg[14]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y64     MEMWB_preg_memout_reg[14]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[10]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[10]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[11]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[11]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y63     MEMWB_preg_memout_reg[12]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y63     MEMWB_preg_memout_reg[12]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y73      MEMWB_preg_memout_reg[13]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y73      MEMWB_preg_memout_reg[13]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y64     MEMWB_preg_memout_reg[14]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y64     MEMWB_preg_memout_reg[14]_i_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkwiz0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clkwiz0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { M100_clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.287ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][21]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.934ns (8.213%)  route 10.438ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 48.517 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.267    10.488    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.810    48.517    core0/core0/clk_out1
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][21]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.079    
                         clock uncertainty           -0.140    48.939    
    SLICE_X8Y67          FDCE (Setup_fdce_C_CE)      -0.164    48.775    core0/core0/f_register_bank_reg[2][21]
  -------------------------------------------------------------------
                         required time                         48.775    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 38.287    

Slack (MET) :             38.287ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.934ns (8.213%)  route 10.438ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 48.517 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.267    10.488    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.810    48.517    core0/core0/clk_out1
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][28]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.079    
                         clock uncertainty           -0.140    48.939    
    SLICE_X8Y67          FDCE (Setup_fdce_C_CE)      -0.164    48.775    core0/core0/f_register_bank_reg[2][28]
  -------------------------------------------------------------------
                         required time                         48.775    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 38.287    

Slack (MET) :             38.621ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][22]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][22]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.140    49.016    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.852    core0/core0/f_register_bank_reg[2][22]
  -------------------------------------------------------------------
                         required time                         48.852    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.621    

Slack (MET) :             38.621ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][24]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.140    49.016    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.852    core0/core0/f_register_bank_reg[2][24]
  -------------------------------------------------------------------
                         required time                         48.852    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.621    

Slack (MET) :             38.621ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][26]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.140    49.016    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.852    core0/core0/f_register_bank_reg[2][26]
  -------------------------------------------------------------------
                         required time                         48.852    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.621    

Slack (MET) :             38.850ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.859ns  (logic 0.934ns (8.601%)  route 9.925ns (91.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 48.604 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.754     9.975    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  core0/core0/f_register_bank_reg[2][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.897    48.604    core0/core0/clk_out1
    SLICE_X0Y58          FDCE                                         r  core0/core0/f_register_bank_reg[2][23]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.166    
                         clock uncertainty           -0.140    49.026    
    SLICE_X0Y58          FDCE (Setup_fdce_C_CE)      -0.202    48.824    core0/core0/f_register_bank_reg[2][23]
  -------------------------------------------------------------------
                         required time                         48.824    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 38.850    

Slack (MET) :             39.496ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.211ns  (logic 0.934ns (9.147%)  route 9.277ns (90.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.106     9.327    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X5Y53          FDCE                                         r  core0/core0/f_register_bank_reg[2][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.896    48.603    core0/core0/clk_out1
    SLICE_X5Y53          FDCE                                         r  core0/core0/f_register_bank_reg[2][25]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.165    
                         clock uncertainty           -0.140    49.025    
    SLICE_X5Y53          FDCE (Setup_fdce_C_CE)      -0.202    48.823    core0/core0/f_register_bank_reg[2][25]
  -------------------------------------------------------------------
                         required time                         48.823    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 39.496    

Slack (MET) :             39.512ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][17]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 0.934ns (9.160%)  route 9.263ns (90.840%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 48.605 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.092     9.313    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  core0/core0/f_register_bank_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.898    48.605    core0/core0/clk_out1
    SLICE_X0Y54          FDCE                                         r  core0/core0/f_register_bank_reg[2][17]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.167    
                         clock uncertainty           -0.140    49.027    
    SLICE_X0Y54          FDCE (Setup_fdce_C_CE)      -0.202    48.825    core0/core0/f_register_bank_reg[2][17]
  -------------------------------------------------------------------
                         required time                         48.825    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                 39.512    

Slack (MET) :             39.684ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[29][22]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.934ns (9.327%)  route 9.080ns (90.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          2.334     3.335    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I0_O)        0.326     3.661 r  core0/core0/f_register_bank[29][31]_i_1/O
                         net (fo=32, routed)          5.470     9.130    core0/core0/f_register_bank[29][31]_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][22]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.140    49.016    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.202    48.814    core0/core0/f_register_bank_reg[29][22]
  -------------------------------------------------------------------
                         required time                         48.814    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 39.684    

Slack (MET) :             39.684ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[29][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.934ns (9.327%)  route 9.080ns (90.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          2.334     3.335    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I0_O)        0.326     3.661 r  core0/core0/f_register_bank[29][31]_i_1/O
                         net (fo=32, routed)          5.470     9.130    core0/core0/f_register_bank[29][31]_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][24]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.140    49.016    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.202    48.814    core0/core0/f_register_bank_reg[29][24]
  -------------------------------------------------------------------
                         required time                         48.814    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 39.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.640    -0.659    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/clk_out1
    SLICE_X61Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.518 f  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/Q
                         net (fo=96, routed)          0.121    -0.397    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/Q[2]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.352 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.352    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/next_state[1]
    SLICE_X60Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.913    -0.901    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/clk_out1
    SLICE_X60Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.255    -0.646    
    SLICE_X60Y70         FDCE (Hold_fdce_C_D)         0.120    -0.526    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/MULDIV/DIV/div_control/rdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.683    -0.616    core0/core0/MULDIV/DIV/div_control/clk_out1
    SLICE_X16Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/Q
                         net (fo=8, routed)           0.072    -0.380    core0/core0/MULDIV/DIV/div_control/round_count_reg[2]
    SLICE_X17Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  core0/core0/MULDIV/DIV/div_control/rdy_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    core0/core0/MULDIV/DIV/div_control/rdy_b4_delay
    SLICE_X17Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.956    -0.858    core0/core0/MULDIV/DIV/div_control/clk_out1
    SLICE_X17Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/rdy_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X17Y77         FDCE (Hold_fdce_C_D)         0.092    -0.511    core0/core0/MULDIV/DIV/div_control/rdy_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.652    -0.647    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/clk_out1
    SLICE_X47Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/Q
                         net (fo=4, routed)           0.125    -0.381    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/reg_Q[16]
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.045    -0.336 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/reg_Q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]_1
    SLICE_X46Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.926    -0.888    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/clk_out1
    SLICE_X46Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/C
                         clock pessimism              0.254    -0.634    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.120    -0.514    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.637    -0.662    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.521 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/Q
                         net (fo=1, routed)           0.107    -0.414    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[17]
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[82]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[18]
    SLICE_X63Y79         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.911    -0.903    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y79         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/C
                         clock pessimism              0.256    -0.647    
    SLICE_X63Y79         FDCE (Hold_fdce_C_D)         0.091    -0.556    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.635    -0.664    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y76         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.523 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/Q
                         net (fo=1, routed)           0.107    -0.416    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[4]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[69]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[5]
    SLICE_X63Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.909    -0.905    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/C
                         clock pessimism              0.256    -0.649    
    SLICE_X63Y77         FDCE (Hold_fdce_C_D)         0.091    -0.558    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.639    -0.660    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X61Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.519 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/Q
                         net (fo=1, routed)           0.107    -0.412    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[5]
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.367 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[70]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[6]
    SLICE_X61Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.912    -0.902    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X61Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/C
                         clock pessimism              0.256    -0.646    
    SLICE_X61Y78         FDCE (Hold_fdce_C_D)         0.091    -0.555    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 core0/core0/CSR_UNIT/counter_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/CSR_UNIT/csr_reg_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.981%)  route 0.159ns (46.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.645    -0.654    core0/core0/CSR_UNIT/clk_out1
    SLICE_X43Y68         FDCE                                         r  core0/core0/CSR_UNIT/counter_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core0/core0/CSR_UNIT/counter_reg[52]/Q
                         net (fo=2, routed)           0.159    -0.355    core0/core0/CSR_UNIT/data11[20]
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.310 r  core0/core0/CSR_UNIT/csr_reg_o[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    core0/core0/CSR_UNIT/csr_reg_o[20]_i_1_n_0
    SLICE_X44Y67         FDCE                                         r  core0/core0/CSR_UNIT/csr_reg_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.919    -0.895    core0/core0/CSR_UNIT/clk_out1
    SLICE_X44Y67         FDCE                                         r  core0/core0/CSR_UNIT/csr_reg_o_reg[20]/C
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         FDCE (Hold_fdce_C_D)         0.120    -0.498    core0/core0/CSR_UNIT/csr_reg_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mtime_regs/dat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mtime_regs/mtime_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.755    -0.545    mtime_regs/clk_out1
    SLICE_X38Y47         FDCE                                         r  mtime_regs/dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  mtime_regs/dat_reg[11]/Q
                         net (fo=4, routed)           0.110    -0.294    mtime_regs/dat[11]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  mtime_regs/mtime[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    mtime_regs/p_1_in[11]
    SLICE_X39Y47         FDCE                                         r  mtime_regs/mtime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.034    -0.780    mtime_regs/clk_out1
    SLICE_X39Y47         FDCE                                         r  mtime_regs/mtime_reg[11]/C
                         clock pessimism              0.248    -0.532    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.091    -0.441    mtime_regs/mtime_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mtime_regs/dat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mtime_regs/mtimecmp_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.752%)  route 0.137ns (49.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.755    -0.545    mtime_regs/clk_out1
    SLICE_X38Y47         FDCE                                         r  mtime_regs/dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  mtime_regs/dat_reg[11]/Q
                         net (fo=4, routed)           0.137    -0.267    mtime_regs/dat[11]
    SLICE_X39Y46         FDCE                                         r  mtime_regs/mtimecmp_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    mtime_regs/clk_out1
    SLICE_X39Y46         FDCE                                         r  mtime_regs/mtimecmp_reg[43]/C
                         clock pessimism              0.251    -0.530    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.070    -0.460    mtime_regs/mtimecmp_reg[43]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 core0/core0/EXMEM_preg_imm_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/MEMWB_preg_imm_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.190ns (60.048%)  route 0.126ns (39.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.678    -0.621    core0/core0/clk_out1
    SLICE_X41Y64         FDCE                                         r  core0/core0/EXMEM_preg_imm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  core0/core0/EXMEM_preg_imm_reg[18]/Q
                         net (fo=1, routed)           0.126    -0.354    core0/core0/CSR_UNIT/MEMWB_preg_imm_reg[31][18]
    SLICE_X39Y63         LUT2 (Prop_lut2_I0_O)        0.049    -0.305 r  core0/core0/CSR_UNIT/MEMWB_preg_imm[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    core0/core0/CSR_UNIT_n_463
    SLICE_X39Y63         FDCE                                         r  core0/core0/MEMWB_preg_imm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.953    -0.861    core0/core0/clk_out1
    SLICE_X39Y63         FDCE                                         r  core0/core0/MEMWB_preg_imm_reg[18]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X39Y63         FDCE (Hold_fdce_C_D)         0.107    -0.499    core0/core0/MEMWB_preg_imm_reg[18]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkwiz0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X1Y8      memory/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X1Y8      memory/mem_reg_0_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y8      memory/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y8      memory/mem_reg_0_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y4      memory/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y4      memory/mem_reg_0_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y6      memory/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y6      memory/mem_reg_0_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y16     memory/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         100.000     96.637     RAMB36_X0Y16     memory/mem_reg_0_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[10]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[10]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[11]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[11]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y63     MEMWB_preg_memout_reg[12]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y63     MEMWB_preg_memout_reg[12]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y73      MEMWB_preg_memout_reg[13]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y73      MEMWB_preg_memout_reg[13]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y64     MEMWB_preg_memout_reg[14]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y64     MEMWB_preg_memout_reg[14]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[10]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[10]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[11]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y46     MEMWB_preg_memout_reg[11]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y63     MEMWB_preg_memout_reg[12]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y63     MEMWB_preg_memout_reg[12]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y73      MEMWB_preg_memout_reg[13]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y73      MEMWB_preg_memout_reg[13]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y64     MEMWB_preg_memout_reg[14]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y64     MEMWB_preg_memout_reg[14]_i_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkwiz0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clkwiz0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clkwiz0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.277ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][21]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.934ns (8.213%)  route 10.438ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 48.517 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.267    10.488    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.810    48.517    core0/core0/clk_out1
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][21]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.079    
                         clock uncertainty           -0.149    48.930    
    SLICE_X8Y67          FDCE (Setup_fdce_C_CE)      -0.164    48.766    core0/core0/f_register_bank_reg[2][21]
  -------------------------------------------------------------------
                         required time                         48.766    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 38.277    

Slack (MET) :             38.277ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.934ns (8.213%)  route 10.438ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 48.517 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.267    10.488    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.810    48.517    core0/core0/clk_out1
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][28]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.079    
                         clock uncertainty           -0.149    48.930    
    SLICE_X8Y67          FDCE (Setup_fdce_C_CE)      -0.164    48.766    core0/core0/f_register_bank_reg[2][28]
  -------------------------------------------------------------------
                         required time                         48.766    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 38.277    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][22]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][22]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.843    core0/core0/f_register_bank_reg[2][22]
  -------------------------------------------------------------------
                         required time                         48.843    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][24]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.843    core0/core0/f_register_bank_reg[2][24]
  -------------------------------------------------------------------
                         required time                         48.843    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][26]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.843    core0/core0/f_register_bank_reg[2][26]
  -------------------------------------------------------------------
                         required time                         48.843    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.840ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.859ns  (logic 0.934ns (8.601%)  route 9.925ns (91.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 48.604 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.754     9.975    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  core0/core0/f_register_bank_reg[2][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.897    48.604    core0/core0/clk_out1
    SLICE_X0Y58          FDCE                                         r  core0/core0/f_register_bank_reg[2][23]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.166    
                         clock uncertainty           -0.149    49.017    
    SLICE_X0Y58          FDCE (Setup_fdce_C_CE)      -0.202    48.815    core0/core0/f_register_bank_reg[2][23]
  -------------------------------------------------------------------
                         required time                         48.815    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 38.840    

Slack (MET) :             39.486ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.211ns  (logic 0.934ns (9.147%)  route 9.277ns (90.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.106     9.327    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X5Y53          FDCE                                         r  core0/core0/f_register_bank_reg[2][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.896    48.603    core0/core0/clk_out1
    SLICE_X5Y53          FDCE                                         r  core0/core0/f_register_bank_reg[2][25]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.165    
                         clock uncertainty           -0.149    49.016    
    SLICE_X5Y53          FDCE (Setup_fdce_C_CE)      -0.202    48.814    core0/core0/f_register_bank_reg[2][25]
  -------------------------------------------------------------------
                         required time                         48.814    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 39.486    

Slack (MET) :             39.502ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][17]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 0.934ns (9.160%)  route 9.263ns (90.840%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 48.605 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.092     9.313    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  core0/core0/f_register_bank_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.898    48.605    core0/core0/clk_out1
    SLICE_X0Y54          FDCE                                         r  core0/core0/f_register_bank_reg[2][17]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.167    
                         clock uncertainty           -0.149    49.018    
    SLICE_X0Y54          FDCE (Setup_fdce_C_CE)      -0.202    48.816    core0/core0/f_register_bank_reg[2][17]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                 39.502    

Slack (MET) :             39.674ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[29][22]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.934ns (9.327%)  route 9.080ns (90.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          2.334     3.335    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I0_O)        0.326     3.661 r  core0/core0/f_register_bank[29][31]_i_1/O
                         net (fo=32, routed)          5.470     9.130    core0/core0/f_register_bank[29][31]_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][22]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.202    48.805    core0/core0/f_register_bank_reg[29][22]
  -------------------------------------------------------------------
                         required time                         48.805    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 39.674    

Slack (MET) :             39.674ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[29][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.934ns (9.327%)  route 9.080ns (90.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          2.334     3.335    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I0_O)        0.326     3.661 r  core0/core0/f_register_bank[29][31]_i_1/O
                         net (fo=32, routed)          5.470     9.130    core0/core0/f_register_bank[29][31]_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][24]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.202    48.805    core0/core0/f_register_bank_reg[29][24]
  -------------------------------------------------------------------
                         required time                         48.805    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 39.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.640    -0.659    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/clk_out1
    SLICE_X61Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.518 f  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/Q
                         net (fo=96, routed)          0.121    -0.397    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/Q[2]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.352 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.352    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/next_state[1]
    SLICE_X60Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.913    -0.901    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/clk_out1
    SLICE_X60Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.255    -0.646    
                         clock uncertainty            0.149    -0.497    
    SLICE_X60Y70         FDCE (Hold_fdce_C_D)         0.120    -0.377    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/MULDIV/DIV/div_control/rdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.683    -0.616    core0/core0/MULDIV/DIV/div_control/clk_out1
    SLICE_X16Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/Q
                         net (fo=8, routed)           0.072    -0.380    core0/core0/MULDIV/DIV/div_control/round_count_reg[2]
    SLICE_X17Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  core0/core0/MULDIV/DIV/div_control/rdy_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    core0/core0/MULDIV/DIV/div_control/rdy_b4_delay
    SLICE_X17Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.956    -0.858    core0/core0/MULDIV/DIV/div_control/clk_out1
    SLICE_X17Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/rdy_reg/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.149    -0.454    
    SLICE_X17Y77         FDCE (Hold_fdce_C_D)         0.092    -0.362    core0/core0/MULDIV/DIV/div_control/rdy_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.652    -0.647    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/clk_out1
    SLICE_X47Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/Q
                         net (fo=4, routed)           0.125    -0.381    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/reg_Q[16]
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.045    -0.336 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/reg_Q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]_1
    SLICE_X46Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.926    -0.888    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/clk_out1
    SLICE_X46Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/C
                         clock pessimism              0.254    -0.634    
                         clock uncertainty            0.149    -0.485    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.120    -0.365    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.637    -0.662    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.521 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/Q
                         net (fo=1, routed)           0.107    -0.414    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[17]
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[82]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[18]
    SLICE_X63Y79         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.911    -0.903    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y79         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/C
                         clock pessimism              0.256    -0.647    
                         clock uncertainty            0.149    -0.498    
    SLICE_X63Y79         FDCE (Hold_fdce_C_D)         0.091    -0.407    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.635    -0.664    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y76         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.523 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/Q
                         net (fo=1, routed)           0.107    -0.416    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[4]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[69]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[5]
    SLICE_X63Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.909    -0.905    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/C
                         clock pessimism              0.256    -0.649    
                         clock uncertainty            0.149    -0.500    
    SLICE_X63Y77         FDCE (Hold_fdce_C_D)         0.091    -0.409    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.639    -0.660    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X61Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.519 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/Q
                         net (fo=1, routed)           0.107    -0.412    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[5]
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.367 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[70]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[6]
    SLICE_X61Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.912    -0.902    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X61Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/C
                         clock pessimism              0.256    -0.646    
                         clock uncertainty            0.149    -0.497    
    SLICE_X61Y78         FDCE (Hold_fdce_C_D)         0.091    -0.406    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core0/core0/CSR_UNIT/counter_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/CSR_UNIT/csr_reg_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.981%)  route 0.159ns (46.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.645    -0.654    core0/core0/CSR_UNIT/clk_out1
    SLICE_X43Y68         FDCE                                         r  core0/core0/CSR_UNIT/counter_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core0/core0/CSR_UNIT/counter_reg[52]/Q
                         net (fo=2, routed)           0.159    -0.355    core0/core0/CSR_UNIT/data11[20]
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.310 r  core0/core0/CSR_UNIT/csr_reg_o[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    core0/core0/CSR_UNIT/csr_reg_o[20]_i_1_n_0
    SLICE_X44Y67         FDCE                                         r  core0/core0/CSR_UNIT/csr_reg_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.919    -0.895    core0/core0/CSR_UNIT/clk_out1
    SLICE_X44Y67         FDCE                                         r  core0/core0/CSR_UNIT/csr_reg_o_reg[20]/C
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X44Y67         FDCE (Hold_fdce_C_D)         0.120    -0.349    core0/core0/CSR_UNIT/csr_reg_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mtime_regs/dat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mtime_regs/mtime_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.755    -0.545    mtime_regs/clk_out1
    SLICE_X38Y47         FDCE                                         r  mtime_regs/dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  mtime_regs/dat_reg[11]/Q
                         net (fo=4, routed)           0.110    -0.294    mtime_regs/dat[11]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  mtime_regs/mtime[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    mtime_regs/p_1_in[11]
    SLICE_X39Y47         FDCE                                         r  mtime_regs/mtime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.034    -0.780    mtime_regs/clk_out1
    SLICE_X39Y47         FDCE                                         r  mtime_regs/mtime_reg[11]/C
                         clock pessimism              0.248    -0.532    
                         clock uncertainty            0.149    -0.382    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.091    -0.291    mtime_regs/mtime_reg[11]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mtime_regs/dat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mtime_regs/mtimecmp_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.752%)  route 0.137ns (49.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.755    -0.545    mtime_regs/clk_out1
    SLICE_X38Y47         FDCE                                         r  mtime_regs/dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  mtime_regs/dat_reg[11]/Q
                         net (fo=4, routed)           0.137    -0.267    mtime_regs/dat[11]
    SLICE_X39Y46         FDCE                                         r  mtime_regs/mtimecmp_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    mtime_regs/clk_out1
    SLICE_X39Y46         FDCE                                         r  mtime_regs/mtimecmp_reg[43]/C
                         clock pessimism              0.251    -0.530    
                         clock uncertainty            0.149    -0.380    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.070    -0.310    mtime_regs/mtimecmp_reg[43]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core0/core0/EXMEM_preg_imm_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/MEMWB_preg_imm_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.190ns (60.048%)  route 0.126ns (39.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.678    -0.621    core0/core0/clk_out1
    SLICE_X41Y64         FDCE                                         r  core0/core0/EXMEM_preg_imm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  core0/core0/EXMEM_preg_imm_reg[18]/Q
                         net (fo=1, routed)           0.126    -0.354    core0/core0/CSR_UNIT/MEMWB_preg_imm_reg[31][18]
    SLICE_X39Y63         LUT2 (Prop_lut2_I0_O)        0.049    -0.305 r  core0/core0/CSR_UNIT/MEMWB_preg_imm[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    core0/core0/CSR_UNIT_n_463
    SLICE_X39Y63         FDCE                                         r  core0/core0/MEMWB_preg_imm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.953    -0.861    core0/core0/clk_out1
    SLICE_X39Y63         FDCE                                         r  core0/core0/MEMWB_preg_imm_reg[18]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.149    -0.457    
    SLICE_X39Y63         FDCE (Hold_fdce_C_D)         0.107    -0.350    core0/core0/MEMWB_preg_imm_reg[18]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.277ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][21]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.934ns (8.213%)  route 10.438ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 48.517 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.267    10.488    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.810    48.517    core0/core0/clk_out1
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][21]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.079    
                         clock uncertainty           -0.149    48.930    
    SLICE_X8Y67          FDCE (Setup_fdce_C_CE)      -0.164    48.766    core0/core0/f_register_bank_reg[2][21]
  -------------------------------------------------------------------
                         required time                         48.766    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 38.277    

Slack (MET) :             38.277ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.934ns (8.213%)  route 10.438ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 48.517 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.267    10.488    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.810    48.517    core0/core0/clk_out1
    SLICE_X8Y67          FDCE                                         r  core0/core0/f_register_bank_reg[2][28]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.079    
                         clock uncertainty           -0.149    48.930    
    SLICE_X8Y67          FDCE (Setup_fdce_C_CE)      -0.164    48.766    core0/core0/f_register_bank_reg[2][28]
  -------------------------------------------------------------------
                         required time                         48.766    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 38.277    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][22]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][22]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.843    core0/core0/f_register_bank_reg[2][22]
  -------------------------------------------------------------------
                         required time                         48.843    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][24]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.843    core0/core0/f_register_bank_reg[2][24]
  -------------------------------------------------------------------
                         required time                         48.843    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.934ns (8.403%)  route 10.182ns (91.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          7.011    10.232    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X2Y69          FDCE                                         r  core0/core0/f_register_bank_reg[2][26]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X2Y69          FDCE (Setup_fdce_C_CE)      -0.164    48.843    core0/core0/f_register_bank_reg[2][26]
  -------------------------------------------------------------------
                         required time                         48.843    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.840ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.859ns  (logic 0.934ns (8.601%)  route 9.925ns (91.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 48.604 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.754     9.975    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  core0/core0/f_register_bank_reg[2][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.897    48.604    core0/core0/clk_out1
    SLICE_X0Y58          FDCE                                         r  core0/core0/f_register_bank_reg[2][23]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.166    
                         clock uncertainty           -0.149    49.017    
    SLICE_X0Y58          FDCE (Setup_fdce_C_CE)      -0.202    48.815    core0/core0/f_register_bank_reg[2][23]
  -------------------------------------------------------------------
                         required time                         48.815    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 38.840    

Slack (MET) :             39.486ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.211ns  (logic 0.934ns (9.147%)  route 9.277ns (90.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.106     9.327    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X5Y53          FDCE                                         r  core0/core0/f_register_bank_reg[2][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.896    48.603    core0/core0/clk_out1
    SLICE_X5Y53          FDCE                                         r  core0/core0/f_register_bank_reg[2][25]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.165    
                         clock uncertainty           -0.149    49.016    
    SLICE_X5Y53          FDCE (Setup_fdce_C_CE)      -0.202    48.814    core0/core0/f_register_bank_reg[2][25]
  -------------------------------------------------------------------
                         required time                         48.814    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 39.486    

Slack (MET) :             39.502ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[2][17]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 0.934ns (9.160%)  route 9.263ns (90.840%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 48.605 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          1.894     2.895    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.326     3.221 r  core0/core0/f_register_bank[2][31]_i_1/O
                         net (fo=32, routed)          6.092     9.313    core0/core0/f_register_bank[2][31]_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  core0/core0/f_register_bank_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.898    48.605    core0/core0/clk_out1
    SLICE_X0Y54          FDCE                                         r  core0/core0/f_register_bank_reg[2][17]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.167    
                         clock uncertainty           -0.149    49.018    
    SLICE_X0Y54          FDCE (Setup_fdce_C_CE)      -0.202    48.816    core0/core0/f_register_bank_reg[2][17]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                 39.502    

Slack (MET) :             39.674ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[29][22]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.934ns (9.327%)  route 9.080ns (90.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          2.334     3.335    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I0_O)        0.326     3.661 r  core0/core0/f_register_bank[29][31]_i_1/O
                         net (fo=32, routed)          5.470     9.130    core0/core0/f_register_bank[29][31]_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][22]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.202    48.805    core0/core0/f_register_bank_reg[29][22]
  -------------------------------------------------------------------
                         required time                         48.805    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 39.674    

Slack (MET) :             39.674ns  (required time - arrival time)
  Source:                 core0/core0/MEMWB_preg_wb_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[29][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 0.934ns (9.327%)  route 9.080ns (90.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 48.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.935    -0.884    core0/core0/clk_out1
    SLICE_X32Y53         FDPE                                         r  core0/core0/MEMWB_preg_wb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.428 f  core0/core0/MEMWB_preg_wb_reg[3]/Q
                         net (fo=5, routed)           1.277     0.849    core0/core0/MEMWB_preg_wb_reg_n_0_[3]
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.152     1.001 r  core0/core0/f_register_bank[31][31]_i_2/O
                         net (fo=32, routed)          2.334     3.335    core0/core0/f_register_bank[31][31]_i_2_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I0_O)        0.326     3.661 r  core0/core0/f_register_bank[29][31]_i_1/O
                         net (fo=32, routed)          5.470     9.130    core0/core0/f_register_bank[29][31]_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.887    48.594    core0/core0/clk_out1
    SLICE_X3Y70          FDCE                                         r  core0/core0/f_register_bank_reg[29][24]/C  (IS_INVERTED)
                         clock pessimism              0.562    49.156    
                         clock uncertainty           -0.149    49.007    
    SLICE_X3Y70          FDCE (Setup_fdce_C_CE)      -0.202    48.805    core0/core0/f_register_bank_reg[29][24]
  -------------------------------------------------------------------
                         required time                         48.805    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 39.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.640    -0.659    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/clk_out1
    SLICE_X61Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.518 f  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[2]/Q
                         net (fo=96, routed)          0.121    -0.397    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/Q[2]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.352 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.352    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/next_state[1]
    SLICE_X60Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.913    -0.901    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/clk_out1
    SLICE_X60Y70         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.255    -0.646    
                         clock uncertainty            0.149    -0.497    
    SLICE_X60Y70         FDCE (Hold_fdce_C_D)         0.120    -0.377    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/MULDIV/DIV/div_control/rdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.683    -0.616    core0/core0/MULDIV/DIV/div_control/clk_out1
    SLICE_X16Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  core0/core0/MULDIV/DIV/div_control/round_count_reg[2]/Q
                         net (fo=8, routed)           0.072    -0.380    core0/core0/MULDIV/DIV/div_control/round_count_reg[2]
    SLICE_X17Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  core0/core0/MULDIV/DIV/div_control/rdy_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    core0/core0/MULDIV/DIV/div_control/rdy_b4_delay
    SLICE_X17Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.956    -0.858    core0/core0/MULDIV/DIV/div_control/clk_out1
    SLICE_X17Y77         FDCE                                         r  core0/core0/MULDIV/DIV/div_control/rdy_reg/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.149    -0.454    
    SLICE_X17Y77         FDCE (Hold_fdce_C_D)         0.092    -0.362    core0/core0/MULDIV/DIV/div_control/rdy_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.652    -0.647    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/clk_out1
    SLICE_X47Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[16]/Q
                         net (fo=4, routed)           0.125    -0.381    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/reg_Q[16]
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.045    -0.336 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/reg_Q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]_1
    SLICE_X46Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.926    -0.888    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/clk_out1
    SLICE_X46Y93         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]/C
                         clock pessimism              0.254    -0.634    
                         clock uncertainty            0.149    -0.485    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.120    -0.365    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_div/sigDiv/reg_Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.637    -0.662    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.521 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[80]/Q
                         net (fo=1, routed)           0.107    -0.414    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[17]
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[82]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[18]
    SLICE_X63Y79         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.911    -0.903    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y79         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]/C
                         clock pessimism              0.256    -0.647    
                         clock uncertainty            0.149    -0.498    
    SLICE_X63Y79         FDCE (Hold_fdce_C_D)         0.091    -0.407    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[82]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.635    -0.664    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y76         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.523 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[67]/Q
                         net (fo=1, routed)           0.107    -0.416    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[4]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[69]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[5]
    SLICE_X63Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.909    -0.905    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X63Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]/C
                         clock pessimism              0.256    -0.649    
                         clock uncertainty            0.149    -0.500    
    SLICE_X63Y77         FDCE (Hold_fdce_C_D)         0.091    -0.409    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[69]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.639    -0.660    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X61Y77         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.519 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[68]/Q
                         net (fo=1, routed)           0.107    -0.412    core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input_reg[86]_0[5]
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.367 r  core0/core0/fpu_top/fpu_top_ctrl/reg_adjusted_input[70]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[86]_0[6]
    SLICE_X61Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.912    -0.902    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/clk_out1
    SLICE_X61Y78         FDCE                                         r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]/C
                         clock pessimism              0.256    -0.646    
                         clock uncertainty            0.149    -0.497    
    SLICE_X61Y78         FDCE (Hold_fdce_C_D)         0.091    -0.406    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_sqrt/sqrt_24/reg_adjusted_input_reg[70]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core0/core0/CSR_UNIT/counter_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/CSR_UNIT/csr_reg_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.981%)  route 0.159ns (46.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.645    -0.654    core0/core0/CSR_UNIT/clk_out1
    SLICE_X43Y68         FDCE                                         r  core0/core0/CSR_UNIT/counter_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core0/core0/CSR_UNIT/counter_reg[52]/Q
                         net (fo=2, routed)           0.159    -0.355    core0/core0/CSR_UNIT/data11[20]
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.310 r  core0/core0/CSR_UNIT/csr_reg_o[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    core0/core0/CSR_UNIT/csr_reg_o[20]_i_1_n_0
    SLICE_X44Y67         FDCE                                         r  core0/core0/CSR_UNIT/csr_reg_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.919    -0.895    core0/core0/CSR_UNIT/clk_out1
    SLICE_X44Y67         FDCE                                         r  core0/core0/CSR_UNIT/csr_reg_o_reg[20]/C
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X44Y67         FDCE (Hold_fdce_C_D)         0.120    -0.349    core0/core0/CSR_UNIT/csr_reg_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mtime_regs/dat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mtime_regs/mtime_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.755    -0.545    mtime_regs/clk_out1
    SLICE_X38Y47         FDCE                                         r  mtime_regs/dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  mtime_regs/dat_reg[11]/Q
                         net (fo=4, routed)           0.110    -0.294    mtime_regs/dat[11]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  mtime_regs/mtime[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    mtime_regs/p_1_in[11]
    SLICE_X39Y47         FDCE                                         r  mtime_regs/mtime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.034    -0.780    mtime_regs/clk_out1
    SLICE_X39Y47         FDCE                                         r  mtime_regs/mtime_reg[11]/C
                         clock pessimism              0.248    -0.532    
                         clock uncertainty            0.149    -0.382    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.091    -0.291    mtime_regs/mtime_reg[11]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mtime_regs/dat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mtime_regs/mtimecmp_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.752%)  route 0.137ns (49.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.755    -0.545    mtime_regs/clk_out1
    SLICE_X38Y47         FDCE                                         r  mtime_regs/dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  mtime_regs/dat_reg[11]/Q
                         net (fo=4, routed)           0.137    -0.267    mtime_regs/dat[11]
    SLICE_X39Y46         FDCE                                         r  mtime_regs/mtimecmp_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    mtime_regs/clk_out1
    SLICE_X39Y46         FDCE                                         r  mtime_regs/mtimecmp_reg[43]/C
                         clock pessimism              0.251    -0.530    
                         clock uncertainty            0.149    -0.380    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.070    -0.310    mtime_regs/mtimecmp_reg[43]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core0/core0/EXMEM_preg_imm_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/MEMWB_preg_imm_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.190ns (60.048%)  route 0.126ns (39.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.678    -0.621    core0/core0/clk_out1
    SLICE_X41Y64         FDCE                                         r  core0/core0/EXMEM_preg_imm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  core0/core0/EXMEM_preg_imm_reg[18]/Q
                         net (fo=1, routed)           0.126    -0.354    core0/core0/CSR_UNIT/MEMWB_preg_imm_reg[31][18]
    SLICE_X39Y63         LUT2 (Prop_lut2_I0_O)        0.049    -0.305 r  core0/core0/CSR_UNIT/MEMWB_preg_imm[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    core0/core0/CSR_UNIT_n_463
    SLICE_X39Y63         FDCE                                         r  core0/core0/MEMWB_preg_imm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.953    -0.861    core0/core0/clk_out1
    SLICE_X39Y63         FDCE                                         r  core0/core0/MEMWB_preg_imm_reg[18]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.149    -0.457    
    SLICE_X39Y63         FDCE (Hold_fdce_C_D)         0.107    -0.350    core0/core0/MEMWB_preg_imm_reg[18]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.369ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[29][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.642ns (6.337%)  route 9.490ns (93.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 48.692 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.100     9.342    core0/core0/current_state_reg_inv
    SLICE_X21Y32         FDCE                                         f  core0/core0/register_bank_reg[29][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.985    48.692    core0/core0/clk_out1
    SLICE_X21Y32         FDCE                                         r  core0/core0/register_bank_reg[29][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.262    
                         clock uncertainty           -0.149    49.113    
    SLICE_X21Y32         FDCE (Recov_fdce_C_CLR)     -0.402    48.711    core0/core0/register_bank_reg[29][9]
  -------------------------------------------------------------------
                         required time                         48.711    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 39.369    

Slack (MET) :             39.402ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[30][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 0.642ns (6.520%)  route 9.205ns (93.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 48.521 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.816     9.057    core0/core0/current_state_reg_inv
    SLICE_X9Y62          FDCE                                         f  core0/core0/register_bank_reg[30][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.814    48.521    core0/core0/clk_out1
    SLICE_X9Y62          FDCE                                         r  core0/core0/register_bank_reg[30][23]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.011    
                         clock uncertainty           -0.149    48.862    
    SLICE_X9Y62          FDCE (Recov_fdce_C_CLR)     -0.402    48.460    core0/core0/register_bank_reg[30][23]
  -------------------------------------------------------------------
                         required time                         48.460    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 39.402    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 0.642ns (6.363%)  route 9.448ns (93.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 48.691 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.059     9.300    core0/core0/current_state_reg_inv
    SLICE_X32Y46         FDCE                                         f  core0/core0/register_bank_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.984    48.691    core0/core0/clk_out1
    SLICE_X32Y46         FDCE                                         r  core0/core0/register_bank_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.261    
                         clock uncertainty           -0.149    49.112    
    SLICE_X32Y46         FDCE (Recov_fdce_C_CLR)     -0.402    48.710    core0/core0/register_bank_reg[3][3]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.446ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[19][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.136ns  (logic 0.642ns (6.334%)  route 9.494ns (93.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 48.685 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.105     9.346    core0/core0/current_state_reg_inv
    SLICE_X20Y26         FDCE                                         f  core0/core0/f_register_bank_reg[19][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.978    48.685    core0/core0/clk_out1
    SLICE_X20Y26         FDCE                                         r  core0/core0/f_register_bank_reg[19][0]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.255    
                         clock uncertainty           -0.149    49.106    
    SLICE_X20Y26         FDCE (Recov_fdce_C_CLR)     -0.314    48.792    core0/core0/f_register_bank_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 39.446    

Slack (MET) :             39.450ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[30][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.053ns  (logic 0.642ns (6.386%)  route 9.411ns (93.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 48.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.021     9.263    core0/core0/current_state_reg_inv
    SLICE_X21Y34         FDCE                                         f  core0/core0/register_bank_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.987    48.694    core0/core0/clk_out1
    SLICE_X21Y34         FDCE                                         r  core0/core0/register_bank_reg[30][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.264    
                         clock uncertainty           -0.149    49.115    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.402    48.713    core0/core0/register_bank_reg[30][9]
  -------------------------------------------------------------------
                         required time                         48.713    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                 39.450    

Slack (MET) :             39.457ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[24][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.642ns (6.337%)  route 9.490ns (93.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 48.692 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.100     9.342    core0/core0/current_state_reg_inv
    SLICE_X20Y32         FDCE                                         f  core0/core0/register_bank_reg[24][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.985    48.692    core0/core0/clk_out1
    SLICE_X20Y32         FDCE                                         r  core0/core0/register_bank_reg[24][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.262    
                         clock uncertainty           -0.149    49.113    
    SLICE_X20Y32         FDCE (Recov_fdce_C_CLR)     -0.314    48.799    core0/core0/register_bank_reg[24][9]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 39.457    

Slack (MET) :             39.487ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[27][20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.642ns (6.579%)  route 9.116ns (93.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 48.516 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.727     8.968    core0/core0/current_state_reg_inv
    SLICE_X26Y57         FDCE                                         f  core0/core0/register_bank_reg[27][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.809    48.516    core0/core0/clk_out1
    SLICE_X26Y57         FDCE                                         r  core0/core0/register_bank_reg[27][20]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.006    
                         clock uncertainty           -0.149    48.857    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.402    48.455    core0/core0/register_bank_reg[27][20]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 39.487    

Slack (MET) :             39.491ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[25][20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 0.642ns (6.582%)  route 9.111ns (93.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 48.516 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.722     8.964    core0/core0/current_state_reg_inv
    SLICE_X27Y57         FDCE                                         f  core0/core0/register_bank_reg[25][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.809    48.516    core0/core0/clk_out1
    SLICE_X27Y57         FDCE                                         r  core0/core0/register_bank_reg[25][20]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.006    
                         clock uncertainty           -0.149    48.857    
    SLICE_X27Y57         FDCE (Recov_fdce_C_CLR)     -0.402    48.455    core0/core0/register_bank_reg[25][20]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                 39.491    

Slack (MET) :             39.513ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[18][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 0.642ns (6.429%)  route 9.344ns (93.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 48.690 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.955     9.196    core0/core0/current_state_reg_inv
    SLICE_X21Y31         FDCE                                         f  core0/core0/register_bank_reg[18][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.983    48.690    core0/core0/clk_out1
    SLICE_X21Y31         FDCE                                         r  core0/core0/register_bank_reg[18][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.260    
                         clock uncertainty           -0.149    49.111    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.402    48.709    core0/core0/register_bank_reg[18][9]
  -------------------------------------------------------------------
                         required time                         48.709    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 39.513    

Slack (MET) :             39.542ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[21][21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 0.642ns (6.614%)  route 9.064ns (93.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 48.520 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.675     8.916    core0/core0/current_state_reg_inv
    SLICE_X9Y63          FDCE                                         f  core0/core0/register_bank_reg[21][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.813    48.520    core0/core0/clk_out1
    SLICE_X9Y63          FDCE                                         r  core0/core0/register_bank_reg[21][21]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.010    
                         clock uncertainty           -0.149    48.861    
    SLICE_X9Y63          FDCE (Recov_fdce_C_CLR)     -0.402    48.459    core0/core0/register_bank_reg[21][21]
  -------------------------------------------------------------------
                         required time                         48.459    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 39.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep/C
                         clock pessimism              0.273    -0.508    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]_rep
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__0/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__0/C
                         clock pessimism              0.273    -0.508    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]_rep__0
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__1/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__1/C
                         clock pessimism              0.273    -0.508    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]_rep__1
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__2/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__2/C
                         clock pessimism              0.273    -0.508    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]_rep__2
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.405%)  route 0.815ns (79.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.250     0.449    core0/core0/current_state_reg_inv
    SLICE_X38Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X38Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]/C
                         clock pessimism              0.273    -0.508    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.056%)  route 0.888ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.323     0.521    core0/core0/current_state_reg_inv
    SLICE_X35Y41         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.035    -0.779    core0/core0/clk_out1
    SLICE_X35Y41         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[4]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X35Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    core0/core0/IDEX_preg_data2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.056%)  route 0.888ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.323     0.521    core0/core0/current_state_reg_inv
    SLICE_X35Y41         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.035    -0.779    core0/core0/clk_out1
    SLICE_X35Y41         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[7]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X35Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    core0/core0/IDEX_preg_data2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.209ns (17.921%)  route 0.957ns (82.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.392     0.591    core0/core0/current_state_reg_inv
    SLICE_X31Y42         FDCE                                         f  core0/core0/IDEX_preg_data1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.038    -0.776    core0/core0/clk_out1
    SLICE_X31Y42         FDCE                                         r  core0/core0/IDEX_preg_data1_reg[3]/C
                         clock pessimism              0.273    -0.503    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    core0/core0/IDEX_preg_data1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.209ns (17.921%)  route 0.957ns (82.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.392     0.591    core0/core0/current_state_reg_inv
    SLICE_X31Y42         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.038    -0.776    core0/core0/clk_out1
    SLICE_X31Y42         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[3]/C
                         clock pessimism              0.273    -0.503    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    core0/core0/IDEX_preg_data2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.209ns (17.746%)  route 0.969ns (82.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.576     0.164    loader0/loader_reset
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.209 f  loader0/data_cyc_i_2/O
                         net (fo=211, routed)         0.393     0.602    uart0/uart_tx0/data_wb_rst_i
    SLICE_X39Y42         FDCE                                         f  uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.032    -0.782    uart0/uart_tx0/clk_out1
    SLICE_X39Y42         FDCE                                         r  uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism              0.273    -0.509    
    SLICE_X39Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.369ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[29][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.642ns (6.337%)  route 9.490ns (93.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 48.692 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.100     9.342    core0/core0/current_state_reg_inv
    SLICE_X21Y32         FDCE                                         f  core0/core0/register_bank_reg[29][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.985    48.692    core0/core0/clk_out1
    SLICE_X21Y32         FDCE                                         r  core0/core0/register_bank_reg[29][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.262    
                         clock uncertainty           -0.149    49.113    
    SLICE_X21Y32         FDCE (Recov_fdce_C_CLR)     -0.402    48.711    core0/core0/register_bank_reg[29][9]
  -------------------------------------------------------------------
                         required time                         48.711    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 39.369    

Slack (MET) :             39.402ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[30][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 0.642ns (6.520%)  route 9.205ns (93.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 48.521 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.816     9.057    core0/core0/current_state_reg_inv
    SLICE_X9Y62          FDCE                                         f  core0/core0/register_bank_reg[30][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.814    48.521    core0/core0/clk_out1
    SLICE_X9Y62          FDCE                                         r  core0/core0/register_bank_reg[30][23]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.011    
                         clock uncertainty           -0.149    48.862    
    SLICE_X9Y62          FDCE (Recov_fdce_C_CLR)     -0.402    48.460    core0/core0/register_bank_reg[30][23]
  -------------------------------------------------------------------
                         required time                         48.460    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 39.402    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 0.642ns (6.363%)  route 9.448ns (93.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 48.691 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.059     9.300    core0/core0/current_state_reg_inv
    SLICE_X32Y46         FDCE                                         f  core0/core0/register_bank_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.984    48.691    core0/core0/clk_out1
    SLICE_X32Y46         FDCE                                         r  core0/core0/register_bank_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.261    
                         clock uncertainty           -0.149    49.112    
    SLICE_X32Y46         FDCE (Recov_fdce_C_CLR)     -0.402    48.710    core0/core0/register_bank_reg[3][3]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.446ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[19][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.136ns  (logic 0.642ns (6.334%)  route 9.494ns (93.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 48.685 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.105     9.346    core0/core0/current_state_reg_inv
    SLICE_X20Y26         FDCE                                         f  core0/core0/f_register_bank_reg[19][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.978    48.685    core0/core0/clk_out1
    SLICE_X20Y26         FDCE                                         r  core0/core0/f_register_bank_reg[19][0]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.255    
                         clock uncertainty           -0.149    49.106    
    SLICE_X20Y26         FDCE (Recov_fdce_C_CLR)     -0.314    48.792    core0/core0/f_register_bank_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 39.446    

Slack (MET) :             39.450ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[30][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.053ns  (logic 0.642ns (6.386%)  route 9.411ns (93.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 48.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.021     9.263    core0/core0/current_state_reg_inv
    SLICE_X21Y34         FDCE                                         f  core0/core0/register_bank_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.987    48.694    core0/core0/clk_out1
    SLICE_X21Y34         FDCE                                         r  core0/core0/register_bank_reg[30][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.264    
                         clock uncertainty           -0.149    49.115    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.402    48.713    core0/core0/register_bank_reg[30][9]
  -------------------------------------------------------------------
                         required time                         48.713    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                 39.450    

Slack (MET) :             39.457ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[24][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.642ns (6.337%)  route 9.490ns (93.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 48.692 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.100     9.342    core0/core0/current_state_reg_inv
    SLICE_X20Y32         FDCE                                         f  core0/core0/register_bank_reg[24][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.985    48.692    core0/core0/clk_out1
    SLICE_X20Y32         FDCE                                         r  core0/core0/register_bank_reg[24][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.262    
                         clock uncertainty           -0.149    49.113    
    SLICE_X20Y32         FDCE (Recov_fdce_C_CLR)     -0.314    48.799    core0/core0/register_bank_reg[24][9]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 39.457    

Slack (MET) :             39.487ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[27][20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.642ns (6.579%)  route 9.116ns (93.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 48.516 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.727     8.968    core0/core0/current_state_reg_inv
    SLICE_X26Y57         FDCE                                         f  core0/core0/register_bank_reg[27][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.809    48.516    core0/core0/clk_out1
    SLICE_X26Y57         FDCE                                         r  core0/core0/register_bank_reg[27][20]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.006    
                         clock uncertainty           -0.149    48.857    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.402    48.455    core0/core0/register_bank_reg[27][20]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 39.487    

Slack (MET) :             39.491ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[25][20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 0.642ns (6.582%)  route 9.111ns (93.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 48.516 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.722     8.964    core0/core0/current_state_reg_inv
    SLICE_X27Y57         FDCE                                         f  core0/core0/register_bank_reg[25][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.809    48.516    core0/core0/clk_out1
    SLICE_X27Y57         FDCE                                         r  core0/core0/register_bank_reg[25][20]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.006    
                         clock uncertainty           -0.149    48.857    
    SLICE_X27Y57         FDCE (Recov_fdce_C_CLR)     -0.402    48.455    core0/core0/register_bank_reg[25][20]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                 39.491    

Slack (MET) :             39.513ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[18][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 0.642ns (6.429%)  route 9.344ns (93.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 48.690 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.955     9.196    core0/core0/current_state_reg_inv
    SLICE_X21Y31         FDCE                                         f  core0/core0/register_bank_reg[18][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.983    48.690    core0/core0/clk_out1
    SLICE_X21Y31         FDCE                                         r  core0/core0/register_bank_reg[18][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.260    
                         clock uncertainty           -0.149    49.111    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.402    48.709    core0/core0/register_bank_reg[18][9]
  -------------------------------------------------------------------
                         required time                         48.709    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 39.513    

Slack (MET) :             39.542ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[21][21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 0.642ns (6.614%)  route 9.064ns (93.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 48.520 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.675     8.916    core0/core0/current_state_reg_inv
    SLICE_X9Y63          FDCE                                         f  core0/core0/register_bank_reg[21][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.813    48.520    core0/core0/clk_out1
    SLICE_X9Y63          FDCE                                         r  core0/core0/register_bank_reg[21][21]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.010    
                         clock uncertainty           -0.149    48.861    
    SLICE_X9Y63          FDCE (Recov_fdce_C_CLR)     -0.402    48.459    core0/core0/register_bank_reg[21][21]
  -------------------------------------------------------------------
                         required time                         48.459    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 39.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]_rep
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__0/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__0/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]_rep__0
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__1/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__1/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]_rep__1
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__2/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__2/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]_rep__2
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.405%)  route 0.815ns (79.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.250     0.449    core0/core0/current_state_reg_inv
    SLICE_X38Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X38Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.056%)  route 0.888ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.323     0.521    core0/core0/current_state_reg_inv
    SLICE_X35Y41         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.035    -0.779    core0/core0/clk_out1
    SLICE_X35Y41         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[4]/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.149    -0.356    
    SLICE_X35Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    core0/core0/IDEX_preg_data2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.056%)  route 0.888ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.323     0.521    core0/core0/current_state_reg_inv
    SLICE_X35Y41         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.035    -0.779    core0/core0/clk_out1
    SLICE_X35Y41         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[7]/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.149    -0.356    
    SLICE_X35Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    core0/core0/IDEX_preg_data2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.209ns (17.921%)  route 0.957ns (82.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.392     0.591    core0/core0/current_state_reg_inv
    SLICE_X31Y42         FDCE                                         f  core0/core0/IDEX_preg_data1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.038    -0.776    core0/core0/clk_out1
    SLICE_X31Y42         FDCE                                         r  core0/core0/IDEX_preg_data1_reg[3]/C
                         clock pessimism              0.273    -0.503    
                         clock uncertainty            0.149    -0.353    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    core0/core0/IDEX_preg_data1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.209ns (17.921%)  route 0.957ns (82.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.392     0.591    core0/core0/current_state_reg_inv
    SLICE_X31Y42         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.038    -0.776    core0/core0/clk_out1
    SLICE_X31Y42         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[3]/C
                         clock pessimism              0.273    -0.503    
                         clock uncertainty            0.149    -0.353    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    core0/core0/IDEX_preg_data2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.209ns (17.746%)  route 0.969ns (82.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.576     0.164    loader0/loader_reset
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.209 f  loader0/data_cyc_i_2/O
                         net (fo=211, routed)         0.393     0.602    uart0/uart_tx0/data_wb_rst_i
    SLICE_X39Y42         FDCE                                         f  uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.032    -0.782    uart0/uart_tx0/clk_out1
    SLICE_X39Y42         FDCE                                         r  uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism              0.273    -0.509    
                         clock uncertainty            0.149    -0.359    
    SLICE_X39Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.369ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[29][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.642ns (6.337%)  route 9.490ns (93.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 48.692 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.100     9.342    core0/core0/current_state_reg_inv
    SLICE_X21Y32         FDCE                                         f  core0/core0/register_bank_reg[29][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.985    48.692    core0/core0/clk_out1
    SLICE_X21Y32         FDCE                                         r  core0/core0/register_bank_reg[29][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.262    
                         clock uncertainty           -0.149    49.113    
    SLICE_X21Y32         FDCE (Recov_fdce_C_CLR)     -0.402    48.711    core0/core0/register_bank_reg[29][9]
  -------------------------------------------------------------------
                         required time                         48.711    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 39.369    

Slack (MET) :             39.402ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[30][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 0.642ns (6.520%)  route 9.205ns (93.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 48.521 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.816     9.057    core0/core0/current_state_reg_inv
    SLICE_X9Y62          FDCE                                         f  core0/core0/register_bank_reg[30][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.814    48.521    core0/core0/clk_out1
    SLICE_X9Y62          FDCE                                         r  core0/core0/register_bank_reg[30][23]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.011    
                         clock uncertainty           -0.149    48.862    
    SLICE_X9Y62          FDCE (Recov_fdce_C_CLR)     -0.402    48.460    core0/core0/register_bank_reg[30][23]
  -------------------------------------------------------------------
                         required time                         48.460    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 39.402    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 0.642ns (6.363%)  route 9.448ns (93.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 48.691 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.059     9.300    core0/core0/current_state_reg_inv
    SLICE_X32Y46         FDCE                                         f  core0/core0/register_bank_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.984    48.691    core0/core0/clk_out1
    SLICE_X32Y46         FDCE                                         r  core0/core0/register_bank_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.261    
                         clock uncertainty           -0.149    49.112    
    SLICE_X32Y46         FDCE (Recov_fdce_C_CLR)     -0.402    48.710    core0/core0/register_bank_reg[3][3]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.446ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[19][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.136ns  (logic 0.642ns (6.334%)  route 9.494ns (93.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 48.685 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.105     9.346    core0/core0/current_state_reg_inv
    SLICE_X20Y26         FDCE                                         f  core0/core0/f_register_bank_reg[19][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.978    48.685    core0/core0/clk_out1
    SLICE_X20Y26         FDCE                                         r  core0/core0/f_register_bank_reg[19][0]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.255    
                         clock uncertainty           -0.149    49.106    
    SLICE_X20Y26         FDCE (Recov_fdce_C_CLR)     -0.314    48.792    core0/core0/f_register_bank_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 39.446    

Slack (MET) :             39.450ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[30][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.053ns  (logic 0.642ns (6.386%)  route 9.411ns (93.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 48.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.021     9.263    core0/core0/current_state_reg_inv
    SLICE_X21Y34         FDCE                                         f  core0/core0/register_bank_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.987    48.694    core0/core0/clk_out1
    SLICE_X21Y34         FDCE                                         r  core0/core0/register_bank_reg[30][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.264    
                         clock uncertainty           -0.149    49.115    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.402    48.713    core0/core0/register_bank_reg[30][9]
  -------------------------------------------------------------------
                         required time                         48.713    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                 39.450    

Slack (MET) :             39.457ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[24][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.642ns (6.337%)  route 9.490ns (93.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 48.692 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.100     9.342    core0/core0/current_state_reg_inv
    SLICE_X20Y32         FDCE                                         f  core0/core0/register_bank_reg[24][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.985    48.692    core0/core0/clk_out1
    SLICE_X20Y32         FDCE                                         r  core0/core0/register_bank_reg[24][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.262    
                         clock uncertainty           -0.149    49.113    
    SLICE_X20Y32         FDCE (Recov_fdce_C_CLR)     -0.314    48.799    core0/core0/register_bank_reg[24][9]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 39.457    

Slack (MET) :             39.487ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[27][20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.642ns (6.579%)  route 9.116ns (93.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 48.516 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.727     8.968    core0/core0/current_state_reg_inv
    SLICE_X26Y57         FDCE                                         f  core0/core0/register_bank_reg[27][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.809    48.516    core0/core0/clk_out1
    SLICE_X26Y57         FDCE                                         r  core0/core0/register_bank_reg[27][20]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.006    
                         clock uncertainty           -0.149    48.857    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.402    48.455    core0/core0/register_bank_reg[27][20]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 39.487    

Slack (MET) :             39.491ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[25][20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 0.642ns (6.582%)  route 9.111ns (93.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 48.516 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.722     8.964    core0/core0/current_state_reg_inv
    SLICE_X27Y57         FDCE                                         f  core0/core0/register_bank_reg[25][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.809    48.516    core0/core0/clk_out1
    SLICE_X27Y57         FDCE                                         r  core0/core0/register_bank_reg[25][20]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.006    
                         clock uncertainty           -0.149    48.857    
    SLICE_X27Y57         FDCE (Recov_fdce_C_CLR)     -0.402    48.455    core0/core0/register_bank_reg[25][20]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                 39.491    

Slack (MET) :             39.513ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[18][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 0.642ns (6.429%)  route 9.344ns (93.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 48.690 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.955     9.196    core0/core0/current_state_reg_inv
    SLICE_X21Y31         FDCE                                         f  core0/core0/register_bank_reg[18][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.983    48.690    core0/core0/clk_out1
    SLICE_X21Y31         FDCE                                         r  core0/core0/register_bank_reg[18][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.260    
                         clock uncertainty           -0.149    49.111    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.402    48.709    core0/core0/register_bank_reg[18][9]
  -------------------------------------------------------------------
                         required time                         48.709    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 39.513    

Slack (MET) :             39.542ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[21][21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 0.642ns (6.614%)  route 9.064ns (93.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 48.520 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.675     8.916    core0/core0/current_state_reg_inv
    SLICE_X9Y63          FDCE                                         f  core0/core0/register_bank_reg[21][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.813    48.520    core0/core0/clk_out1
    SLICE_X9Y63          FDCE                                         r  core0/core0/register_bank_reg[21][21]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.010    
                         clock uncertainty           -0.149    48.861    
    SLICE_X9Y63          FDCE (Recov_fdce_C_CLR)     -0.402    48.459    core0/core0/register_bank_reg[21][21]
  -------------------------------------------------------------------
                         required time                         48.459    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 39.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]_rep
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__0/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__0/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]_rep__0
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__1/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__1/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]_rep__1
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__2/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__2/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]_rep__2
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.405%)  route 0.815ns (79.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.250     0.449    core0/core0/current_state_reg_inv
    SLICE_X38Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X38Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]/C
                         clock pessimism              0.273    -0.508    
                         clock uncertainty            0.149    -0.358    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    core0/core0/IFID_preg_instr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.056%)  route 0.888ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.323     0.521    core0/core0/current_state_reg_inv
    SLICE_X35Y41         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.035    -0.779    core0/core0/clk_out1
    SLICE_X35Y41         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[4]/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.149    -0.356    
    SLICE_X35Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    core0/core0/IDEX_preg_data2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.056%)  route 0.888ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.323     0.521    core0/core0/current_state_reg_inv
    SLICE_X35Y41         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.035    -0.779    core0/core0/clk_out1
    SLICE_X35Y41         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[7]/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.149    -0.356    
    SLICE_X35Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    core0/core0/IDEX_preg_data2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.209ns (17.921%)  route 0.957ns (82.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.392     0.591    core0/core0/current_state_reg_inv
    SLICE_X31Y42         FDCE                                         f  core0/core0/IDEX_preg_data1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.038    -0.776    core0/core0/clk_out1
    SLICE_X31Y42         FDCE                                         r  core0/core0/IDEX_preg_data1_reg[3]/C
                         clock pessimism              0.273    -0.503    
                         clock uncertainty            0.149    -0.353    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    core0/core0/IDEX_preg_data1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.209ns (17.921%)  route 0.957ns (82.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.392     0.591    core0/core0/current_state_reg_inv
    SLICE_X31Y42         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.038    -0.776    core0/core0/clk_out1
    SLICE_X31Y42         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[3]/C
                         clock pessimism              0.273    -0.503    
                         clock uncertainty            0.149    -0.353    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    core0/core0/IDEX_preg_data2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.209ns (17.746%)  route 0.969ns (82.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.576     0.164    loader0/loader_reset
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.209 f  loader0/data_cyc_i_2/O
                         net (fo=211, routed)         0.393     0.602    uart0/uart_tx0/data_wb_rst_i
    SLICE_X39Y42         FDCE                                         f  uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.032    -0.782    uart0/uart_tx0/clk_out1
    SLICE_X39Y42         FDCE                                         r  uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism              0.273    -0.509    
                         clock uncertainty            0.149    -0.359    
    SLICE_X39Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.379ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[29][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.642ns (6.337%)  route 9.490ns (93.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 48.692 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.100     9.342    core0/core0/current_state_reg_inv
    SLICE_X21Y32         FDCE                                         f  core0/core0/register_bank_reg[29][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.985    48.692    core0/core0/clk_out1
    SLICE_X21Y32         FDCE                                         r  core0/core0/register_bank_reg[29][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.262    
                         clock uncertainty           -0.140    49.122    
    SLICE_X21Y32         FDCE (Recov_fdce_C_CLR)     -0.402    48.720    core0/core0/register_bank_reg[29][9]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 39.379    

Slack (MET) :             39.412ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[30][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 0.642ns (6.520%)  route 9.205ns (93.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 48.521 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.816     9.057    core0/core0/current_state_reg_inv
    SLICE_X9Y62          FDCE                                         f  core0/core0/register_bank_reg[30][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.814    48.521    core0/core0/clk_out1
    SLICE_X9Y62          FDCE                                         r  core0/core0/register_bank_reg[30][23]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.011    
                         clock uncertainty           -0.140    48.871    
    SLICE_X9Y62          FDCE (Recov_fdce_C_CLR)     -0.402    48.469    core0/core0/register_bank_reg[30][23]
  -------------------------------------------------------------------
                         required time                         48.469    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 39.412    

Slack (MET) :             39.419ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 0.642ns (6.363%)  route 9.448ns (93.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 48.691 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.059     9.300    core0/core0/current_state_reg_inv
    SLICE_X32Y46         FDCE                                         f  core0/core0/register_bank_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.984    48.691    core0/core0/clk_out1
    SLICE_X32Y46         FDCE                                         r  core0/core0/register_bank_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.261    
                         clock uncertainty           -0.140    49.121    
    SLICE_X32Y46         FDCE (Recov_fdce_C_CLR)     -0.402    48.719    core0/core0/register_bank_reg[3][3]
  -------------------------------------------------------------------
                         required time                         48.719    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                 39.419    

Slack (MET) :             39.455ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/f_register_bank_reg[19][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.136ns  (logic 0.642ns (6.334%)  route 9.494ns (93.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 48.685 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.105     9.346    core0/core0/current_state_reg_inv
    SLICE_X20Y26         FDCE                                         f  core0/core0/f_register_bank_reg[19][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.978    48.685    core0/core0/clk_out1
    SLICE_X20Y26         FDCE                                         r  core0/core0/f_register_bank_reg[19][0]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.255    
                         clock uncertainty           -0.140    49.115    
    SLICE_X20Y26         FDCE (Recov_fdce_C_CLR)     -0.314    48.801    core0/core0/f_register_bank_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.801    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 39.455    

Slack (MET) :             39.460ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[30][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.053ns  (logic 0.642ns (6.386%)  route 9.411ns (93.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 48.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.021     9.263    core0/core0/current_state_reg_inv
    SLICE_X21Y34         FDCE                                         f  core0/core0/register_bank_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.987    48.694    core0/core0/clk_out1
    SLICE_X21Y34         FDCE                                         r  core0/core0/register_bank_reg[30][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.264    
                         clock uncertainty           -0.140    49.124    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.402    48.722    core0/core0/register_bank_reg[30][9]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                 39.460    

Slack (MET) :             39.467ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[24][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.642ns (6.337%)  route 9.490ns (93.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 48.692 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        8.100     9.342    core0/core0/current_state_reg_inv
    SLICE_X20Y32         FDCE                                         f  core0/core0/register_bank_reg[24][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.985    48.692    core0/core0/clk_out1
    SLICE_X20Y32         FDCE                                         r  core0/core0/register_bank_reg[24][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.262    
                         clock uncertainty           -0.140    49.122    
    SLICE_X20Y32         FDCE (Recov_fdce_C_CLR)     -0.314    48.808    core0/core0/register_bank_reg[24][9]
  -------------------------------------------------------------------
                         required time                         48.808    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 39.467    

Slack (MET) :             39.496ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[27][20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.642ns (6.579%)  route 9.116ns (93.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 48.516 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.727     8.968    core0/core0/current_state_reg_inv
    SLICE_X26Y57         FDCE                                         f  core0/core0/register_bank_reg[27][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.809    48.516    core0/core0/clk_out1
    SLICE_X26Y57         FDCE                                         r  core0/core0/register_bank_reg[27][20]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.006    
                         clock uncertainty           -0.140    48.866    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.402    48.464    core0/core0/register_bank_reg[27][20]
  -------------------------------------------------------------------
                         required time                         48.464    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 39.496    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[25][20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 0.642ns (6.582%)  route 9.111ns (93.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 48.516 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.722     8.964    core0/core0/current_state_reg_inv
    SLICE_X27Y57         FDCE                                         f  core0/core0/register_bank_reg[25][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.809    48.516    core0/core0/clk_out1
    SLICE_X27Y57         FDCE                                         r  core0/core0/register_bank_reg[25][20]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.006    
                         clock uncertainty           -0.140    48.866    
    SLICE_X27Y57         FDCE (Recov_fdce_C_CLR)     -0.402    48.464    core0/core0/register_bank_reg[25][20]
  -------------------------------------------------------------------
                         required time                         48.464    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.523ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[18][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 0.642ns (6.429%)  route 9.344ns (93.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 48.690 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.955     9.196    core0/core0/current_state_reg_inv
    SLICE_X21Y31         FDCE                                         f  core0/core0/register_bank_reg[18][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.983    48.690    core0/core0/clk_out1
    SLICE_X21Y31         FDCE                                         r  core0/core0/register_bank_reg[18][9]/C  (IS_INVERTED)
                         clock pessimism              0.571    49.260    
                         clock uncertainty           -0.140    49.120    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.402    48.718    core0/core0/register_bank_reg[18][9]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 39.523    

Slack (MET) :             39.552ns  (required time - arrival time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/register_bank_reg[21][21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 0.642ns (6.614%)  route 9.064ns (93.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 48.520 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           1.389     1.117    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.241 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        7.675     8.916    core0/core0/current_state_reg_inv
    SLICE_X9Y63          FDCE                                         f  core0/core0/register_bank_reg[21][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.707 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.813    48.520    core0/core0/clk_out1
    SLICE_X9Y63          FDCE                                         r  core0/core0/register_bank_reg[21][21]/C  (IS_INVERTED)
                         clock pessimism              0.490    49.010    
                         clock uncertainty           -0.140    48.870    
    SLICE_X9Y63          FDCE (Recov_fdce_C_CLR)     -0.402    48.468    core0/core0/register_bank_reg[21][21]
  -------------------------------------------------------------------
                         required time                         48.468    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 39.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep/C
                         clock pessimism              0.273    -0.508    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]_rep
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__0/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__0/C
                         clock pessimism              0.273    -0.508    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]_rep__0
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__1/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__1/C
                         clock pessimism              0.273    -0.508    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]_rep__1
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]_rep__2/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.493%)  route 0.811ns (79.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.246     0.444    core0/core0/current_state_reg_inv
    SLICE_X39Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X39Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]_rep__2/C
                         clock pessimism              0.273    -0.508    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]_rep__2
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IFID_preg_instr_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.405%)  route 0.815ns (79.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.250     0.449    core0/core0/current_state_reg_inv
    SLICE_X38Y44         FDCE                                         f  core0/core0/IFID_preg_instr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    core0/core0/clk_out1
    SLICE_X38Y44         FDCE                                         r  core0/core0/IFID_preg_instr_reg[16]/C
                         clock pessimism              0.273    -0.508    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    core0/core0/IFID_preg_instr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.056%)  route 0.888ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.323     0.521    core0/core0/current_state_reg_inv
    SLICE_X35Y41         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.035    -0.779    core0/core0/clk_out1
    SLICE_X35Y41         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[4]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X35Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    core0/core0/IDEX_preg_data2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.056%)  route 0.888ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.323     0.521    core0/core0/current_state_reg_inv
    SLICE_X35Y41         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.035    -0.779    core0/core0/clk_out1
    SLICE_X35Y41         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[7]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X35Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    core0/core0/IDEX_preg_data2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.209ns (17.921%)  route 0.957ns (82.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.392     0.591    core0/core0/current_state_reg_inv
    SLICE_X31Y42         FDCE                                         f  core0/core0/IDEX_preg_data1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.038    -0.776    core0/core0/clk_out1
    SLICE_X31Y42         FDCE                                         r  core0/core0/IDEX_preg_data1_reg[3]/C
                         clock pessimism              0.273    -0.503    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    core0/core0/IDEX_preg_data1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core0/core0/IDEX_preg_data2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.209ns (17.921%)  route 0.957ns (82.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.565     0.153    loader0/loader_reset
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.198 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)        0.392     0.591    core0/core0/current_state_reg_inv
    SLICE_X31Y42         FDCE                                         f  core0/core0/IDEX_preg_data2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.038    -0.776    core0/core0/clk_out1
    SLICE_X31Y42         FDCE                                         r  core0/core0/IDEX_preg_data2_reg[3]/C
                         clock pessimism              0.273    -0.503    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    core0/core0/IDEX_preg_data2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 loader0/reset_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.209ns (17.746%)  route 0.969ns (82.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y43         FDPE                                         r  loader0/reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDPE (Prop_fdpe_C_Q)         0.164    -0.412 r  loader0/reset_o_reg/Q
                         net (fo=8, routed)           0.576     0.164    loader0/loader_reset
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.209 f  loader0/data_cyc_i_2/O
                         net (fo=211, routed)         0.393     0.602    uart0/uart_tx0/data_wb_rst_i
    SLICE_X39Y42         FDCE                                         f  uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.032    -0.782    uart0/uart_tx0/clk_out1
    SLICE_X39Y42         FDCE                                         r  uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism              0.273    -0.509    
    SLICE_X39Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    uart0/uart_tx0/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  1.203    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 3.674ns (42.596%)  route 4.951ns (57.404%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    51.475 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.708    clkwiz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    45.276 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    47.085    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.181 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        3.142    50.323    clk_o_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         3.578    53.901 f  clk_o_OBUF_inst/O
                         net (fo=0)                   0.000    53.901    clk_o
    AB22                                                              f  clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/core0/IDEX_preg_csr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.001ns  (logic 6.929ns (19.798%)  route 28.071ns (80.202%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.845    -0.974    core0/core0/clk_out1
    SLICE_X47Y55         FDCE                                         r  core0/core0/IDEX_preg_csr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  core0/core0/IDEX_preg_csr_addr_reg[2]/Q
                         net (fo=133, routed)         1.682     1.164    core0/core0/FWD_UNIT/i_/outExp0_i_18_5
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.288 f  core0/core0/FWD_UNIT/i_/outExp0_i_35/O
                         net (fo=2, routed)           0.591     1.879    core0/core0/MULDIV/MULDIV_ctrl/i_/outExp0_i_5
    SLICE_X28Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.003 r  core0/core0/MULDIV/MULDIV_ctrl/outExp0_i_17/O
                         net (fo=17, routed)          1.031     3.034    core0/core0/FWD_UNIT/reg_B_reg[11]
    SLICE_X27Y57         LUT3 (Prop_lut3_I1_O)        0.150     3.184 r  core0/core0/FWD_UNIT/i_/outExp0_i_6/O
                         net (fo=32, routed)          0.890     4.074    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_mul/multiplier_24/PPLL0/mux4_ctrl_EX[1]
    SLICE_X35Y55         LUT6 (Prop_lut6_I3_O)        0.326     4.400 f  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_mul/multiplier_24/PPLL0/reg_B[3]_i_1/O
                         net (fo=92, routed)          4.927     9.327    core0/core0/fpu_top/fpu_top_ctrl/PPHL_mreg_reg[2][9]
    SLICE_X92Y69         LUT3 (Prop_lut3_I0_O)        0.124     9.451 f  core0/core0/fpu_top/fpu_top_ctrl/f__24_carry_i_8/O
                         net (fo=37, routed)          1.973    11.424    core0/core0/fpu_top/fpu_top_ctrl/in_B[3]
    SLICE_X74Y67         LUT6 (Prop_lut6_I1_O)        0.124    11.548 r  core0/core0/fpu_top/fpu_top_ctrl/EXMEM_preg_fflags[4]_i_19/O
                         net (fo=3, routed)           0.464    12.012    core0/core0/fpu_top/fpu_top_ctrl/EXMEM_preg_fflags[4]_i_19_n_0
    SLICE_X74Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.136 r  core0/core0/fpu_top/fpu_top_ctrl/EXMEM_preg_fflags[4]_i_13/O
                         net (fo=21, routed)          2.191    14.327    core0/core0/fpu_top/fpu_top_ctrl/EXMEM_preg_fflags[4]_i_22_0
    SLICE_X64Y63         LUT2 (Prop_lut2_I1_O)        0.150    14.477 r  core0/core0/fpu_top/fpu_top_ctrl/FSM_sequential_current_state[2]_i_8/O
                         net (fo=2, routed)           0.820    15.297    core0/core0/fpu_top/fpu_top_ctrl/FSM_sequential_current_state[2]_i_8_n_0
    SLICE_X64Y64         LUT2 (Prop_lut2_I1_O)        0.350    15.647 f  core0/core0/fpu_top/fpu_top_ctrl/FSM_sequential_current_state[2]_i_4/O
                         net (fo=4, routed)           1.225    16.872    core0/core0/fpu_top/fpu_top_ctrl/FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.328    17.200 r  core0/core0/fpu_top/fpu_top_ctrl/OUT_reg[31]_i_3/O
                         net (fo=40, routed)          0.889    18.089    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/mux_fastres_sel
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124    18.213 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/current_state_inv_i_3/O
                         net (fo=12, routed)          1.353    19.565    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/IDEX_preg_ex_reg[29]_4
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    19.689 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/mem_reg_0_0_0_i_27/O
                         net (fo=59, routed)          1.670    21.359    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/data_wb_we_o
    SLICE_X31Y53         LUT4 (Prop_lut4_I3_O)        0.150    21.509 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/data_cyc_i_5/O
                         net (fo=4, routed)           1.766    23.275    core0/core0/LS_UNIT/data_wb_stb_o
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.332    23.607 f  core0/core0/LS_UNIT/stb_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.574    24.181    core0/core0/LS_UNIT/stb_OBUF_inst_i_6_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.306 f  core0/core0/LS_UNIT/stb_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.626    24.932    core0/core0/LS_UNIT/stb_OBUF_inst_i_3_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I4_O)        0.124    25.056 r  core0/core0/LS_UNIT/stb_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.400    30.456    stb_OBUF
    AB21                 OBUF (Prop_obuf_I_O)         3.571    34.027 r  stb_OBUF_inst/O
                         net (fo=0)                   0.000    34.027    stb
    AB21                                                              r  stb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.300ns  (logic 4.470ns (39.561%)  route 6.830ns (60.439%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDCE                                         r  loader0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.272 f  loader0/FSM_sequential_state_reg[1]/Q
                         net (fo=41, routed)          1.292     1.020    loader0/state[1]
    SLICE_X48Y43         LUT3 (Prop_lut3_I2_O)        0.156     1.176 r  loader0/led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.538     6.714    led1_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         3.796    10.510 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    10.510    led1
    AB20                                                              r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 4.434ns (39.758%)  route 6.718ns (60.242%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDCE                                         r  loader0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.272 r  loader0/FSM_sequential_state_reg[1]/Q
                         net (fo=41, routed)          0.702     0.430    loader0/state[1]
    SLICE_X47Y44         LUT3 (Prop_lut3_I1_O)        0.150     0.580 r  loader0/led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.016     6.596    led4_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         3.766    10.361 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000    10.361    led4
    Y21                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.529ns  (logic 4.447ns (42.237%)  route 6.082ns (57.763%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDCE                                         r  loader0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.272 f  loader0/FSM_sequential_state_reg[1]/Q
                         net (fo=41, routed)          0.707     0.435    loader0/state[1]
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.152     0.587 r  loader0/led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.375     5.962    led2_OBUF
    AB18                 OBUF (Prop_obuf_I_O)         3.777     9.739 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     9.739    led2
    AB18                                                              r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            trigger
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.009ns  (logic 4.026ns (44.688%)  route 4.983ns (55.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.121    -0.698    gpio/clk_out1
    SLICE_X33Y47         FDCE                                         r  gpio/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  gpio/trigger_reg/Q
                         net (fo=1, routed)           4.983     4.742    trigger_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         3.570     8.312 r  trigger_OBUF_inst/O
                         net (fo=0)                   0.000     8.312    trigger
    AA21                                                              r  trigger (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart0/uart_tx0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 4.024ns (45.911%)  route 4.741ns (54.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.117    -0.702    uart0/uart_tx0/clk_out1
    SLICE_X37Y43         FDRE                                         r  uart0/uart_tx0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.246 r  uart0/uart_tx0/o_TX_Serial_reg/Q
                         net (fo=1, routed)           4.741     4.495    tx_o_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.568     8.064 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.064    tx_o
    AA19                                                              r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.304ns (49.462%)  route 1.332ns (50.538%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.801    -0.498    clk_o_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         1.278     0.780 r  clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     0.780    clk_o
    AB22                                                              r  clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart0/uart_tx0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.410ns (45.449%)  route 1.692ns (54.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.756    -0.544    uart0/uart_tx0/clk_out1
    SLICE_X37Y43         FDRE                                         r  uart0/uart_tx0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  uart0/uart_tx0/o_TX_Serial_reg/Q
                         net (fo=1, routed)           1.692     1.290    tx_o_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     2.559 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.559    tx_o
    AA19                                                              r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            trigger
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.240ns  (logic 1.412ns (43.568%)  route 1.828ns (56.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.759    -0.541    gpio/clk_out1
    SLICE_X33Y47         FDCE                                         r  gpio/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  gpio/trigger_reg/Q
                         net (fo=1, routed)           1.828     1.429    trigger_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         1.271     2.699 r  trigger_OBUF_inst/O
                         net (fo=0)                   0.000     2.699    trigger
    AA21                                                              r  trigger (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.795ns  (logic 1.550ns (40.830%)  route 2.246ns (59.170%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y44         FDCE                                         r  loader0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  loader0/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.142    -0.270    loader0/FSM_sequential_state_reg[2]_0[0]
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.049    -0.221 r  loader0/led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.104     1.883    led2_OBUF
    AB18                 OBUF (Prop_obuf_I_O)         1.337     3.219 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.219    led2
    AB18                                                              r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.038ns  (logic 1.550ns (38.386%)  route 2.488ns (61.614%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y44         FDCE                                         r  loader0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  loader0/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.320    -0.092    loader0/FSM_sequential_state_reg[2]_0[0]
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.046    -0.046 r  loader0/led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.168     2.122    led1_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.340     3.462 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.462    led1
    AB20                                                              r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.066ns  (logic 1.538ns (37.831%)  route 2.528ns (62.169%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y44         FDCE                                         r  loader0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  loader0/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.141    -0.271    loader0/FSM_sequential_state_reg[2]_0[0]
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.048    -0.223 r  loader0/led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.387     2.164    led4_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         1.326     3.490 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     3.490    led4
    Y21                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/core0/LS_UNIT/addr_i_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.392ns  (logic 1.715ns (39.048%)  route 2.677ns (60.952%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    core0/core0/LS_UNIT/clk_out1
    SLICE_X49Y44         FDCE                                         r  core0/core0/LS_UNIT/addr_i_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  core0/core0/LS_UNIT/addr_i_reg_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.380    core0/core0/LS_UNIT/addr_i_reg[3]
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.234 f  core0/core0/LS_UNIT/mem_reg_0_0_0_i_25/O[3]
                         net (fo=7, routed)           0.301     0.067    core0/core0/LS_UNIT/addr_o0[4]
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.111     0.178 f  core0/core0/LS_UNIT/mem_reg_0_0_1_i_1/O
                         net (fo=22, routed)          0.206     0.384    core0/core0/LS_UNIT/IDEX_preg_misaligned_reg_12
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.429 r  core0/core0/LS_UNIT/stb_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.115     2.544    stb_OBUF
    AB21                 OBUF (Prop_obuf_I_O)         1.272     3.816 r  stb_OBUF_inst/O
                         net (fo=0)                   0.000     3.816    stb
    AB21                                                              r  stb (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 3.674ns (42.596%)  route 4.951ns (57.404%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    R4                                                0.000    50.000 f  M100_clk_i (IN)
                         net (fo=0)                   0.000    50.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    51.475 f  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.708    clkwiz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    45.276 f  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    47.085    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.181 f  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        3.142    50.323    clk_o_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         3.578    53.901 f  clk_o_OBUF_inst/O
                         net (fo=0)                   0.000    53.901    clk_o
    AB22                                                              f  clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/core0/IDEX_preg_csr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.001ns  (logic 6.929ns (19.798%)  route 28.071ns (80.202%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.845    -0.974    core0/core0/clk_out1
    SLICE_X47Y55         FDCE                                         r  core0/core0/IDEX_preg_csr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  core0/core0/IDEX_preg_csr_addr_reg[2]/Q
                         net (fo=133, routed)         1.682     1.164    core0/core0/FWD_UNIT/i_/outExp0_i_18_5
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.288 f  core0/core0/FWD_UNIT/i_/outExp0_i_35/O
                         net (fo=2, routed)           0.591     1.879    core0/core0/MULDIV/MULDIV_ctrl/i_/outExp0_i_5
    SLICE_X28Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.003 r  core0/core0/MULDIV/MULDIV_ctrl/outExp0_i_17/O
                         net (fo=17, routed)          1.031     3.034    core0/core0/FWD_UNIT/reg_B_reg[11]
    SLICE_X27Y57         LUT3 (Prop_lut3_I1_O)        0.150     3.184 r  core0/core0/FWD_UNIT/i_/outExp0_i_6/O
                         net (fo=32, routed)          0.890     4.074    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_mul/multiplier_24/PPLL0/mux4_ctrl_EX[1]
    SLICE_X35Y55         LUT6 (Prop_lut6_I3_O)        0.326     4.400 f  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/fpu_mul/multiplier_24/PPLL0/reg_B[3]_i_1/O
                         net (fo=92, routed)          4.927     9.327    core0/core0/fpu_top/fpu_top_ctrl/PPHL_mreg_reg[2][9]
    SLICE_X92Y69         LUT3 (Prop_lut3_I0_O)        0.124     9.451 f  core0/core0/fpu_top/fpu_top_ctrl/f__24_carry_i_8/O
                         net (fo=37, routed)          1.973    11.424    core0/core0/fpu_top/fpu_top_ctrl/in_B[3]
    SLICE_X74Y67         LUT6 (Prop_lut6_I1_O)        0.124    11.548 r  core0/core0/fpu_top/fpu_top_ctrl/EXMEM_preg_fflags[4]_i_19/O
                         net (fo=3, routed)           0.464    12.012    core0/core0/fpu_top/fpu_top_ctrl/EXMEM_preg_fflags[4]_i_19_n_0
    SLICE_X74Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.136 r  core0/core0/fpu_top/fpu_top_ctrl/EXMEM_preg_fflags[4]_i_13/O
                         net (fo=21, routed)          2.191    14.327    core0/core0/fpu_top/fpu_top_ctrl/EXMEM_preg_fflags[4]_i_22_0
    SLICE_X64Y63         LUT2 (Prop_lut2_I1_O)        0.150    14.477 r  core0/core0/fpu_top/fpu_top_ctrl/FSM_sequential_current_state[2]_i_8/O
                         net (fo=2, routed)           0.820    15.297    core0/core0/fpu_top/fpu_top_ctrl/FSM_sequential_current_state[2]_i_8_n_0
    SLICE_X64Y64         LUT2 (Prop_lut2_I1_O)        0.350    15.647 f  core0/core0/fpu_top/fpu_top_ctrl/FSM_sequential_current_state[2]_i_4/O
                         net (fo=4, routed)           1.225    16.872    core0/core0/fpu_top/fpu_top_ctrl/FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.328    17.200 r  core0/core0/fpu_top/fpu_top_ctrl/OUT_reg[31]_i_3/O
                         net (fo=40, routed)          0.889    18.089    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/mux_fastres_sel
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124    18.213 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/current_state_inv_i_3/O
                         net (fo=12, routed)          1.353    19.565    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/IDEX_preg_ex_reg[29]_4
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    19.689 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/mem_reg_0_0_0_i_27/O
                         net (fo=59, routed)          1.670    21.359    core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/data_wb_we_o
    SLICE_X31Y53         LUT4 (Prop_lut4_I3_O)        0.150    21.509 r  core0/core0/fpu_top/fpu_arithmetic_top/fpu_mds_top/mds_ctrl/data_cyc_i_5/O
                         net (fo=4, routed)           1.766    23.275    core0/core0/LS_UNIT/data_wb_stb_o
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.332    23.607 f  core0/core0/LS_UNIT/stb_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.574    24.181    core0/core0/LS_UNIT/stb_OBUF_inst_i_6_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.306 f  core0/core0/LS_UNIT/stb_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.626    24.932    core0/core0/LS_UNIT/stb_OBUF_inst_i_3_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I4_O)        0.124    25.056 r  core0/core0/LS_UNIT/stb_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.400    30.456    stb_OBUF
    AB21                 OBUF (Prop_obuf_I_O)         3.571    34.027 r  stb_OBUF_inst/O
                         net (fo=0)                   0.000    34.027    stb
    AB21                                                              r  stb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.300ns  (logic 4.470ns (39.561%)  route 6.830ns (60.439%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDCE                                         r  loader0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.272 f  loader0/FSM_sequential_state_reg[1]/Q
                         net (fo=41, routed)          1.292     1.020    loader0/state[1]
    SLICE_X48Y43         LUT3 (Prop_lut3_I2_O)        0.156     1.176 r  loader0/led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.538     6.714    led1_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         3.796    10.510 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    10.510    led1
    AB20                                                              r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 4.434ns (39.758%)  route 6.718ns (60.242%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDCE                                         r  loader0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.272 r  loader0/FSM_sequential_state_reg[1]/Q
                         net (fo=41, routed)          0.702     0.430    loader0/state[1]
    SLICE_X47Y44         LUT3 (Prop_lut3_I1_O)        0.150     0.580 r  loader0/led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.016     6.596    led4_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         3.766    10.361 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000    10.361    led4
    Y21                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.529ns  (logic 4.447ns (42.237%)  route 6.082ns (57.763%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.029    -0.790    loader0/clk_out1
    SLICE_X46Y43         FDCE                                         r  loader0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.272 f  loader0/FSM_sequential_state_reg[1]/Q
                         net (fo=41, routed)          0.707     0.435    loader0/state[1]
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.152     0.587 r  loader0/led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.375     5.962    led2_OBUF
    AB18                 OBUF (Prop_obuf_I_O)         3.777     9.739 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     9.739    led2
    AB18                                                              r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            trigger
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.009ns  (logic 4.026ns (44.688%)  route 4.983ns (55.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.121    -0.698    gpio/clk_out1
    SLICE_X33Y47         FDCE                                         r  gpio/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  gpio/trigger_reg/Q
                         net (fo=1, routed)           4.983     4.742    trigger_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         3.570     8.312 r  trigger_OBUF_inst/O
                         net (fo=0)                   0.000     8.312    trigger
    AA21                                                              r  trigger (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart0/uart_tx0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 4.024ns (45.911%)  route 4.741ns (54.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        2.117    -0.702    uart0/uart_tx0/clk_out1
    SLICE_X37Y43         FDRE                                         r  uart0/uart_tx0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.246 r  uart0/uart_tx0/o_TX_Serial_reg/Q
                         net (fo=1, routed)           4.741     4.495    tx_o_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.568     8.064 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.064    tx_o
    AA19                                                              r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.304ns (49.462%)  route 1.332ns (50.538%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.801    -0.498    clk_o_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         1.278     0.780 r  clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     0.780    clk_o
    AB22                                                              r  clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart0/uart_tx0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.410ns (45.449%)  route 1.692ns (54.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.756    -0.544    uart0/uart_tx0/clk_out1
    SLICE_X37Y43         FDRE                                         r  uart0/uart_tx0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  uart0/uart_tx0/o_TX_Serial_reg/Q
                         net (fo=1, routed)           1.692     1.290    tx_o_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     2.559 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.559    tx_o
    AA19                                                              r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            trigger
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.240ns  (logic 1.412ns (43.568%)  route 1.828ns (56.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.759    -0.541    gpio/clk_out1
    SLICE_X33Y47         FDCE                                         r  gpio/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  gpio/trigger_reg/Q
                         net (fo=1, routed)           1.828     1.429    trigger_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         1.271     2.699 r  trigger_OBUF_inst/O
                         net (fo=0)                   0.000     2.699    trigger
    AA21                                                              r  trigger (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.795ns  (logic 1.550ns (40.830%)  route 2.246ns (59.170%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y44         FDCE                                         r  loader0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  loader0/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.142    -0.270    loader0/FSM_sequential_state_reg[2]_0[0]
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.049    -0.221 r  loader0/led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.104     1.883    led2_OBUF
    AB18                 OBUF (Prop_obuf_I_O)         1.337     3.219 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.219    led2
    AB18                                                              r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.038ns  (logic 1.550ns (38.386%)  route 2.488ns (61.614%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y44         FDCE                                         r  loader0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  loader0/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.320    -0.092    loader0/FSM_sequential_state_reg[2]_0[0]
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.046    -0.046 r  loader0/led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.168     2.122    led1_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.340     3.462 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.462    led1
    AB20                                                              r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loader0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.066ns  (logic 1.538ns (37.831%)  route 2.528ns (62.169%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    loader0/clk_out1
    SLICE_X46Y44         FDCE                                         r  loader0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  loader0/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.141    -0.271    loader0/FSM_sequential_state_reg[2]_0[0]
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.048    -0.223 r  loader0/led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.387     2.164    led4_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         1.326     3.490 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     3.490    led4
    Y21                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core0/core0/LS_UNIT/addr_i_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.392ns  (logic 1.715ns (39.048%)  route 2.677ns (60.952%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        0.724    -0.576    core0/core0/LS_UNIT/clk_out1
    SLICE_X49Y44         FDCE                                         r  core0/core0/LS_UNIT/addr_i_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  core0/core0/LS_UNIT/addr_i_reg_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.380    core0/core0/LS_UNIT/addr_i_reg[3]
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.234 f  core0/core0/LS_UNIT/mem_reg_0_0_0_i_25/O[3]
                         net (fo=7, routed)           0.301     0.067    core0/core0/LS_UNIT/addr_o0[4]
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.111     0.178 f  core0/core0/LS_UNIT/mem_reg_0_0_1_i_1/O
                         net (fo=22, routed)          0.206     0.384    core0/core0/LS_UNIT/IDEX_preg_misaligned_reg_12
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.429 r  core0/core0/LS_UNIT/stb_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.115     2.544    stb_OBUF
    AB21                 OBUF (Prop_obuf_I_O)         1.272     3.816 r  stb_OBUF_inst/O
                         net (fo=0)                   0.000     3.816    stb
    AB21                                                              r  stb (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          6536 Endpoints
Min Delay          6536 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_3_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.894ns  (logic 1.217ns (4.524%)  route 25.677ns (95.476%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          6.251    26.894    memory/ADDRBWRADDR[0]
    RAMB36_X2Y25         RAMB36E1                                     r  memory/mem_reg_1_3_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.578    -1.715    memory/clk_out1
    RAMB36_X2Y25         RAMB36E1                                     r  memory/mem_reg_1_3_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_2_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.556ns  (logic 1.217ns (4.582%)  route 25.339ns (95.418%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.913    26.556    memory/ADDRBWRADDR[0]
    RAMB36_X2Y24         RAMB36E1                                     r  memory/mem_reg_1_2_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.581    -1.712    memory/clk_out1
    RAMB36_X2Y24         RAMB36E1                                     r  memory/mem_reg_1_2_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_3_2_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.344ns  (logic 1.241ns (4.710%)  route 25.103ns (95.290%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.078    20.447    loader0/reset_o_reg_0
    SLICE_X74Y51         LUT2 (Prop_lut2_I0_O)        0.148    20.595 r  loader0/mem_reg_3_0_0_i_3/O
                         net (fo=24, routed)          5.750    26.344    memory/mem_reg_3_2_0_0[15]
    RAMB36_X2Y8          RAMB36E1                                     r  memory/mem_reg_3_2_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.932    -1.361    memory/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  memory/mem_reg_3_2_1/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_3_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.271ns  (logic 1.217ns (4.632%)  route 25.054ns (95.368%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.628    26.271    memory/ADDRBWRADDR[0]
    RAMB36_X1Y25         RAMB36E1                                     r  memory/mem_reg_1_3_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.676    -1.617    memory/clk_out1
    RAMB36_X1Y25         RAMB36E1                                     r  memory/mem_reg_1_3_2/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_3_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.218ns  (logic 1.217ns (4.641%)  route 25.001ns (95.359%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.575    26.218    memory/ADDRBWRADDR[0]
    RAMB36_X2Y23         RAMB36E1                                     r  memory/mem_reg_1_3_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.586    -1.707    memory/clk_out1
    RAMB36_X2Y23         RAMB36E1                                     r  memory/mem_reg_1_3_1/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_3_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.137ns  (logic 1.217ns (4.655%)  route 24.920ns (95.345%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       10.025    18.394    loader0/reset_o_reg_0
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.124    18.518 r  loader0/mem_reg_0_0_6_i_9/O
                         net (fo=24, routed)          7.619    26.137    memory/ADDRBWRADDR[10]
    RAMB36_X2Y25         RAMB36E1                                     r  memory/mem_reg_1_3_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.578    -1.715    memory/clk_out1
    RAMB36_X2Y25         RAMB36E1                                     r  memory/mem_reg_1_3_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_3_1_5/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.034ns  (logic 1.243ns (4.774%)  route 24.792ns (95.226%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.150    20.669 r  loader0/mem_reg_3_0_0_i_18/O
                         net (fo=24, routed)          5.366    26.034    memory/mem_reg_3_2_0_0[0]
    RAMB36_X2Y21         RAMB36E1                                     r  memory/mem_reg_3_1_5/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.593    -1.700    memory/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  memory/mem_reg_3_1_5/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_3_3_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.002ns  (logic 1.241ns (4.772%)  route 24.761ns (95.228%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.078    20.447    loader0/reset_o_reg_0
    SLICE_X74Y51         LUT2 (Prop_lut2_I0_O)        0.148    20.595 r  loader0/mem_reg_3_0_0_i_3/O
                         net (fo=24, routed)          5.407    26.002    memory/mem_reg_3_2_0_0[15]
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_3_3_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.933    -1.360    memory/clk_out1
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_3_3_1/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_2_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.933ns  (logic 1.217ns (4.692%)  route 24.716ns (95.308%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.290    25.933    memory/ADDRBWRADDR[0]
    RAMB36_X1Y24         RAMB36E1                                     r  memory/mem_reg_1_2_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.679    -1.614    memory/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  memory/mem_reg_1_2_2/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_2_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.880ns  (logic 1.217ns (4.702%)  route 24.663ns (95.298%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.237    25.880    memory/ADDRBWRADDR[0]
    RAMB36_X2Y22         RAMB36E1                                     r  memory/mem_reg_1_2_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.590    -1.703    memory/clk_out1
    RAMB36_X2Y22         RAMB36E1                                     r  memory/mem_reg_1_2_1/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.355ns  (logic 0.315ns (13.378%)  route 2.040ns (86.622%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.040     2.310    uart0/uart_rx0/rx_i_IBUF
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.355 r  uart0/uart_rx0/o_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     2.355    uart0/uart_rx0/o_RX_Byte[3]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    uart0/uart_rx0/clk_out1
    SLICE_X40Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.357ns  (logic 0.315ns (13.367%)  route 2.042ns (86.633%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.042     2.312    uart0/uart_rx0/rx_i_IBUF
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.357 r  uart0/uart_rx0/o_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     2.357    uart0/uart_rx0/o_RX_Byte[2]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    uart0/uart_rx0/clk_out1
    SLICE_X40Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.520ns  (logic 0.315ns (12.502%)  route 2.205ns (87.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.205     2.475    uart0/uart_rx0/rx_i_IBUF
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.520 r  uart0/uart_rx0/o_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     2.520    uart0/uart_rx0/o_RX_Byte[0]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    uart0/uart_rx0/clk_out1
    SLICE_X41Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.520ns  (logic 0.315ns (12.502%)  route 2.205ns (87.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.205     2.475    uart0/uart_rx0/rx_i_IBUF
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.520 r  uart0/uart_rx0/o_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     2.520    uart0/uart_rx0/o_RX_Byte[1]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    uart0/uart_rx0/clk_out1
    SLICE_X41Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.609ns  (logic 0.315ns (12.073%)  route 2.294ns (87.927%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.294     2.564    uart0/uart_rx0/rx_i_IBUF
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.609 r  uart0/uart_rx0/o_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.609    uart0/uart_rx0/o_RX_Byte[4]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.613ns  (logic 0.315ns (12.054%)  route 2.298ns (87.946%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.298     2.568    uart0/uart_rx0/rx_i_IBUF
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.613 r  uart0/uart_rx0/o_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     2.613    uart0/uart_rx0/o_RX_Byte[5]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.621ns  (logic 0.315ns (12.021%)  route 2.306ns (87.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.306     2.576    uart0/uart_rx0/rx_i_IBUF
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.621 r  uart0/uart_rx0/o_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     2.621    uart0/uart_rx0/o_RX_Byte[7]_i_1_n_0
    SLICE_X45Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X45Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.677ns  (logic 0.315ns (11.768%)  route 2.362ns (88.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.362     2.632    uart0/uart_rx0/rx_i_IBUF
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.677 r  uart0/uart_rx0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     2.677    uart0/uart_rx0/r_SM_Main[0]_i_1_n_0
    SLICE_X45Y43         FDCE                                         r  uart0/uart_rx0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X45Y43         FDCE                                         r  uart0/uart_rx0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.678ns  (logic 0.315ns (11.764%)  route 2.363ns (88.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.363     2.633    uart0/uart_rx0/rx_i_IBUF
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.678 r  uart0/uart_rx0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     2.678    uart0/uart_rx0/r_SM_Main[1]_i_1_n_0
    SLICE_X45Y43         FDCE                                         r  uart0/uart_rx0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X45Y43         FDCE                                         r  uart0/uart_rx0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.315ns (11.466%)  route 2.432ns (88.534%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.432     2.702    uart0/uart_rx0/rx_i_IBUF
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.747 r  uart0/uart_rx0/o_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     2.747    uart0/uart_rx0/o_RX_Byte[6]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          6536 Endpoints
Min Delay          6536 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_3_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.894ns  (logic 1.217ns (4.524%)  route 25.677ns (95.476%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          6.251    26.894    memory/ADDRBWRADDR[0]
    RAMB36_X2Y25         RAMB36E1                                     r  memory/mem_reg_1_3_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.578    -1.715    memory/clk_out1
    RAMB36_X2Y25         RAMB36E1                                     r  memory/mem_reg_1_3_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_2_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.556ns  (logic 1.217ns (4.582%)  route 25.339ns (95.418%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.913    26.556    memory/ADDRBWRADDR[0]
    RAMB36_X2Y24         RAMB36E1                                     r  memory/mem_reg_1_2_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.581    -1.712    memory/clk_out1
    RAMB36_X2Y24         RAMB36E1                                     r  memory/mem_reg_1_2_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_3_2_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.344ns  (logic 1.241ns (4.710%)  route 25.103ns (95.290%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.078    20.447    loader0/reset_o_reg_0
    SLICE_X74Y51         LUT2 (Prop_lut2_I0_O)        0.148    20.595 r  loader0/mem_reg_3_0_0_i_3/O
                         net (fo=24, routed)          5.750    26.344    memory/mem_reg_3_2_0_0[15]
    RAMB36_X2Y8          RAMB36E1                                     r  memory/mem_reg_3_2_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.932    -1.361    memory/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  memory/mem_reg_3_2_1/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_3_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.271ns  (logic 1.217ns (4.632%)  route 25.054ns (95.368%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.628    26.271    memory/ADDRBWRADDR[0]
    RAMB36_X1Y25         RAMB36E1                                     r  memory/mem_reg_1_3_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.676    -1.617    memory/clk_out1
    RAMB36_X1Y25         RAMB36E1                                     r  memory/mem_reg_1_3_2/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_3_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.218ns  (logic 1.217ns (4.641%)  route 25.001ns (95.359%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.575    26.218    memory/ADDRBWRADDR[0]
    RAMB36_X2Y23         RAMB36E1                                     r  memory/mem_reg_1_3_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.586    -1.707    memory/clk_out1
    RAMB36_X2Y23         RAMB36E1                                     r  memory/mem_reg_1_3_1/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_3_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.137ns  (logic 1.217ns (4.655%)  route 24.920ns (95.345%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       10.025    18.394    loader0/reset_o_reg_0
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.124    18.518 r  loader0/mem_reg_0_0_6_i_9/O
                         net (fo=24, routed)          7.619    26.137    memory/ADDRBWRADDR[10]
    RAMB36_X2Y25         RAMB36E1                                     r  memory/mem_reg_1_3_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.578    -1.715    memory/clk_out1
    RAMB36_X2Y25         RAMB36E1                                     r  memory/mem_reg_1_3_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_3_1_5/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.034ns  (logic 1.243ns (4.774%)  route 24.792ns (95.226%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.150    20.669 r  loader0/mem_reg_3_0_0_i_18/O
                         net (fo=24, routed)          5.366    26.034    memory/mem_reg_3_2_0_0[0]
    RAMB36_X2Y21         RAMB36E1                                     r  memory/mem_reg_3_1_5/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.593    -1.700    memory/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  memory/mem_reg_3_1_5/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_3_3_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.002ns  (logic 1.241ns (4.772%)  route 24.761ns (95.228%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.078    20.447    loader0/reset_o_reg_0
    SLICE_X74Y51         LUT2 (Prop_lut2_I0_O)        0.148    20.595 r  loader0/mem_reg_3_0_0_i_3/O
                         net (fo=24, routed)          5.407    26.002    memory/mem_reg_3_2_0_0[15]
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_3_3_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.933    -1.360    memory/clk_out1
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_3_3_1/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_2_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.933ns  (logic 1.217ns (4.692%)  route 24.716ns (95.308%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.290    25.933    memory/ADDRBWRADDR[0]
    RAMB36_X1Y24         RAMB36E1                                     r  memory/mem_reg_1_2_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.679    -1.614    memory/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  memory/mem_reg_1_2_2/CLKBWRCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            memory/mem_reg_1_2_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.880ns  (logic 1.217ns (4.702%)  route 24.663ns (95.298%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        -1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_i_IBUF_inst/O
                         net (fo=9, routed)           7.276     8.245    loader0/reset_i_IBUF
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.369 f  loader0/frm[31]_i_5/O
                         net (fo=4151, routed)       12.150    20.519    loader0/reset_o_reg_0
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.643 r  loader0/mem_reg_0_0_6_i_19/O
                         net (fo=24, routed)          5.237    25.880    memory/ADDRBWRADDR[0]
    RAMB36_X2Y22         RAMB36E1                                     r  memory/mem_reg_1_2_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.590    -1.703    memory/clk_out1
    RAMB36_X2Y22         RAMB36E1                                     r  memory/mem_reg_1_2_1/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.355ns  (logic 0.315ns (13.378%)  route 2.040ns (86.622%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.040     2.310    uart0/uart_rx0/rx_i_IBUF
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.355 r  uart0/uart_rx0/o_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     2.355    uart0/uart_rx0/o_RX_Byte[3]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    uart0/uart_rx0/clk_out1
    SLICE_X40Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.357ns  (logic 0.315ns (13.367%)  route 2.042ns (86.633%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.042     2.312    uart0/uart_rx0/rx_i_IBUF
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.357 r  uart0/uart_rx0/o_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     2.357    uart0/uart_rx0/o_RX_Byte[2]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    uart0/uart_rx0/clk_out1
    SLICE_X40Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.520ns  (logic 0.315ns (12.502%)  route 2.205ns (87.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.205     2.475    uart0/uart_rx0/rx_i_IBUF
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.520 r  uart0/uart_rx0/o_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     2.520    uart0/uart_rx0/o_RX_Byte[0]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    uart0/uart_rx0/clk_out1
    SLICE_X41Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.520ns  (logic 0.315ns (12.502%)  route 2.205ns (87.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.205     2.475    uart0/uart_rx0/rx_i_IBUF
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.520 r  uart0/uart_rx0/o_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     2.520    uart0/uart_rx0/o_RX_Byte[1]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.033    -0.781    uart0/uart_rx0/clk_out1
    SLICE_X41Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.609ns  (logic 0.315ns (12.073%)  route 2.294ns (87.927%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.294     2.564    uart0/uart_rx0/rx_i_IBUF
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.609 r  uart0/uart_rx0/o_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.609    uart0/uart_rx0/o_RX_Byte[4]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.613ns  (logic 0.315ns (12.054%)  route 2.298ns (87.946%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.298     2.568    uart0/uart_rx0/rx_i_IBUF
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.613 r  uart0/uart_rx0/o_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     2.613    uart0/uart_rx0/o_RX_Byte[5]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.621ns  (logic 0.315ns (12.021%)  route 2.306ns (87.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.306     2.576    uart0/uart_rx0/rx_i_IBUF
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.621 r  uart0/uart_rx0/o_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     2.621    uart0/uart_rx0/o_RX_Byte[7]_i_1_n_0
    SLICE_X45Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X45Y44         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.677ns  (logic 0.315ns (11.768%)  route 2.362ns (88.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.362     2.632    uart0/uart_rx0/rx_i_IBUF
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.677 r  uart0/uart_rx0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     2.677    uart0/uart_rx0/r_SM_Main[0]_i_1_n_0
    SLICE_X45Y43         FDCE                                         r  uart0/uart_rx0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X45Y43         FDCE                                         r  uart0/uart_rx0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.678ns  (logic 0.315ns (11.764%)  route 2.363ns (88.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.363     2.633    uart0/uart_rx0/rx_i_IBUF
    SLICE_X45Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.678 r  uart0/uart_rx0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     2.678    uart0/uart_rx0/r_SM_Main[1]_i_1_n_0
    SLICE_X45Y43         FDCE                                         r  uart0/uart_rx0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X45Y43         FDCE                                         r  uart0/uart_rx0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            uart0/uart_rx0/o_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 0.315ns (11.466%)  route 2.432ns (88.534%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_i_IBUF_inst/O
                         net (fo=11, routed)          2.432     2.702    uart0/uart_rx0/rx_i_IBUF
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.747 r  uart0/uart_rx0/o_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     2.747    uart0/uart_rx0/o_RX_Byte[6]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  M100_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkwiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkwiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkwiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkwiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkwiz0/inst/clkout1_buf/O
                         net (fo=4606, routed)        1.003    -0.811    uart0/uart_rx0/clk_out1
    SLICE_X42Y45         FDRE                                         r  uart0/uart_rx0/o_RX_Byte_reg[6]/C





