Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1f85a5116e1b4f6e82e0e2a0d27dc795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_layer_testbench_behav xil_defaultlib.top_layer_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture flujo of entity xil_defaultlib.multiplic_1 [multiplic_1_default]
Compiling architecture bloques of entity xil_defaultlib.multiplier_68 [multiplier_68_default]
Compiling architecture behavioral of entity xil_defaultlib.top_layer [top_layer_default]
Compiling architecture behavioral of entity xil_defaultlib.top_layer_testbench
Built simulation snapshot top_layer_testbench_behav
