# Written by Synplify Pro version mapgw2020q1p1, Build 004R. Synopsys Run ID: sid1597199785 
# Top Level Design Parameters 

# Clocks 
create_clock -period 4.331 -waveform {0.000 2.166} -name {gw_gao|rx0_pclk} [get_ports {rx0_pclk}] 
create_clock -period 5.811 -waveform {0.000 2.905} -name {gw_gao|control0_inferred_clock[0]} [get_pins {u_gw_jtag/tck_o}] 

# Virtual Clocks 

# Generated Clocks 

# Paths Between Clocks 

# Multicycle Constraints 

# Point-to-point Delay Constraints 

# False Path Constraints 

# Output Load Constraints 

# Driving Cell Constraints 

# Input Delay Constraints 

# Output Delay Constraints 

# Wire Loads 

# Other Constraints 

# syn_hier Attributes 

# set_case Attributes 

# Clock Delay Constraints 
set Autoconstr_clkgroup_0 [list gw_gao|rx0_pclk]
set Autoconstr_clkgroup_1 [list gw_gao|control0_inferred_clock[0]]
set_clock_groups -asynchronous -group $Autoconstr_clkgroup_0 -group $Autoconstr_clkgroup_1

# syn_mode Attributes 

# Cells 

# Port DRC Rules 

# Input Transition Constraints 

# Unused constraints (intentionally commented out) 


# Non-forward-annotatable constraints (intentionally commented out) 

# Block Path constraints 

