100011 00000 00001 0000 0000 0001 1100
8C01001C
opcode rs    rt    offset //LW r[1] = MEM(rs+offset(28)) result r[1]= 80000010

100011 00000 00010 0000 0000 0010 0000
8C020020
opcode rs    rt    offset //LW r[2] = MEM(rs+offset(32)) result r[2]= 00000010

100011 00000 00011 0000 0000 0010 0110
8C030026
opcode rs    rt    offset //LW r[3] = MEM(rs+offset(36)) result r[3]=00010001

000000 00001 00010 00000 00000 011000
00220018
opcode   rs   rt  // mult Rs(r1) * Rt(r2) check output registers HI and LO expected output FFFFFFFF80000100

000000 00 0000 0000 00010 00000 010000
0000 0000 0000 0000 0001 0000 0001 0000
0    0    0    0    1    0    1    0
opcode 0(10)        rd    0(5) //MFHI r2 // r2 = FFFFFFFF

000000 00 0000 0000 00001 00000 010010
0000 0000 0000 0000 0000 1000 0001 0010
0    0    0    0    0    8    1    2
opcode 0(10)        rd    0(5) //MFLO r1 // r1 = 80000100

