<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logipi_test.twx logipi_test.ncd -o logipi_test.twr
logipi_test.pcf

</twCmdLine><twDesign>logipi_test.ncd</twDesign><twDesignPath>logipi_test.ncd</twDesignPath><twPCF>logipi_test.pcf</twPCF><twPcfPath>logipi_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="7.010" period="10.000" constraintValue="10.000" deviceLimit="2.990" freqLimit="334.448" physResource="pll0/dcm_sp_inst/CLK2X" logResource="pll0/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="pll0/clk2x"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pll0/dcm_sp_inst/CLKIN" logResource="pll0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pll0/dcm_sp_inst/CLKIN" logResource="pll0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll0/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>1458</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>240</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.619</twMinPer></twConstHead><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_12 (SLICE_X13Y51.C1), 31 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.381</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_15</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_12</twDest><twTotPathDel>7.630</twTotPathDel><twClkSkew dest = "0.659" src = "0.613">-0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_15</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT32</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT33</twBEL><twBEL>mem_interface0/data_out_sr_12</twBEL></twPathDel><twLogDel>2.144</twLogDel><twRouteDel>5.486</twRouteDel><twTotDel>7.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.533</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_8</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_12</twDest><twTotPathDel>7.477</twTotPathDel><twClkSkew dest = "0.659" src = "0.614">-0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_8</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X17Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;9&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT32</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT33</twBEL><twBEL>mem_interface0/data_out_sr_12</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>5.638</twRouteDel><twTotDel>7.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.567</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_11</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_12</twDest><twTotPathDel>7.442</twTotPathDel><twClkSkew dest = "0.659" src = "0.615">-0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_11</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT32</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT33</twBEL><twBEL>mem_interface0/data_out_sr_12</twBEL></twPathDel><twLogDel>2.098</twLogDel><twRouteDel>5.344</twRouteDel><twTotDel>7.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_14 (SLICE_X14Y46.C4), 31 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.601</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_15</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_14</twDest><twTotPathDel>7.358</twTotPathDel><twClkSkew dest = "0.296" src = "0.302">0.006</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_15</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT53</twBEL><twBEL>mem_interface0/data_out_sr_14</twBEL></twPathDel><twLogDel>2.072</twLogDel><twRouteDel>5.286</twRouteDel><twTotDel>7.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.753</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_8</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_14</twDest><twTotPathDel>7.205</twTotPathDel><twClkSkew dest = "0.296" src = "0.303">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_8</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X17Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;9&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT53</twBEL><twBEL>mem_interface0/data_out_sr_14</twBEL></twPathDel><twLogDel>1.767</twLogDel><twRouteDel>5.438</twRouteDel><twTotDel>7.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.787</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_11</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_14</twDest><twTotPathDel>7.170</twTotPathDel><twClkSkew dest = "0.296" src = "0.304">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_11</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT53</twBEL><twBEL>mem_interface0/data_out_sr_14</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>5.144</twRouteDel><twTotDel>7.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_11 (SLICE_X13Y51.A5), 31 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.832</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_15</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_11</twDest><twTotPathDel>7.179</twTotPathDel><twClkSkew dest = "0.659" src = "0.613">-0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_15</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.261</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT23</twBEL><twBEL>mem_interface0/data_out_sr_11</twBEL></twPathDel><twLogDel>2.144</twLogDel><twRouteDel>5.035</twRouteDel><twTotDel>7.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.984</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_8</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_11</twDest><twTotPathDel>7.026</twTotPathDel><twClkSkew dest = "0.659" src = "0.614">-0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_8</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X17Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;9&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.261</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT23</twBEL><twBEL>mem_interface0/data_out_sr_11</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>5.187</twRouteDel><twTotDel>7.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.018</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_11</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_11</twDest><twTotPathDel>6.991</twTotPathDel><twClkSkew dest = "0.659" src = "0.615">-0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_11</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.261</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;12&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT23</twBEL><twBEL>mem_interface0/data_out_sr_11</twBEL></twPathDel><twLogDel>2.098</twLogDel><twRouteDel>4.893</twRouteDel><twTotDel>6.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_3 (SLICE_X19Y30.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_2</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_3</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_2</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>mem_interface0/data_in_sr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/bit_count_0 (SLICE_X22Y37.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">mem_interface0/bit_count_0</twSrc><twDest BELType="FF">mem_interface0/bit_count_0</twDest><twTotPathDel>0.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_0</twSrc><twDest BELType='FF'>mem_interface0/bit_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem_interface0/wr_latched</twComp><twBEL>mem_interface0/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.047</twDelInfo><twComp>mem_interface0/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>mem_interface0/wr_latched</twComp><twBEL>mem_interface0/Mcount_bit_count_xor&lt;0&gt;11_INV_0</twBEL><twBEL>mem_interface0/bit_count_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.047</twRouteDel><twTotDel>0.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>89.2</twPctLog><twPctRoute>10.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_latched_15 (SLICE_X21Y37.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.450</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_14</twSrc><twDest BELType="FF">mem_interface0/data_in_latched_15</twDest><twTotPathDel>0.455</twTotPathDel><twClkSkew dest = "0.037" src = "0.032">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_14</twSrc><twDest BELType='FF'>mem_interface0/data_in_latched_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;14&gt;</twComp><twBEL>mem_interface0/data_in_sr_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y37.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_latched&lt;15&gt;</twComp><twBEL>mem_interface0/data_in_latched_15</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="SYS_SPI_SCK_BUFGP/BUFG/I0" logResource="SYS_SPI_SCK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="SYS_SPI_SCK_BUFGP/IBUFG"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_interface0/data_out_sr&lt;4&gt;/CLK" logResource="mem_interface0/data_out_sr_3/CK" locationPin="SLICE_X16Y31.CLK" clockNet="SYS_SPI_SCK_BUFGP"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="mem_interface0/data_out_sr&lt;4&gt;/SR" logResource="mem_interface0/data_out_sr_3/SR" locationPin="SLICE_X16Y31.SR" clockNet="RP_SPI_CE0N_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;</twConstName><twItemCnt>14384</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3077</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.192</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point debug_long_register_120 (SLICE_X20Y24.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.808</twSlack><twSrc BELType="FF">Inst_Memory_tester/debug_15</twSrc><twDest BELType="FF">debug_long_register_120</twDest><twTotPathDel>7.868</twTotPathDel><twClkSkew dest = "0.594" src = "0.683">0.089</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Memory_tester/debug_15</twSrc><twDest BELType='FF'>debug_long_register_120</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X13Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_Memory_tester/debug&lt;15&gt;</twComp><twBEL>Inst_Memory_tester/debug_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>118</twFanCnt><twDelInfo twEdge="twRising">3.464</twDelInfo><twComp>Inst_Memory_tester/debug&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0081_inv12</twComp><twBEL>_n0081_inv1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>_n0081_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>debug_long_register&lt;123&gt;</twComp><twBEL>debug_long_register_120</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>6.866</twRouteDel><twTotDel>7.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.133</twSlack><twSrc BELType="FF">debug_sent_counter_1</twSrc><twDest BELType="FF">debug_long_register_120</twDest><twTotPathDel>5.571</twTotPathDel><twClkSkew dest = "0.682" src = "0.743">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debug_sent_counter_1</twSrc><twDest BELType='FF'>debug_long_register_120</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>debug_sent_counter&lt;2&gt;</twComp><twBEL>debug_sent_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>119</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>debug_sent_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0081_inv12</twComp><twBEL>_n0081_inv1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>_n0081_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>debug_long_register&lt;123&gt;</twComp><twBEL>debug_long_register_120</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.523</twRouteDel><twTotDel>5.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.308</twSlack><twSrc BELType="FF">debug_sent_counter_2</twSrc><twDest BELType="FF">debug_long_register_120</twDest><twTotPathDel>5.396</twTotPathDel><twClkSkew dest = "0.682" src = "0.743">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debug_sent_counter_2</twSrc><twDest BELType='FF'>debug_long_register_120</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>debug_sent_counter&lt;2&gt;</twComp><twBEL>debug_sent_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>118</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>debug_sent_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0081_inv12</twComp><twBEL>_n0081_inv1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>_n0081_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>debug_long_register&lt;123&gt;</twComp><twBEL>debug_long_register_120</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.348</twRouteDel><twTotDel>5.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point debug_long_register_122 (SLICE_X20Y24.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.852</twSlack><twSrc BELType="FF">Inst_Memory_tester/debug_15</twSrc><twDest BELType="FF">debug_long_register_122</twDest><twTotPathDel>7.824</twTotPathDel><twClkSkew dest = "0.594" src = "0.683">0.089</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Memory_tester/debug_15</twSrc><twDest BELType='FF'>debug_long_register_122</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X13Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_Memory_tester/debug&lt;15&gt;</twComp><twBEL>Inst_Memory_tester/debug_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>118</twFanCnt><twDelInfo twEdge="twRising">3.464</twDelInfo><twComp>Inst_Memory_tester/debug&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0081_inv12</twComp><twBEL>_n0081_inv1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>_n0081_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>debug_long_register&lt;123&gt;</twComp><twBEL>debug_long_register_122</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>6.866</twRouteDel><twTotDel>7.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.177</twSlack><twSrc BELType="FF">debug_sent_counter_1</twSrc><twDest BELType="FF">debug_long_register_122</twDest><twTotPathDel>5.527</twTotPathDel><twClkSkew dest = "0.682" src = "0.743">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debug_sent_counter_1</twSrc><twDest BELType='FF'>debug_long_register_122</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>debug_sent_counter&lt;2&gt;</twComp><twBEL>debug_sent_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>119</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>debug_sent_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0081_inv12</twComp><twBEL>_n0081_inv1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>_n0081_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>debug_long_register&lt;123&gt;</twComp><twBEL>debug_long_register_122</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>4.523</twRouteDel><twTotDel>5.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.352</twSlack><twSrc BELType="FF">debug_sent_counter_2</twSrc><twDest BELType="FF">debug_long_register_122</twDest><twTotPathDel>5.352</twTotPathDel><twClkSkew dest = "0.682" src = "0.743">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debug_sent_counter_2</twSrc><twDest BELType='FF'>debug_long_register_122</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>debug_sent_counter&lt;2&gt;</twComp><twBEL>debug_sent_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>118</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>debug_sent_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0081_inv12</twComp><twBEL>_n0081_inv1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>_n0081_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>debug_long_register&lt;123&gt;</twComp><twBEL>debug_long_register_122</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>4.348</twRouteDel><twTotDel>5.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point debug_long_register_123 (SLICE_X20Y24.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.855</twSlack><twSrc BELType="FF">Inst_Memory_tester/debug_15</twSrc><twDest BELType="FF">debug_long_register_123</twDest><twTotPathDel>7.821</twTotPathDel><twClkSkew dest = "0.594" src = "0.683">0.089</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Memory_tester/debug_15</twSrc><twDest BELType='FF'>debug_long_register_123</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X13Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_Memory_tester/debug&lt;15&gt;</twComp><twBEL>Inst_Memory_tester/debug_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>118</twFanCnt><twDelInfo twEdge="twRising">3.464</twDelInfo><twComp>Inst_Memory_tester/debug&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0081_inv12</twComp><twBEL>_n0081_inv1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>_n0081_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>debug_long_register&lt;123&gt;</twComp><twBEL>debug_long_register_123</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>6.866</twRouteDel><twTotDel>7.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.180</twSlack><twSrc BELType="FF">debug_sent_counter_1</twSrc><twDest BELType="FF">debug_long_register_123</twDest><twTotPathDel>5.524</twTotPathDel><twClkSkew dest = "0.682" src = "0.743">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debug_sent_counter_1</twSrc><twDest BELType='FF'>debug_long_register_123</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>debug_sent_counter&lt;2&gt;</twComp><twBEL>debug_sent_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>119</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>debug_sent_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0081_inv12</twComp><twBEL>_n0081_inv1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>_n0081_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>debug_long_register&lt;123&gt;</twComp><twBEL>debug_long_register_123</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>4.523</twRouteDel><twTotDel>5.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.355</twSlack><twSrc BELType="FF">debug_sent_counter_2</twSrc><twDest BELType="FF">debug_long_register_123</twDest><twTotPathDel>5.349</twTotPathDel><twClkSkew dest = "0.682" src = "0.743">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debug_sent_counter_2</twSrc><twDest BELType='FF'>debug_long_register_123</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>debug_sent_counter&lt;2&gt;</twComp><twBEL>debug_sent_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>118</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>debug_sent_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0081_inv12</twComp><twBEL>_n0081_inv1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>_n0081_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>debug_long_register&lt;123&gt;</twComp><twBEL>debug_long_register_123</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>4.348</twRouteDel><twTotDel>5.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SDRAM_Controller/iob_data_next_15 (SLICE_X8Y21.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.396</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/save_data_in_31</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_data_next_15</twDest><twTotPathDel>0.398</twTotPathDel><twClkSkew dest = "0.037" src = "0.035">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/save_data_in_31</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_data_next_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y21.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_SDRAM_Controller/save_data_in&lt;30&gt;</twComp><twBEL>Inst_SDRAM_Controller/save_data_in_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_SDRAM_Controller/save_data_in&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data_next&lt;15&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_data_next_15</twBEL></twPathDel><twLogDel>0.285</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reg0/reg_in_d_3_0 (SLICE_X19Y58.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">debug_long_register_112</twSrc><twDest BELType="FF">reg0/reg_in_d_3_0</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debug_long_register_112</twSrc><twDest BELType='FF'>reg0/reg_in_d_3_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X18Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>debug_long_register&lt;115&gt;</twComp><twBEL>debug_long_register_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>debug_long_register&lt;112&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>reg0/reg_in_d_3&lt;3&gt;</twComp><twBEL>reg0/reg_in_d_3_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reg0/reg_in_d_3_2 (SLICE_X19Y58.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">debug_long_register_114</twSrc><twDest BELType="FF">reg0/reg_in_d_3_2</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debug_long_register_114</twSrc><twDest BELType='FF'>reg0/reg_in_d_3_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X18Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>debug_long_register&lt;115&gt;</twComp><twBEL>debug_long_register_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>debug_long_register&lt;114&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>reg0/reg_in_d_3&lt;3&gt;</twComp><twBEL>reg0/reg_in_d_3_2</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="pll0/clkout1_buf/I0" logResource="pll0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="pll0/clk2x"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="Inst_SDRAM_Controller/iob_address&lt;10&gt;/CLK0" logResource="Inst_SDRAM_Controller/iob_address_10/CK0" locationPin="OLOGIC_X0Y18.CLK0" clockNet="clk_100Mhz"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="Inst_SDRAM_Controller/iob_address&lt;11&gt;/CLK0" logResource="Inst_SDRAM_Controller/iob_address_11/CK0" locationPin="OLOGIC_X3Y3.CLK0" clockNet="clk_100Mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="16.384" errors="0" errorRollup="0" items="0" itemsRollup="14384"/><twConstRollup name="TS_pll0_clk2x" fullName="TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.192" actualRollup="N/A" errors="0" errorRollup="0" items="14384" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="8"><twDest>OSC_FPGA</twDest><twClk2SU><twSrc>OSC_FPGA</twSrc><twRiseRise>8.192</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="72" twDestWidth="11"><twDest>SYS_SPI_SCK</twDest><twClk2SU><twSrc>SYS_SPI_SCK</twSrc><twRiseRise>7.619</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>15842</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4020</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>8.192</twMinPer><twFootnote number="1" /><twMaxFreq>122.070</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 23 13:49:23 2015 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 188 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
