Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jul 09 23:17:15 2015
| Host         : Adnan-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_Abacus_Top_timing_summary_routed.rpt -rpx Basys3_Abacus_Top_timing_summary_routed.rpx
| Design       : Basys3_Abacus_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: btnD (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B1_reg[0]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B1_reg[1]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B1_reg[2]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[3]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[4]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[5]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[6]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[7]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B2_reg[0]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B2_reg[1]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B2_reg[2]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[3]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[4]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[5]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[6]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[7]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_reg[0]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[10]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[11]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[12]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[13]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[14]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[15]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B_reg[1]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B_reg[2]/G (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_reg[3]/G (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B_reg[4]/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: B_reg[5]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[6]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[7]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[8]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[9]/G (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: u4/q_reg[26]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u5/q_reg[26]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u6/q_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.240        0.000                      0                  105        0.252        0.000                      0                  105        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.240        0.000                      0                  105        0.252        0.000                      0                  105        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 2.034ns (73.575%)  route 0.731ns (26.425%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u5/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.731     6.270    u5/q_reg_n_0_[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    u5/q_reg[0]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    u5/q_reg[4]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.172    u5/q_reg[8]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u5/q_reg[12]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u5/q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    u5/q_reg[16]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  u5/q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    u5/q_reg[20]_i_1__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.848 r  u5/q_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.848    u5/q_reg[24]_i_1__0_n_6
    SLICE_X36Y44         FDCE                                         r  u5/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u5/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  u5/q_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    u5/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 1.939ns (72.635%)  route 0.731ns (27.365%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u5/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.731     6.270    u5/q_reg_n_0_[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    u5/q_reg[0]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    u5/q_reg[4]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.172    u5/q_reg[8]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u5/q_reg[12]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u5/q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    u5/q_reg[16]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  u5/q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    u5/q_reg[20]_i_1__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.753 r  u5/q_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.753    u5/q_reg[24]_i_1__0_n_5
    SLICE_X36Y44         FDCE                                         r  u5/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u5/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  u5/q_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    u5/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.923ns (72.470%)  route 0.731ns (27.530%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u5/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.731     6.270    u5/q_reg_n_0_[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    u5/q_reg[0]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    u5/q_reg[4]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.172    u5/q_reg[8]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u5/q_reg[12]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u5/q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    u5/q_reg[16]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  u5/q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    u5/q_reg[20]_i_1__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.737 r  u5/q_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.737    u5/q_reg[24]_i_1__0_n_7
    SLICE_X36Y44         FDCE                                         r  u5/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u5/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  u5/q_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    u5/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 1.920ns (72.439%)  route 0.731ns (27.561%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u5/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.731     6.270    u5/q_reg_n_0_[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    u5/q_reg[0]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    u5/q_reg[4]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.172    u5/q_reg[8]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u5/q_reg[12]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u5/q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    u5/q_reg[16]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.734 r  u5/q_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.734    u5/q_reg[20]_i_1__0_n_6
    SLICE_X36Y43         FDCE                                         r  u5/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u5/clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  u5/q_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.062    15.088    u5/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.899ns (72.219%)  route 0.731ns (27.781%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u5/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.731     6.270    u5/q_reg_n_0_[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    u5/q_reg[0]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    u5/q_reg[4]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.172    u5/q_reg[8]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u5/q_reg[12]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u5/q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    u5/q_reg[16]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.713 r  u5/q_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.713    u5/q_reg[20]_i_1__0_n_4
    SLICE_X36Y43         FDCE                                         r  u5/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u5/clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  u5/q_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.062    15.088    u5/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.825ns (71.414%)  route 0.731ns (28.586%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u5/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.731     6.270    u5/q_reg_n_0_[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    u5/q_reg[0]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    u5/q_reg[4]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.172    u5/q_reg[8]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u5/q_reg[12]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u5/q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    u5/q_reg[16]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.639 r  u5/q_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.639    u5/q_reg[20]_i_1__0_n_5
    SLICE_X36Y43         FDCE                                         r  u5/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u5/clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  u5/q_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.062    15.088    u5/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.809ns (71.234%)  route 0.731ns (28.766%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u5/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.731     6.270    u5/q_reg_n_0_[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    u5/q_reg[0]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    u5/q_reg[4]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.172    u5/q_reg[8]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u5/q_reg[12]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u5/q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    u5/q_reg[16]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.623 r  u5/q_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.623    u5/q_reg[20]_i_1__0_n_7
    SLICE_X36Y43         FDCE                                         r  u5/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u5/clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  u5/q_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.062    15.088    u5/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.806ns (71.200%)  route 0.731ns (28.800%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u5/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.731     6.270    u5/q_reg_n_0_[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    u5/q_reg[0]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    u5/q_reg[4]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.172    u5/q_reg[8]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u5/q_reg[12]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  u5/q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.620    u5/q_reg[16]_i_1__0_n_6
    SLICE_X36Y42         FDCE                                         r  u5/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.444    14.785    u5/clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  u5/q_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.062    15.087    u5/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.785ns (70.960%)  route 0.731ns (29.040%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u5/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.731     6.270    u5/q_reg_n_0_[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    u5/q_reg[0]_i_1__0_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    u5/q_reg[4]_i_1__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.172    u5/q_reg[8]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u5/q_reg[12]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  u5/q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.599    u5/q_reg[16]_i_1__0_n_4
    SLICE_X36Y42         FDCE                                         r  u5/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.444    14.785    u5/clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  u5/q_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.062    15.087    u5/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 u4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.562     5.083    u4/clk_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  u4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  u4/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    u4/q_reg_n_0_[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    u4/q_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    u4/q_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    u4/q_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  u4/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    u4/q_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  u4/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    u4/q_reg[16]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  u4/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    u4/q_reg[20]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.598 r  u4/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.598    u4/q_reg[24]_i_1_n_6
    SLICE_X35Y45         FDCE                                         r  u4/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.444    14.785    u4/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  u4/q_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.062    15.087    u4/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u7/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     1.435    u7/clk_IBUF_BUFG
    SLICE_X35Y27         FDCE                                         r  u7/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  u7/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.684    u7/clkdiv_reg_n_0_[11]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  u7/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    u7/clkdiv_reg[8]_i_1_n_4
    SLICE_X35Y27         FDCE                                         r  u7/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818     1.945    u7/clk_IBUF_BUFG
    SLICE_X35Y27         FDCE                                         r  u7/clkdiv_reg[11]/C
                         clock pessimism             -0.510     1.435    
    SLICE_X35Y27         FDCE (Hold_fdce_C_D)         0.105     1.540    u7/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     1.432    u7/clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  u7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  u7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.681    u7/clkdiv_reg_n_0_[3]
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  u7/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    u7/clkdiv_reg[0]_i_1_n_4
    SLICE_X35Y25         FDCE                                         r  u7/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815     1.942    u7/clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  u7/clkdiv_reg[3]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X35Y25         FDCE (Hold_fdce_C_D)         0.105     1.537    u7/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u6/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     1.443    u6/clk_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  u6/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  u6/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.692    u6/q_reg_n_0_[3]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  u6/q_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.800    u6/q_reg[0]_i_1__1_n_4
    SLICE_X37Y37         FDCE                                         r  u6/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828     1.955    u6/clk_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  u6/q_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.105     1.548    u6/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     1.444    u4/clk_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  u4/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u4/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.693    u4/q_reg_n_0_[11]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  u4/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    u4/q_reg[8]_i_1_n_4
    SLICE_X35Y41         FDCE                                         r  u4/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     1.957    u4/clk_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  u4/q_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDCE (Hold_fdce_C_D)         0.105     1.549    u4/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     1.444    u4/clk_IBUF_BUFG
    SLICE_X35Y42         FDCE                                         r  u4/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u4/q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.693    u4/q_reg_n_0_[15]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  u4/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    u4/q_reg[12]_i_1_n_4
    SLICE_X35Y42         FDCE                                         r  u4/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     1.957    u4/clk_IBUF_BUFG
    SLICE_X35Y42         FDCE                                         r  u4/q_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.105     1.549    u4/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u4/clk_IBUF_BUFG
    SLICE_X35Y43         FDCE                                         r  u4/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u4/q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.694    u4/q_reg_n_0_[19]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  u4/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    u4/q_reg[16]_i_1_n_4
    SLICE_X35Y43         FDCE                                         r  u4/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     1.958    u4/clk_IBUF_BUFG
    SLICE_X35Y43         FDCE                                         r  u4/q_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.105     1.550    u4/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u4/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  u4/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u4/q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.694    u4/q_reg_n_0_[23]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  u4/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    u4/q_reg[20]_i_1_n_4
    SLICE_X35Y44         FDCE                                         r  u4/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     1.958    u4/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  u4/q_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.105     1.550    u4/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     1.443    u4/clk_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  u4/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  u4/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.692    u4/q_reg_n_0_[3]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  u4/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    u4/q_reg[0]_i_1_n_4
    SLICE_X35Y39         FDCE                                         r  u4/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829     1.956    u4/clk_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  u4/q_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     1.548    u4/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     1.444    u4/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  u4/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u4/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.693    u4/q_reg_n_0_[7]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  u4/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    u4/q_reg[4]_i_1_n_4
    SLICE_X35Y40         FDCE                                         r  u4/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     1.957    u4/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  u4/q_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.105     1.549    u4/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u6/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     1.444    u6/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  u6/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u6/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.693    u6/q_reg_n_0_[11]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  u6/q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.801    u6/q_reg[8]_i_1__1_n_4
    SLICE_X37Y39         FDCE                                         r  u6/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     1.957    u6/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  u6/q_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.105     1.549    u6/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   u10/pp1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   u10/pp1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   u10/pp1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   u10/pp1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   u10/pp1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   u10/pp1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   u10/pp1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   u10/pp1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y30   u11/pp2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y26   u13/rem_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   u4/q_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   u4/q_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   u4/q_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   u4/q_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   u4/q_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   u4/q_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   u4/q_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   u4/q_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   u4/q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y26   u13/rem_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y27   u7/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y27   u7/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y27   u7/clkdiv_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y27   u7/clkdiv_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   u12/pp3_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   u12/pp3_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   u12/pp3_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   u12/pp3_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   u12/pp3_reg[4]/C



