// Seed: 2494077610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_2,
      id_2
  );
  inout wire id_2;
  inout wire id_1;
endmodule
module module_2 (
    output tri0  id_0,
    output uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
