<module name="IODELAYCONFIG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CONFIG_REG_0" acronym="CONFIG_REG_0" offset="0xC" width="32" description="Calibration Control Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ROM_READ" width="1" begin="1" end="1" resetval="0x0" description="Triggers complete ROM read when '1' is written. Cleared when ROM read is complete." range="" rwaccess="RW"/>
    <bitfield id="CALIBRATION_START" width="1" begin="0" end="0" resetval="0x0" description="Triggers hardware calibration when '1' is written. Cleared when hardware completes calibration." range="" rwaccess="RW"/>
  </register>
  <register id="CONFIG_REG_2" acronym="CONFIG_REG_2" offset="0x14" width="32" description="Reference Clock Period Register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REFCLK_PERIOD" width="16" begin="15" end="0" resetval="0x21D2" description="15:0 stores the binary equivalent of reference clock period in units of 10ps. This value (along with calibration results) is used for computing the coarse/fine element delay Example: 0xF0 means 2400ps." range="" rwaccess="RW"/>
  </register>
  <register id="CONFIG_REG_3" acronym="CONFIG_REG_3" offset="0x18" width="32" description="coarse calibration results register">
    <bitfield id="COARSE_DELAY_COUNT" width="16" begin="31" end="16" resetval="0x0" description="Results of 16 bit counter clocked by 'delay line oscillator' clock during calibration." range="" rwaccess="RW"/>
    <bitfield id="COARSE_REF_COUNT" width="16" begin="15" end="0" resetval="0x0" description="Results of 16 bit counter clocked by 'reference' clock during coarse calibration." range="" rwaccess="RW"/>
  </register>
  <register id="CONFIG_REG_4" acronym="CONFIG_REG_4" offset="0x1C" width="32" description="fine calibration results register">
    <bitfield id="FINE_DELAY_COUNT" width="16" begin="31" end="16" resetval="0x0" description="Results of 16 bit counter clocked by 'delay line oscillator' clock during fine calibration." range="" rwaccess="RW"/>
    <bitfield id="FINE_REF_COUNT" width="16" begin="15" end="0" resetval="0x0" description="Results of 16 bit counter clocked by 'reference' clock during fine calibration." range="" rwaccess="RW"/>
  </register>
  <register id="CONFIG_REG_8" acronym="CONFIG_REG_8" offset="0x2C" width="32" description="Global Lock Register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GLOBAL_LOCK_BIT" width="1" begin="0" end="0" resetval="0x1" description="Global Lock Bit Register. A '1' in this bit protects the writes to MMRs that store delay line select values. A '0' in this bit indicates that MMRs that store delay line select values are writeable. To write a '0' to this bit, signature of 0x5555 must be used on the MSB bits 16:1 of mdata." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RMII_MHZ_50_CLK_IN" acronym="CFG_RMII_MHZ_50_CLK_IN" offset="0x30" width="32" description="Delay Select Value in binary coded form for cfg_RMII_MHZ_50_CLK_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RMII_MHZ_50_CLK_OEN" acronym="CFG_RMII_MHZ_50_CLK_OEN" offset="0x34" width="32" description="Delay Select Value in binary coded form for cfg_RMII_MHZ_50_CLK_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RMII_MHZ_50_CLK_OUT" acronym="CFG_RMII_MHZ_50_CLK_OUT" offset="0x38" width="32" description="Delay Select Value in binary coded form for cfg_RMII_MHZ_50_CLK_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP0_IN" acronym="CFG_WAKEUP0_IN" offset="0x3C" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP0_OEN" acronym="CFG_WAKEUP0_OEN" offset="0x40" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP0_OUT" acronym="CFG_WAKEUP0_OUT" offset="0x44" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP1_IN" acronym="CFG_WAKEUP1_IN" offset="0x48" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP1_OEN" acronym="CFG_WAKEUP1_OEN" offset="0x4C" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP1_OUT" acronym="CFG_WAKEUP1_OUT" offset="0x50" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP2_IN" acronym="CFG_WAKEUP2_IN" offset="0x54" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP2_OEN" acronym="CFG_WAKEUP2_OEN" offset="0x58" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP2_OUT" acronym="CFG_WAKEUP2_OUT" offset="0x5C" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP3_IN" acronym="CFG_WAKEUP3_IN" offset="0x60" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP3_OEN" acronym="CFG_WAKEUP3_OEN" offset="0x64" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_WAKEUP3_OUT" acronym="CFG_WAKEUP3_OUT" offset="0x68" width="32" description="Delay Select Value in binary coded form for cfg_Wakeup3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN1_RX_IN" acronym="CFG_DCAN1_RX_IN" offset="0x6C" width="32" description="Delay Select Value in binary coded form for cfg_dcan1_rx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN1_RX_OEN" acronym="CFG_DCAN1_RX_OEN" offset="0x70" width="32" description="Delay Select Value in binary coded form for cfg_dcan1_rx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN1_RX_OUT" acronym="CFG_DCAN1_RX_OUT" offset="0x74" width="32" description="Delay Select Value in binary coded form for cfg_dcan1_rx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN1_TX_IN" acronym="CFG_DCAN1_TX_IN" offset="0x78" width="32" description="Delay Select Value in binary coded form for cfg_dcan1_tx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN1_TX_OEN" acronym="CFG_DCAN1_TX_OEN" offset="0x7C" width="32" description="Delay Select Value in binary coded form for cfg_dcan1_tx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN1_TX_OUT" acronym="CFG_DCAN1_TX_OUT" offset="0x80" width="32" description="Delay Select Value in binary coded form for cfg_dcan1_tx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN2_RX_IN" acronym="CFG_DCAN2_RX_IN" offset="0x84" width="32" description="Delay Select Value in binary coded form for cfg_dcan2_rx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN2_RX_OEN" acronym="CFG_DCAN2_RX_OEN" offset="0x88" width="32" description="Delay Select Value in binary coded form for cfg_dcan2_rx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN2_RX_OUT" acronym="CFG_DCAN2_RX_OUT" offset="0x8C" width="32" description="Delay Select Value in binary coded form for cfg_dcan2_rx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN2_TX_IN" acronym="CFG_DCAN2_TX_IN" offset="0x90" width="32" description="Delay Select Value in binary coded form for cfg_dcan2_tx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN2_TX_OEN" acronym="CFG_DCAN2_TX_OEN" offset="0x94" width="32" description="Delay Select Value in binary coded form for cfg_dcan2_tx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_DCAN2_TX_OUT" acronym="CFG_DCAN2_TX_OUT" offset="0x98" width="32" description="Delay Select Value in binary coded form for cfg_dcan2_tx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU0_IN" acronym="CFG_EMU0_IN" offset="0x9C" width="32" description="Delay Select Value in binary coded form for cfg_emu0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU0_OEN" acronym="CFG_EMU0_OEN" offset="0xA0" width="32" description="Delay Select Value in binary coded form for cfg_emu0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU0_OUT" acronym="CFG_EMU0_OUT" offset="0xA4" width="32" description="Delay Select Value in binary coded form for cfg_emu0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU1_IN" acronym="CFG_EMU1_IN" offset="0xA8" width="32" description="Delay Select Value in binary coded form for cfg_emu1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU1_OEN" acronym="CFG_EMU1_OEN" offset="0xAC" width="32" description="Delay Select Value in binary coded form for cfg_emu1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU1_OUT" acronym="CFG_EMU1_OUT" offset="0xB0" width="32" description="Delay Select Value in binary coded form for cfg_emu1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU2_IN" acronym="CFG_EMU2_IN" offset="0xB4" width="32" description="Delay Select Value in binary coded form for cfg_emu2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU2_OEN" acronym="CFG_EMU2_OEN" offset="0xB8" width="32" description="Delay Select Value in binary coded form for cfg_emu2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU2_OUT" acronym="CFG_EMU2_OUT" offset="0xBC" width="32" description="Delay Select Value in binary coded form for cfg_emu2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU3_IN" acronym="CFG_EMU3_IN" offset="0xC0" width="32" description="Delay Select Value in binary coded form for cfg_emu3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU3_OEN" acronym="CFG_EMU3_OEN" offset="0xC4" width="32" description="Delay Select Value in binary coded form for cfg_emu3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU3_OUT" acronym="CFG_EMU3_OUT" offset="0xC8" width="32" description="Delay Select Value in binary coded form for cfg_emu3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU4_IN" acronym="CFG_EMU4_IN" offset="0xCC" width="32" description="Delay Select Value in binary coded form for cfg_emu4_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU4_OEN" acronym="CFG_EMU4_OEN" offset="0xD0" width="32" description="Delay Select Value in binary coded form for cfg_emu4_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_EMU4_OUT" acronym="CFG_EMU4_OUT" offset="0xD4" width="32" description="Delay Select Value in binary coded form for cfg_emu4_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_10_IN" acronym="CFG_GPIO6_10_IN" offset="0xD8" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_10_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_10_OEN" acronym="CFG_GPIO6_10_OEN" offset="0xDC" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_10_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_10_OUT" acronym="CFG_GPIO6_10_OUT" offset="0xE0" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_10_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_11_IN" acronym="CFG_GPIO6_11_IN" offset="0xE4" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_11_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_11_OEN" acronym="CFG_GPIO6_11_OEN" offset="0xE8" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_11_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_11_OUT" acronym="CFG_GPIO6_11_OUT" offset="0xEC" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_11_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_14_IN" acronym="CFG_GPIO6_14_IN" offset="0xF0" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_14_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_14_OEN" acronym="CFG_GPIO6_14_OEN" offset="0xF4" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_14_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_14_OUT" acronym="CFG_GPIO6_14_OUT" offset="0xF8" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_14_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_15_IN" acronym="CFG_GPIO6_15_IN" offset="0xFC" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_15_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_15_OEN" acronym="CFG_GPIO6_15_OEN" offset="0x100" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_15_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_15_OUT" acronym="CFG_GPIO6_15_OUT" offset="0x104" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_15_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_16_IN" acronym="CFG_GPIO6_16_IN" offset="0x108" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_16_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_16_OEN" acronym="CFG_GPIO6_16_OEN" offset="0x10C" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_16_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPIO6_16_OUT" acronym="CFG_GPIO6_16_OUT" offset="0x110" width="32" description="Delay Select Value in binary coded form for cfg_gpio6_16_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A0_IN" acronym="CFG_GPMC_A0_IN" offset="0x114" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A0_OEN" acronym="CFG_GPMC_A0_OEN" offset="0x118" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A0_OUT" acronym="CFG_GPMC_A0_OUT" offset="0x11C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A10_IN" acronym="CFG_GPMC_A10_IN" offset="0x120" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a10_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A10_OEN" acronym="CFG_GPMC_A10_OEN" offset="0x124" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a10_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A10_OUT" acronym="CFG_GPMC_A10_OUT" offset="0x128" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a10_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A11_IN" acronym="CFG_GPMC_A11_IN" offset="0x12C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a11_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A11_OEN" acronym="CFG_GPMC_A11_OEN" offset="0x130" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a11_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A11_OUT" acronym="CFG_GPMC_A11_OUT" offset="0x134" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a11_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A12_IN" acronym="CFG_GPMC_A12_IN" offset="0x138" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a12_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A12_OEN" acronym="CFG_GPMC_A12_OEN" offset="0x13C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a12_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A12_OUT" acronym="CFG_GPMC_A12_OUT" offset="0x140" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a12_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A13_IN" acronym="CFG_GPMC_A13_IN" offset="0x144" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a13_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A13_OEN" acronym="CFG_GPMC_A13_OEN" offset="0x148" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a13_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A13_OUT" acronym="CFG_GPMC_A13_OUT" offset="0x14C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a13_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A14_IN" acronym="CFG_GPMC_A14_IN" offset="0x150" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a14_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A14_OEN" acronym="CFG_GPMC_A14_OEN" offset="0x154" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a14_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A14_OUT" acronym="CFG_GPMC_A14_OUT" offset="0x158" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a14_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A15_IN" acronym="CFG_GPMC_A15_IN" offset="0x15C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a15_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A15_OEN" acronym="CFG_GPMC_A15_OEN" offset="0x160" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a15_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A15_OUT" acronym="CFG_GPMC_A15_OUT" offset="0x164" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a15_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A16_IN" acronym="CFG_GPMC_A16_IN" offset="0x168" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a16_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A16_OEN" acronym="CFG_GPMC_A16_OEN" offset="0x16C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a16_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A16_OUT" acronym="CFG_GPMC_A16_OUT" offset="0x170" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a16_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A17_IN" acronym="CFG_GPMC_A17_IN" offset="0x174" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a17_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A17_OEN" acronym="CFG_GPMC_A17_OEN" offset="0x178" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a17_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A17_OUT" acronym="CFG_GPMC_A17_OUT" offset="0x17C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a17_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A18_IN" acronym="CFG_GPMC_A18_IN" offset="0x180" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a18_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A18_OEN" acronym="CFG_GPMC_A18_OEN" offset="0x184" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a18_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A18_OUT" acronym="CFG_GPMC_A18_OUT" offset="0x188" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a18_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A19_IN" acronym="CFG_GPMC_A19_IN" offset="0x18C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a19_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A19_OEN" acronym="CFG_GPMC_A19_OEN" offset="0x190" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a19_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A19_OUT" acronym="CFG_GPMC_A19_OUT" offset="0x194" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a19_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A1_IN" acronym="CFG_GPMC_A1_IN" offset="0x198" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A1_OEN" acronym="CFG_GPMC_A1_OEN" offset="0x19C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A1_OUT" acronym="CFG_GPMC_A1_OUT" offset="0x1A0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A20_IN" acronym="CFG_GPMC_A20_IN" offset="0x1A4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a20_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A20_OEN" acronym="CFG_GPMC_A20_OEN" offset="0x1A8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a20_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A20_OUT" acronym="CFG_GPMC_A20_OUT" offset="0x1AC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a20_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A21_IN" acronym="CFG_GPMC_A21_IN" offset="0x1B0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a21_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A21_OEN" acronym="CFG_GPMC_A21_OEN" offset="0x1B4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a21_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A21_OUT" acronym="CFG_GPMC_A21_OUT" offset="0x1B8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a21_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A22_IN" acronym="CFG_GPMC_A22_IN" offset="0x1BC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a22_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A22_OEN" acronym="CFG_GPMC_A22_OEN" offset="0x1C0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a22_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A22_OUT" acronym="CFG_GPMC_A22_OUT" offset="0x1C4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a22_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A23_IN" acronym="CFG_GPMC_A23_IN" offset="0x1C8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a23_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A23_OEN" acronym="CFG_GPMC_A23_OEN" offset="0x1CC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a23_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A23_OUT" acronym="CFG_GPMC_A23_OUT" offset="0x1D0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a23_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A24_IN" acronym="CFG_GPMC_A24_IN" offset="0x1D4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a24_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A24_OEN" acronym="CFG_GPMC_A24_OEN" offset="0x1D8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a24_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A24_OUT" acronym="CFG_GPMC_A24_OUT" offset="0x1DC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a24_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A25_IN" acronym="CFG_GPMC_A25_IN" offset="0x1E0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a25_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A25_OEN" acronym="CFG_GPMC_A25_OEN" offset="0x1E4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a25_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A25_OUT" acronym="CFG_GPMC_A25_OUT" offset="0x1E8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a25_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A26_IN" acronym="CFG_GPMC_A26_IN" offset="0x1EC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a26_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A26_OEN" acronym="CFG_GPMC_A26_OEN" offset="0x1F0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a26_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A26_OUT" acronym="CFG_GPMC_A26_OUT" offset="0x1F4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a26_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A27_IN" acronym="CFG_GPMC_A27_IN" offset="0x1F8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a27_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A27_OEN" acronym="CFG_GPMC_A27_OEN" offset="0x1FC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a27_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A27_OUT" acronym="CFG_GPMC_A27_OUT" offset="0x200" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a27_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A2_IN" acronym="CFG_GPMC_A2_IN" offset="0x204" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A2_OEN" acronym="CFG_GPMC_A2_OEN" offset="0x208" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A2_OUT" acronym="CFG_GPMC_A2_OUT" offset="0x20C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A3_IN" acronym="CFG_GPMC_A3_IN" offset="0x210" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A3_OEN" acronym="CFG_GPMC_A3_OEN" offset="0x214" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A3_OUT" acronym="CFG_GPMC_A3_OUT" offset="0x218" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A4_IN" acronym="CFG_GPMC_A4_IN" offset="0x21C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a4_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A4_OEN" acronym="CFG_GPMC_A4_OEN" offset="0x220" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a4_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A4_OUT" acronym="CFG_GPMC_A4_OUT" offset="0x224" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a4_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A5_IN" acronym="CFG_GPMC_A5_IN" offset="0x228" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a5_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A5_OEN" acronym="CFG_GPMC_A5_OEN" offset="0x22C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a5_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A5_OUT" acronym="CFG_GPMC_A5_OUT" offset="0x230" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a5_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A6_IN" acronym="CFG_GPMC_A6_IN" offset="0x234" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a6_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A6_OEN" acronym="CFG_GPMC_A6_OEN" offset="0x238" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a6_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A6_OUT" acronym="CFG_GPMC_A6_OUT" offset="0x23C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a6_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A7_IN" acronym="CFG_GPMC_A7_IN" offset="0x240" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a7_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A7_OEN" acronym="CFG_GPMC_A7_OEN" offset="0x244" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a7_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A7_OUT" acronym="CFG_GPMC_A7_OUT" offset="0x248" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a7_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A8_IN" acronym="CFG_GPMC_A8_IN" offset="0x24C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a8_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A8_OEN" acronym="CFG_GPMC_A8_OEN" offset="0x250" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a8_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A8_OUT" acronym="CFG_GPMC_A8_OUT" offset="0x254" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a8_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A9_IN" acronym="CFG_GPMC_A9_IN" offset="0x258" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a9_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A9_OEN" acronym="CFG_GPMC_A9_OEN" offset="0x25C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a9_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_A9_OUT" acronym="CFG_GPMC_A9_OUT" offset="0x260" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_a9_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD0_IN" acronym="CFG_GPMC_AD0_IN" offset="0x264" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD0_OEN" acronym="CFG_GPMC_AD0_OEN" offset="0x268" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD0_OUT" acronym="CFG_GPMC_AD0_OUT" offset="0x26C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD10_IN" acronym="CFG_GPMC_AD10_IN" offset="0x270" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad10_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD10_OEN" acronym="CFG_GPMC_AD10_OEN" offset="0x274" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad10_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD10_OUT" acronym="CFG_GPMC_AD10_OUT" offset="0x278" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad10_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD11_IN" acronym="CFG_GPMC_AD11_IN" offset="0x27C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad11_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD11_OEN" acronym="CFG_GPMC_AD11_OEN" offset="0x280" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad11_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD11_OUT" acronym="CFG_GPMC_AD11_OUT" offset="0x284" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad11_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD12_IN" acronym="CFG_GPMC_AD12_IN" offset="0x288" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad12_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD12_OEN" acronym="CFG_GPMC_AD12_OEN" offset="0x28C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad12_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD12_OUT" acronym="CFG_GPMC_AD12_OUT" offset="0x290" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad12_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD13_IN" acronym="CFG_GPMC_AD13_IN" offset="0x294" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad13_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD13_OEN" acronym="CFG_GPMC_AD13_OEN" offset="0x298" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad13_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD13_OUT" acronym="CFG_GPMC_AD13_OUT" offset="0x29C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad13_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD14_IN" acronym="CFG_GPMC_AD14_IN" offset="0x2A0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad14_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD14_OEN" acronym="CFG_GPMC_AD14_OEN" offset="0x2A4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad14_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD14_OUT" acronym="CFG_GPMC_AD14_OUT" offset="0x2A8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad14_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD15_IN" acronym="CFG_GPMC_AD15_IN" offset="0x2AC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad15_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD15_OEN" acronym="CFG_GPMC_AD15_OEN" offset="0x2B0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad15_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD15_OUT" acronym="CFG_GPMC_AD15_OUT" offset="0x2B4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad15_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD1_IN" acronym="CFG_GPMC_AD1_IN" offset="0x2B8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD1_OEN" acronym="CFG_GPMC_AD1_OEN" offset="0x2BC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD1_OUT" acronym="CFG_GPMC_AD1_OUT" offset="0x2C0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD2_IN" acronym="CFG_GPMC_AD2_IN" offset="0x2C4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD2_OEN" acronym="CFG_GPMC_AD2_OEN" offset="0x2C8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD2_OUT" acronym="CFG_GPMC_AD2_OUT" offset="0x2CC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD3_IN" acronym="CFG_GPMC_AD3_IN" offset="0x2D0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD3_OEN" acronym="CFG_GPMC_AD3_OEN" offset="0x2D4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD3_OUT" acronym="CFG_GPMC_AD3_OUT" offset="0x2D8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD4_IN" acronym="CFG_GPMC_AD4_IN" offset="0x2DC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad4_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD4_OEN" acronym="CFG_GPMC_AD4_OEN" offset="0x2E0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad4_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD4_OUT" acronym="CFG_GPMC_AD4_OUT" offset="0x2E4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad4_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD5_IN" acronym="CFG_GPMC_AD5_IN" offset="0x2E8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad5_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD5_OEN" acronym="CFG_GPMC_AD5_OEN" offset="0x2EC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad5_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD5_OUT" acronym="CFG_GPMC_AD5_OUT" offset="0x2F0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad5_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD6_IN" acronym="CFG_GPMC_AD6_IN" offset="0x2F4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad6_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD6_OEN" acronym="CFG_GPMC_AD6_OEN" offset="0x2F8" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad6_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD6_OUT" acronym="CFG_GPMC_AD6_OUT" offset="0x2FC" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad6_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD7_IN" acronym="CFG_GPMC_AD7_IN" offset="0x300" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad7_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD7_OEN" acronym="CFG_GPMC_AD7_OEN" offset="0x304" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad7_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD7_OUT" acronym="CFG_GPMC_AD7_OUT" offset="0x308" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad7_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD8_IN" acronym="CFG_GPMC_AD8_IN" offset="0x30C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad8_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD8_OEN" acronym="CFG_GPMC_AD8_OEN" offset="0x310" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad8_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD8_OUT" acronym="CFG_GPMC_AD8_OUT" offset="0x314" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad8_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD9_IN" acronym="CFG_GPMC_AD9_IN" offset="0x318" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad9_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD9_OEN" acronym="CFG_GPMC_AD9_OEN" offset="0x31C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad9_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_AD9_OUT" acronym="CFG_GPMC_AD9_OUT" offset="0x320" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ad9_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_ADVN_ALE_IN" acronym="CFG_GPMC_ADVN_ALE_IN" offset="0x324" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_advn_ale_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_ADVN_ALE_OEN" acronym="CFG_GPMC_ADVN_ALE_OEN" offset="0x328" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_advn_ale_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_ADVN_ALE_OUT" acronym="CFG_GPMC_ADVN_ALE_OUT" offset="0x32C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_advn_ale_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_BEN0_IN" acronym="CFG_GPMC_BEN0_IN" offset="0x330" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ben0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_BEN0_OEN" acronym="CFG_GPMC_BEN0_OEN" offset="0x334" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ben0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_BEN0_OUT" acronym="CFG_GPMC_BEN0_OUT" offset="0x338" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ben0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_BEN1_IN" acronym="CFG_GPMC_BEN1_IN" offset="0x33C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ben1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_BEN1_OEN" acronym="CFG_GPMC_BEN1_OEN" offset="0x340" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ben1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_BEN1_OUT" acronym="CFG_GPMC_BEN1_OUT" offset="0x344" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_ben1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CLK_IN" acronym="CFG_GPMC_CLK_IN" offset="0x348" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_clk_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CLK_OEN" acronym="CFG_GPMC_CLK_OEN" offset="0x34C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_clk_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CLK_OUT" acronym="CFG_GPMC_CLK_OUT" offset="0x350" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_clk_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS0_IN" acronym="CFG_GPMC_CS0_IN" offset="0x354" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS0_OEN" acronym="CFG_GPMC_CS0_OEN" offset="0x358" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS0_OUT" acronym="CFG_GPMC_CS0_OUT" offset="0x35C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS1_IN" acronym="CFG_GPMC_CS1_IN" offset="0x360" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS1_OEN" acronym="CFG_GPMC_CS1_OEN" offset="0x364" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS1_OUT" acronym="CFG_GPMC_CS1_OUT" offset="0x368" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS2_IN" acronym="CFG_GPMC_CS2_IN" offset="0x36C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS2_OEN" acronym="CFG_GPMC_CS2_OEN" offset="0x370" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS2_OUT" acronym="CFG_GPMC_CS2_OUT" offset="0x374" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS3_IN" acronym="CFG_GPMC_CS3_IN" offset="0x378" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS3_OEN" acronym="CFG_GPMC_CS3_OEN" offset="0x37C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_CS3_OUT" acronym="CFG_GPMC_CS3_OUT" offset="0x380" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_cs3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_OEN_REN_IN" acronym="CFG_GPMC_OEN_REN_IN" offset="0x384" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_oen_ren_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_OEN_REN_OEN" acronym="CFG_GPMC_OEN_REN_OEN" offset="0x388" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_oen_ren_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_OEN_REN_OUT" acronym="CFG_GPMC_OEN_REN_OUT" offset="0x38C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_oen_ren_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_WAIT0_IN" acronym="CFG_GPMC_WAIT0_IN" offset="0x390" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_wait0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_WAIT0_OEN" acronym="CFG_GPMC_WAIT0_OEN" offset="0x394" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_wait0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_WAIT0_OUT" acronym="CFG_GPMC_WAIT0_OUT" offset="0x398" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_wait0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_WEN_IN" acronym="CFG_GPMC_WEN_IN" offset="0x39C" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_wen_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_WEN_OEN" acronym="CFG_GPMC_WEN_OEN" offset="0x3A0" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_wen_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_GPMC_WEN_OUT" acronym="CFG_GPMC_WEN_OUT" offset="0x3A4" width="32" description="Delay Select Value in binary coded form for cfg_gpmc_wen_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_ACLKR_IN" acronym="CFG_MCASP1_ACLKR_IN" offset="0x3A8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_aclkr_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_ACLKR_OEN" acronym="CFG_MCASP1_ACLKR_OEN" offset="0x3AC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_aclkr_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_ACLKR_OUT" acronym="CFG_MCASP1_ACLKR_OUT" offset="0x3B0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_aclkr_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_ACLKX_IN" acronym="CFG_MCASP1_ACLKX_IN" offset="0x3B4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_aclkx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_ACLKX_OEN" acronym="CFG_MCASP1_ACLKX_OEN" offset="0x3B8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_aclkx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_ACLKX_OUT" acronym="CFG_MCASP1_ACLKX_OUT" offset="0x3BC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_aclkx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR0_IN" acronym="CFG_MCASP1_AXR0_IN" offset="0x3C0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR0_OEN" acronym="CFG_MCASP1_AXR0_OEN" offset="0x3C4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR0_OUT" acronym="CFG_MCASP1_AXR0_OUT" offset="0x3C8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR10_IN" acronym="CFG_MCASP1_AXR10_IN" offset="0x3CC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr10_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR10_OEN" acronym="CFG_MCASP1_AXR10_OEN" offset="0x3D0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr10_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR10_OUT" acronym="CFG_MCASP1_AXR10_OUT" offset="0x3D4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr10_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR11_IN" acronym="CFG_MCASP1_AXR11_IN" offset="0x3D8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr11_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR11_OEN" acronym="CFG_MCASP1_AXR11_OEN" offset="0x3DC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr11_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR11_OUT" acronym="CFG_MCASP1_AXR11_OUT" offset="0x3E0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr11_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR12_IN" acronym="CFG_MCASP1_AXR12_IN" offset="0x3E4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr12_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR12_OEN" acronym="CFG_MCASP1_AXR12_OEN" offset="0x3E8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr12_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR12_OUT" acronym="CFG_MCASP1_AXR12_OUT" offset="0x3EC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr12_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR13_IN" acronym="CFG_MCASP1_AXR13_IN" offset="0x3F0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr13_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR13_OEN" acronym="CFG_MCASP1_AXR13_OEN" offset="0x3F4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr13_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR13_OUT" acronym="CFG_MCASP1_AXR13_OUT" offset="0x3F8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr13_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR14_IN" acronym="CFG_MCASP1_AXR14_IN" offset="0x3FC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr14_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR14_OEN" acronym="CFG_MCASP1_AXR14_OEN" offset="0x400" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr14_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR14_OUT" acronym="CFG_MCASP1_AXR14_OUT" offset="0x404" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr14_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR15_IN" acronym="CFG_MCASP1_AXR15_IN" offset="0x408" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr15_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR15_OEN" acronym="CFG_MCASP1_AXR15_OEN" offset="0x40C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr15_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR15_OUT" acronym="CFG_MCASP1_AXR15_OUT" offset="0x410" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr15_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR1_IN" acronym="CFG_MCASP1_AXR1_IN" offset="0x414" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR1_OEN" acronym="CFG_MCASP1_AXR1_OEN" offset="0x418" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR1_OUT" acronym="CFG_MCASP1_AXR1_OUT" offset="0x41C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR2_IN" acronym="CFG_MCASP1_AXR2_IN" offset="0x420" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR2_OEN" acronym="CFG_MCASP1_AXR2_OEN" offset="0x424" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR2_OUT" acronym="CFG_MCASP1_AXR2_OUT" offset="0x428" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR3_IN" acronym="CFG_MCASP1_AXR3_IN" offset="0x42C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR3_OEN" acronym="CFG_MCASP1_AXR3_OEN" offset="0x430" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR3_OUT" acronym="CFG_MCASP1_AXR3_OUT" offset="0x434" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR4_IN" acronym="CFG_MCASP1_AXR4_IN" offset="0x438" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr4_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR4_OEN" acronym="CFG_MCASP1_AXR4_OEN" offset="0x43C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr4_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR4_OUT" acronym="CFG_MCASP1_AXR4_OUT" offset="0x440" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr4_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR5_IN" acronym="CFG_MCASP1_AXR5_IN" offset="0x444" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr5_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR5_OEN" acronym="CFG_MCASP1_AXR5_OEN" offset="0x448" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr5_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR5_OUT" acronym="CFG_MCASP1_AXR5_OUT" offset="0x44C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr5_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR6_IN" acronym="CFG_MCASP1_AXR6_IN" offset="0x450" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr6_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR6_OEN" acronym="CFG_MCASP1_AXR6_OEN" offset="0x454" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr6_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR6_OUT" acronym="CFG_MCASP1_AXR6_OUT" offset="0x458" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr6_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR7_IN" acronym="CFG_MCASP1_AXR7_IN" offset="0x45C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr7_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR7_OEN" acronym="CFG_MCASP1_AXR7_OEN" offset="0x460" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr7_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR7_OUT" acronym="CFG_MCASP1_AXR7_OUT" offset="0x464" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr7_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR8_IN" acronym="CFG_MCASP1_AXR8_IN" offset="0x468" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr8_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR8_OEN" acronym="CFG_MCASP1_AXR8_OEN" offset="0x46C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr8_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR8_OUT" acronym="CFG_MCASP1_AXR8_OUT" offset="0x470" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr8_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR9_IN" acronym="CFG_MCASP1_AXR9_IN" offset="0x474" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr9_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR9_OEN" acronym="CFG_MCASP1_AXR9_OEN" offset="0x478" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr9_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_AXR9_OUT" acronym="CFG_MCASP1_AXR9_OUT" offset="0x47C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_axr9_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_FSR_IN" acronym="CFG_MCASP1_FSR_IN" offset="0x480" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_fsr_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_FSR_OEN" acronym="CFG_MCASP1_FSR_OEN" offset="0x484" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_fsr_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_FSR_OUT" acronym="CFG_MCASP1_FSR_OUT" offset="0x488" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_fsr_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_FSX_IN" acronym="CFG_MCASP1_FSX_IN" offset="0x48C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_fsx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_FSX_OEN" acronym="CFG_MCASP1_FSX_OEN" offset="0x490" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_fsx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP1_FSX_OUT" acronym="CFG_MCASP1_FSX_OUT" offset="0x494" width="32" description="Delay Select Value in binary coded form for cfg_mcasp1_fsx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_ACLKR_IN" acronym="CFG_MCASP2_ACLKR_IN" offset="0x498" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_aclkr_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_ACLKR_OEN" acronym="CFG_MCASP2_ACLKR_OEN" offset="0x49C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_aclkr_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_ACLKR_OUT" acronym="CFG_MCASP2_ACLKR_OUT" offset="0x4A0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_aclkr_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_ACLKX_IN" acronym="CFG_MCASP2_ACLKX_IN" offset="0x4A4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_aclkx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_ACLKX_OEN" acronym="CFG_MCASP2_ACLKX_OEN" offset="0x4A8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_aclkx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_ACLKX_OUT" acronym="CFG_MCASP2_ACLKX_OUT" offset="0x4AC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_aclkx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR0_IN" acronym="CFG_MCASP2_AXR0_IN" offset="0x4B0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR0_OEN" acronym="CFG_MCASP2_AXR0_OEN" offset="0x4B4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR0_OUT" acronym="CFG_MCASP2_AXR0_OUT" offset="0x4B8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR1_IN" acronym="CFG_MCASP2_AXR1_IN" offset="0x4BC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR1_OEN" acronym="CFG_MCASP2_AXR1_OEN" offset="0x4C0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR1_OUT" acronym="CFG_MCASP2_AXR1_OUT" offset="0x4C4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR2_IN" acronym="CFG_MCASP2_AXR2_IN" offset="0x4C8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR2_OEN" acronym="CFG_MCASP2_AXR2_OEN" offset="0x4CC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR2_OUT" acronym="CFG_MCASP2_AXR2_OUT" offset="0x4D0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR3_IN" acronym="CFG_MCASP2_AXR3_IN" offset="0x4D4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR3_OEN" acronym="CFG_MCASP2_AXR3_OEN" offset="0x4D8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR3_OUT" acronym="CFG_MCASP2_AXR3_OUT" offset="0x4DC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR4_IN" acronym="CFG_MCASP2_AXR4_IN" offset="0x4E0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr4_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR4_OEN" acronym="CFG_MCASP2_AXR4_OEN" offset="0x4E4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr4_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR4_OUT" acronym="CFG_MCASP2_AXR4_OUT" offset="0x4E8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr4_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR5_IN" acronym="CFG_MCASP2_AXR5_IN" offset="0x4EC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr5_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR5_OEN" acronym="CFG_MCASP2_AXR5_OEN" offset="0x4F0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr5_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR5_OUT" acronym="CFG_MCASP2_AXR5_OUT" offset="0x4F4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr5_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR6_IN" acronym="CFG_MCASP2_AXR6_IN" offset="0x4F8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr6_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR6_OEN" acronym="CFG_MCASP2_AXR6_OEN" offset="0x4FC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr6_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR6_OUT" acronym="CFG_MCASP2_AXR6_OUT" offset="0x500" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr6_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR7_IN" acronym="CFG_MCASP2_AXR7_IN" offset="0x504" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr7_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR7_OEN" acronym="CFG_MCASP2_AXR7_OEN" offset="0x508" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr7_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_AXR7_OUT" acronym="CFG_MCASP2_AXR7_OUT" offset="0x50C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_axr7_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_FSR_IN" acronym="CFG_MCASP2_FSR_IN" offset="0x510" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_fsr_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_FSR_OEN" acronym="CFG_MCASP2_FSR_OEN" offset="0x514" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_fsr_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_FSR_OUT" acronym="CFG_MCASP2_FSR_OUT" offset="0x518" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_fsr_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_FSX_IN" acronym="CFG_MCASP2_FSX_IN" offset="0x51C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_fsx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_FSX_OEN" acronym="CFG_MCASP2_FSX_OEN" offset="0x520" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_fsx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP2_FSX_OUT" acronym="CFG_MCASP2_FSX_OUT" offset="0x524" width="32" description="Delay Select Value in binary coded form for cfg_mcasp2_fsx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_ACLKX_IN" acronym="CFG_MCASP3_ACLKX_IN" offset="0x528" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_aclkx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_ACLKX_OEN" acronym="CFG_MCASP3_ACLKX_OEN" offset="0x52C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_aclkx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_ACLKX_OUT" acronym="CFG_MCASP3_ACLKX_OUT" offset="0x530" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_aclkx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_AXR0_IN" acronym="CFG_MCASP3_AXR0_IN" offset="0x534" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_axr0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_AXR0_OEN" acronym="CFG_MCASP3_AXR0_OEN" offset="0x538" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_axr0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_AXR0_OUT" acronym="CFG_MCASP3_AXR0_OUT" offset="0x53C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_axr0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_AXR1_IN" acronym="CFG_MCASP3_AXR1_IN" offset="0x540" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_axr1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_AXR1_OEN" acronym="CFG_MCASP3_AXR1_OEN" offset="0x544" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_axr1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_AXR1_OUT" acronym="CFG_MCASP3_AXR1_OUT" offset="0x548" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_axr1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_FSX_IN" acronym="CFG_MCASP3_FSX_IN" offset="0x54C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_fsx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_FSX_OEN" acronym="CFG_MCASP3_FSX_OEN" offset="0x550" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_fsx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP3_FSX_OUT" acronym="CFG_MCASP3_FSX_OUT" offset="0x554" width="32" description="Delay Select Value in binary coded form for cfg_mcasp3_fsx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_ACLKX_IN" acronym="CFG_MCASP4_ACLKX_IN" offset="0x558" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_aclkx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_ACLKX_OEN" acronym="CFG_MCASP4_ACLKX_OEN" offset="0x55C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_aclkx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_ACLKX_OUT" acronym="CFG_MCASP4_ACLKX_OUT" offset="0x560" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_aclkx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_AXR0_IN" acronym="CFG_MCASP4_AXR0_IN" offset="0x564" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_axr0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_AXR0_OEN" acronym="CFG_MCASP4_AXR0_OEN" offset="0x568" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_axr0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_AXR0_OUT" acronym="CFG_MCASP4_AXR0_OUT" offset="0x56C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_axr0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_AXR1_IN" acronym="CFG_MCASP4_AXR1_IN" offset="0x570" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_axr1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_AXR1_OEN" acronym="CFG_MCASP4_AXR1_OEN" offset="0x574" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_axr1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_AXR1_OUT" acronym="CFG_MCASP4_AXR1_OUT" offset="0x578" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_axr1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_FSX_IN" acronym="CFG_MCASP4_FSX_IN" offset="0x57C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_fsx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_FSX_OEN" acronym="CFG_MCASP4_FSX_OEN" offset="0x580" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_fsx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP4_FSX_OUT" acronym="CFG_MCASP4_FSX_OUT" offset="0x584" width="32" description="Delay Select Value in binary coded form for cfg_mcasp4_fsx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_ACLKX_IN" acronym="CFG_MCASP5_ACLKX_IN" offset="0x588" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_aclkx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_ACLKX_OEN" acronym="CFG_MCASP5_ACLKX_OEN" offset="0x58C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_aclkx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_ACLKX_OUT" acronym="CFG_MCASP5_ACLKX_OUT" offset="0x590" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_aclkx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_AXR0_IN" acronym="CFG_MCASP5_AXR0_IN" offset="0x594" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_axr0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_AXR0_OEN" acronym="CFG_MCASP5_AXR0_OEN" offset="0x598" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_axr0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_AXR0_OUT" acronym="CFG_MCASP5_AXR0_OUT" offset="0x59C" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_axr0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_AXR1_IN" acronym="CFG_MCASP5_AXR1_IN" offset="0x5A0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_axr1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_AXR1_OEN" acronym="CFG_MCASP5_AXR1_OEN" offset="0x5A4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_axr1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_AXR1_OUT" acronym="CFG_MCASP5_AXR1_OUT" offset="0x5A8" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_axr1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_FSX_IN" acronym="CFG_MCASP5_FSX_IN" offset="0x5AC" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_fsx_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_FSX_OEN" acronym="CFG_MCASP5_FSX_OEN" offset="0x5B0" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_fsx_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MCASP5_FSX_OUT" acronym="CFG_MCASP5_FSX_OUT" offset="0x5B4" width="32" description="Delay Select Value in binary coded form for cfg_mcasp5_fsx_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MDIO_D_IN" acronym="CFG_MDIO_D_IN" offset="0x5B8" width="32" description="Delay Select Value in binary coded form for cfg_mdio_d_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MDIO_D_OEN" acronym="CFG_MDIO_D_OEN" offset="0x5BC" width="32" description="Delay Select Value in binary coded form for cfg_mdio_d_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MDIO_D_OUT" acronym="CFG_MDIO_D_OUT" offset="0x5C0" width="32" description="Delay Select Value in binary coded form for cfg_mdio_d_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MDIO_MCLK_IN" acronym="CFG_MDIO_MCLK_IN" offset="0x5C4" width="32" description="Delay Select Value in binary coded form for cfg_mdio_mclk_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MDIO_MCLK_OEN" acronym="CFG_MDIO_MCLK_OEN" offset="0x5C8" width="32" description="Delay Select Value in binary coded form for cfg_mdio_mclk_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MDIO_MCLK_OUT" acronym="CFG_MDIO_MCLK_OUT" offset="0x5CC" width="32" description="Delay Select Value in binary coded form for cfg_mdio_mclk_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_CLK_N_IN" acronym="CFG_MLBP_CLK_N_IN" offset="0x5D0" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_clk_n_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_CLK_N_OEN" acronym="CFG_MLBP_CLK_N_OEN" offset="0x5D4" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_clk_n_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_CLK_N_OUT" acronym="CFG_MLBP_CLK_N_OUT" offset="0x5D8" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_clk_n_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_CLK_P_IN" acronym="CFG_MLBP_CLK_P_IN" offset="0x5DC" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_clk_p_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_CLK_P_OEN" acronym="CFG_MLBP_CLK_P_OEN" offset="0x5E0" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_clk_p_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_CLK_P_OUT" acronym="CFG_MLBP_CLK_P_OUT" offset="0x5E4" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_clk_p_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_DAT_N_IN" acronym="CFG_MLBP_DAT_N_IN" offset="0x5E8" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_dat_n_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_DAT_N_OEN" acronym="CFG_MLBP_DAT_N_OEN" offset="0x5EC" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_dat_n_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_DAT_N_OUT" acronym="CFG_MLBP_DAT_N_OUT" offset="0x5F0" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_dat_n_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_DAT_P_IN" acronym="CFG_MLBP_DAT_P_IN" offset="0x5F4" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_dat_p_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_DAT_P_OEN" acronym="CFG_MLBP_DAT_P_OEN" offset="0x5F8" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_dat_p_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_DAT_P_OUT" acronym="CFG_MLBP_DAT_P_OUT" offset="0x5FC" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_dat_p_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_SIG_N_IN" acronym="CFG_MLBP_SIG_N_IN" offset="0x600" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_sig_n_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_SIG_N_OEN" acronym="CFG_MLBP_SIG_N_OEN" offset="0x604" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_sig_n_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_SIG_N_OUT" acronym="CFG_MLBP_SIG_N_OUT" offset="0x608" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_sig_n_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_SIG_P_IN" acronym="CFG_MLBP_SIG_P_IN" offset="0x60C" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_sig_p_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_SIG_P_OEN" acronym="CFG_MLBP_SIG_P_OEN" offset="0x610" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_sig_p_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MLBP_SIG_P_OUT" acronym="CFG_MLBP_SIG_P_OUT" offset="0x614" width="32" description="Delay Select Value in binary coded form for cfg_mlbp_sig_p_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_CLK_IN" acronym="CFG_MMC1_CLK_IN" offset="0x618" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_clk_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_CLK_OEN" acronym="CFG_MMC1_CLK_OEN" offset="0x61C" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_clk_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_CLK_OUT" acronym="CFG_MMC1_CLK_OUT" offset="0x620" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_clk_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_CMD_IN" acronym="CFG_MMC1_CMD_IN" offset="0x624" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_cmd_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_CMD_OEN" acronym="CFG_MMC1_CMD_OEN" offset="0x628" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_cmd_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_CMD_OUT" acronym="CFG_MMC1_CMD_OUT" offset="0x62C" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_cmd_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT0_IN" acronym="CFG_MMC1_DAT0_IN" offset="0x630" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT0_OEN" acronym="CFG_MMC1_DAT0_OEN" offset="0x634" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT0_OUT" acronym="CFG_MMC1_DAT0_OUT" offset="0x638" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT1_IN" acronym="CFG_MMC1_DAT1_IN" offset="0x63C" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT1_OEN" acronym="CFG_MMC1_DAT1_OEN" offset="0x640" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT1_OUT" acronym="CFG_MMC1_DAT1_OUT" offset="0x644" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT2_IN" acronym="CFG_MMC1_DAT2_IN" offset="0x648" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT2_OEN" acronym="CFG_MMC1_DAT2_OEN" offset="0x64C" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT2_OUT" acronym="CFG_MMC1_DAT2_OUT" offset="0x650" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT3_IN" acronym="CFG_MMC1_DAT3_IN" offset="0x654" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT3_OEN" acronym="CFG_MMC1_DAT3_OEN" offset="0x658" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_DAT3_OUT" acronym="CFG_MMC1_DAT3_OUT" offset="0x65C" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_dat3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_SDCD_IN" acronym="CFG_MMC1_SDCD_IN" offset="0x660" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_sdcd_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_SDCD_OEN" acronym="CFG_MMC1_SDCD_OEN" offset="0x664" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_sdcd_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_SDCD_OUT" acronym="CFG_MMC1_SDCD_OUT" offset="0x668" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_sdcd_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_SDWP_IN" acronym="CFG_MMC1_SDWP_IN" offset="0x66C" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_sdwp_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_SDWP_OEN" acronym="CFG_MMC1_SDWP_OEN" offset="0x670" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_sdwp_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC1_SDWP_OUT" acronym="CFG_MMC1_SDWP_OUT" offset="0x674" width="32" description="Delay Select Value in binary coded form for cfg_mmc1_sdwp_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_CLK_IN" acronym="CFG_MMC3_CLK_IN" offset="0x678" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_clk_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_CLK_OEN" acronym="CFG_MMC3_CLK_OEN" offset="0x67C" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_clk_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_CLK_OUT" acronym="CFG_MMC3_CLK_OUT" offset="0x680" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_clk_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_CMD_IN" acronym="CFG_MMC3_CMD_IN" offset="0x684" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_cmd_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_CMD_OEN" acronym="CFG_MMC3_CMD_OEN" offset="0x688" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_cmd_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_CMD_OUT" acronym="CFG_MMC3_CMD_OUT" offset="0x68C" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_cmd_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT0_IN" acronym="CFG_MMC3_DAT0_IN" offset="0x690" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT0_OEN" acronym="CFG_MMC3_DAT0_OEN" offset="0x694" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT0_OUT" acronym="CFG_MMC3_DAT0_OUT" offset="0x698" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT1_IN" acronym="CFG_MMC3_DAT1_IN" offset="0x69C" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT1_OEN" acronym="CFG_MMC3_DAT1_OEN" offset="0x6A0" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT1_OUT" acronym="CFG_MMC3_DAT1_OUT" offset="0x6A4" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT2_IN" acronym="CFG_MMC3_DAT2_IN" offset="0x6A8" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT2_OEN" acronym="CFG_MMC3_DAT2_OEN" offset="0x6AC" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT2_OUT" acronym="CFG_MMC3_DAT2_OUT" offset="0x6B0" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT3_IN" acronym="CFG_MMC3_DAT3_IN" offset="0x6B4" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT3_OEN" acronym="CFG_MMC3_DAT3_OEN" offset="0x6B8" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT3_OUT" acronym="CFG_MMC3_DAT3_OUT" offset="0x6BC" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT4_IN" acronym="CFG_MMC3_DAT4_IN" offset="0x6C0" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat4_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT4_OEN" acronym="CFG_MMC3_DAT4_OEN" offset="0x6C4" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat4_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT4_OUT" acronym="CFG_MMC3_DAT4_OUT" offset="0x6C8" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat4_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT5_IN" acronym="CFG_MMC3_DAT5_IN" offset="0x6CC" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat5_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT5_OEN" acronym="CFG_MMC3_DAT5_OEN" offset="0x6D0" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat5_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT5_OUT" acronym="CFG_MMC3_DAT5_OUT" offset="0x6D4" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat5_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT6_IN" acronym="CFG_MMC3_DAT6_IN" offset="0x6D8" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat6_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT6_OEN" acronym="CFG_MMC3_DAT6_OEN" offset="0x6DC" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat6_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT6_OUT" acronym="CFG_MMC3_DAT6_OUT" offset="0x6E0" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat6_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT7_IN" acronym="CFG_MMC3_DAT7_IN" offset="0x6E4" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat7_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT7_OEN" acronym="CFG_MMC3_DAT7_OEN" offset="0x6E8" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat7_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_MMC3_DAT7_OUT" acronym="CFG_MMC3_DAT7_OUT" offset="0x6EC" width="32" description="Delay Select Value in binary coded form for cfg_mmc3_dat7_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXC_IN" acronym="CFG_RGMII0_RXC_IN" offset="0x6F0" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxc_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXC_OEN" acronym="CFG_RGMII0_RXC_OEN" offset="0x6F4" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxc_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXC_OUT" acronym="CFG_RGMII0_RXC_OUT" offset="0x6F8" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxc_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXCTL_IN" acronym="CFG_RGMII0_RXCTL_IN" offset="0x6FC" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxctl_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXCTL_OEN" acronym="CFG_RGMII0_RXCTL_OEN" offset="0x700" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxctl_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXCTL_OUT" acronym="CFG_RGMII0_RXCTL_OUT" offset="0x704" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxctl_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD0_IN" acronym="CFG_RGMII0_RXD0_IN" offset="0x708" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD0_OEN" acronym="CFG_RGMII0_RXD0_OEN" offset="0x70C" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD0_OUT" acronym="CFG_RGMII0_RXD0_OUT" offset="0x710" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD1_IN" acronym="CFG_RGMII0_RXD1_IN" offset="0x714" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD1_OEN" acronym="CFG_RGMII0_RXD1_OEN" offset="0x718" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD1_OUT" acronym="CFG_RGMII0_RXD1_OUT" offset="0x71C" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD2_IN" acronym="CFG_RGMII0_RXD2_IN" offset="0x720" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD2_OEN" acronym="CFG_RGMII0_RXD2_OEN" offset="0x724" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD2_OUT" acronym="CFG_RGMII0_RXD2_OUT" offset="0x728" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD3_IN" acronym="CFG_RGMII0_RXD3_IN" offset="0x72C" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD3_OEN" acronym="CFG_RGMII0_RXD3_OEN" offset="0x730" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_RXD3_OUT" acronym="CFG_RGMII0_RXD3_OUT" offset="0x734" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_rxd3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXC_IN" acronym="CFG_RGMII0_TXC_IN" offset="0x738" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txc_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXC_OEN" acronym="CFG_RGMII0_TXC_OEN" offset="0x73C" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txc_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXC_OUT" acronym="CFG_RGMII0_TXC_OUT" offset="0x740" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txc_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXCTL_IN" acronym="CFG_RGMII0_TXCTL_IN" offset="0x744" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txctl_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXCTL_OEN" acronym="CFG_RGMII0_TXCTL_OEN" offset="0x748" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txctl_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXCTL_OUT" acronym="CFG_RGMII0_TXCTL_OUT" offset="0x74C" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txctl_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD0_IN" acronym="CFG_RGMII0_TXD0_IN" offset="0x750" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD0_OEN" acronym="CFG_RGMII0_TXD0_OEN" offset="0x754" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD0_OUT" acronym="CFG_RGMII0_TXD0_OUT" offset="0x758" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD1_IN" acronym="CFG_RGMII0_TXD1_IN" offset="0x75C" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD1_OEN" acronym="CFG_RGMII0_TXD1_OEN" offset="0x760" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD1_OUT" acronym="CFG_RGMII0_TXD1_OUT" offset="0x764" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD2_IN" acronym="CFG_RGMII0_TXD2_IN" offset="0x768" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD2_OEN" acronym="CFG_RGMII0_TXD2_OEN" offset="0x76C" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD2_OUT" acronym="CFG_RGMII0_TXD2_OUT" offset="0x770" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD3_IN" acronym="CFG_RGMII0_TXD3_IN" offset="0x774" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD3_OEN" acronym="CFG_RGMII0_TXD3_OEN" offset="0x778" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RGMII0_TXD3_OUT" acronym="CFG_RGMII0_TXD3_OUT" offset="0x77C" width="32" description="Delay Select Value in binary coded form for cfg_rgmii0_txd3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RTCK_IN" acronym="CFG_RTCK_IN" offset="0x780" width="32" description="Delay Select Value in binary coded form for cfg_rtck_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RTCK_OEN" acronym="CFG_RTCK_OEN" offset="0x784" width="32" description="Delay Select Value in binary coded form for cfg_rtck_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_RTCK_OUT" acronym="CFG_RTCK_OUT" offset="0x788" width="32" description="Delay Select Value in binary coded form for cfg_rtck_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS0_IN" acronym="CFG_SPI1_CS0_IN" offset="0x78C" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS0_OEN" acronym="CFG_SPI1_CS0_OEN" offset="0x790" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS0_OUT" acronym="CFG_SPI1_CS0_OUT" offset="0x794" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS1_IN" acronym="CFG_SPI1_CS1_IN" offset="0x798" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS1_OEN" acronym="CFG_SPI1_CS1_OEN" offset="0x79C" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS1_OUT" acronym="CFG_SPI1_CS1_OUT" offset="0x7A0" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS2_IN" acronym="CFG_SPI1_CS2_IN" offset="0x7A4" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS2_OEN" acronym="CFG_SPI1_CS2_OEN" offset="0x7A8" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS2_OUT" acronym="CFG_SPI1_CS2_OUT" offset="0x7AC" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS3_IN" acronym="CFG_SPI1_CS3_IN" offset="0x7B0" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS3_OEN" acronym="CFG_SPI1_CS3_OEN" offset="0x7B4" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_CS3_OUT" acronym="CFG_SPI1_CS3_OUT" offset="0x7B8" width="32" description="Delay Select Value in binary coded form for cfg_spi1_cs3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_D0_IN" acronym="CFG_SPI1_D0_IN" offset="0x7BC" width="32" description="Delay Select Value in binary coded form for cfg_spi1_d0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_D0_OEN" acronym="CFG_SPI1_D0_OEN" offset="0x7C0" width="32" description="Delay Select Value in binary coded form for cfg_spi1_d0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_D0_OUT" acronym="CFG_SPI1_D0_OUT" offset="0x7C4" width="32" description="Delay Select Value in binary coded form for cfg_spi1_d0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_D1_IN" acronym="CFG_SPI1_D1_IN" offset="0x7C8" width="32" description="Delay Select Value in binary coded form for cfg_spi1_d1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_D1_OEN" acronym="CFG_SPI1_D1_OEN" offset="0x7CC" width="32" description="Delay Select Value in binary coded form for cfg_spi1_d1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_D1_OUT" acronym="CFG_SPI1_D1_OUT" offset="0x7D0" width="32" description="Delay Select Value in binary coded form for cfg_spi1_d1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_SCLK_IN" acronym="CFG_SPI1_SCLK_IN" offset="0x7D4" width="32" description="Delay Select Value in binary coded form for cfg_spi1_sclk_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_SCLK_OEN" acronym="CFG_SPI1_SCLK_OEN" offset="0x7D8" width="32" description="Delay Select Value in binary coded form for cfg_spi1_sclk_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI1_SCLK_OUT" acronym="CFG_SPI1_SCLK_OUT" offset="0x7DC" width="32" description="Delay Select Value in binary coded form for cfg_spi1_sclk_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_CS0_IN" acronym="CFG_SPI2_CS0_IN" offset="0x7E0" width="32" description="Delay Select Value in binary coded form for cfg_spi2_cs0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_CS0_OEN" acronym="CFG_SPI2_CS0_OEN" offset="0x7E4" width="32" description="Delay Select Value in binary coded form for cfg_spi2_cs0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_CS0_OUT" acronym="CFG_SPI2_CS0_OUT" offset="0x7E8" width="32" description="Delay Select Value in binary coded form for cfg_spi2_cs0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_D0_IN" acronym="CFG_SPI2_D0_IN" offset="0x7EC" width="32" description="Delay Select Value in binary coded form for cfg_spi2_d0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_D0_OEN" acronym="CFG_SPI2_D0_OEN" offset="0x7F0" width="32" description="Delay Select Value in binary coded form for cfg_spi2_d0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_D0_OUT" acronym="CFG_SPI2_D0_OUT" offset="0x7F4" width="32" description="Delay Select Value in binary coded form for cfg_spi2_d0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_D1_IN" acronym="CFG_SPI2_D1_IN" offset="0x7F8" width="32" description="Delay Select Value in binary coded form for cfg_spi2_d1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_D1_OEN" acronym="CFG_SPI2_D1_OEN" offset="0x7FC" width="32" description="Delay Select Value in binary coded form for cfg_spi2_d1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_D1_OUT" acronym="CFG_SPI2_D1_OUT" offset="0x800" width="32" description="Delay Select Value in binary coded form for cfg_spi2_d1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_SCLK_IN" acronym="CFG_SPI2_SCLK_IN" offset="0x804" width="32" description="Delay Select Value in binary coded form for cfg_spi2_sclk_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_SCLK_OEN" acronym="CFG_SPI2_SCLK_OEN" offset="0x808" width="32" description="Delay Select Value in binary coded form for cfg_spi2_sclk_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_SPI2_SCLK_OUT" acronym="CFG_SPI2_SCLK_OUT" offset="0x80C" width="32" description="Delay Select Value in binary coded form for cfg_spi2_sclk_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TDI_IN" acronym="CFG_TDI_IN" offset="0x810" width="32" description="Delay Select Value in binary coded form for cfg_tdi_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TDI_OEN" acronym="CFG_TDI_OEN" offset="0x814" width="32" description="Delay Select Value in binary coded form for cfg_tdi_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TDI_OUT" acronym="CFG_TDI_OUT" offset="0x818" width="32" description="Delay Select Value in binary coded form for cfg_tdi_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TDO_IN" acronym="CFG_TDO_IN" offset="0x81C" width="32" description="Delay Select Value in binary coded form for cfg_tdo_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TDO_OEN" acronym="CFG_TDO_OEN" offset="0x820" width="32" description="Delay Select Value in binary coded form for cfg_tdo_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TDO_OUT" acronym="CFG_TDO_OUT" offset="0x824" width="32" description="Delay Select Value in binary coded form for cfg_tdo_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TMS_IN" acronym="CFG_TMS_IN" offset="0x828" width="32" description="Delay Select Value in binary coded form for cfg_tms_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TMS_OEN" acronym="CFG_TMS_OEN" offset="0x82C" width="32" description="Delay Select Value in binary coded form for cfg_tms_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TMS_OUT" acronym="CFG_TMS_OUT" offset="0x830" width="32" description="Delay Select Value in binary coded form for cfg_tms_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TRSTN_IN" acronym="CFG_TRSTN_IN" offset="0x834" width="32" description="Delay Select Value in binary coded form for cfg_trstn_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TRSTN_OEN" acronym="CFG_TRSTN_OEN" offset="0x838" width="32" description="Delay Select Value in binary coded form for cfg_trstn_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_TRSTN_OUT" acronym="CFG_TRSTN_OUT" offset="0x83C" width="32" description="Delay Select Value in binary coded form for cfg_trstn_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_CTSN_IN" acronym="CFG_UART1_CTSN_IN" offset="0x840" width="32" description="Delay Select Value in binary coded form for cfg_uart1_ctsn_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_CTSN_OEN" acronym="CFG_UART1_CTSN_OEN" offset="0x844" width="32" description="Delay Select Value in binary coded form for cfg_uart1_ctsn_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_CTSN_OUT" acronym="CFG_UART1_CTSN_OUT" offset="0x848" width="32" description="Delay Select Value in binary coded form for cfg_uart1_ctsn_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_RTSN_IN" acronym="CFG_UART1_RTSN_IN" offset="0x84C" width="32" description="Delay Select Value in binary coded form for cfg_uart1_rtsn_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_RTSN_OEN" acronym="CFG_UART1_RTSN_OEN" offset="0x850" width="32" description="Delay Select Value in binary coded form for cfg_uart1_rtsn_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_RTSN_OUT" acronym="CFG_UART1_RTSN_OUT" offset="0x854" width="32" description="Delay Select Value in binary coded form for cfg_uart1_rtsn_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_RXD_IN" acronym="CFG_UART1_RXD_IN" offset="0x858" width="32" description="Delay Select Value in binary coded form for cfg_uart1_rxd_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_RXD_OEN" acronym="CFG_UART1_RXD_OEN" offset="0x85C" width="32" description="Delay Select Value in binary coded form for cfg_uart1_rxd_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_RXD_OUT" acronym="CFG_UART1_RXD_OUT" offset="0x860" width="32" description="Delay Select Value in binary coded form for cfg_uart1_rxd_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_TXD_IN" acronym="CFG_UART1_TXD_IN" offset="0x864" width="32" description="Delay Select Value in binary coded form for cfg_uart1_txd_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_TXD_OEN" acronym="CFG_UART1_TXD_OEN" offset="0x868" width="32" description="Delay Select Value in binary coded form for cfg_uart1_txd_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART1_TXD_OUT" acronym="CFG_UART1_TXD_OUT" offset="0x86C" width="32" description="Delay Select Value in binary coded form for cfg_uart1_txd_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_CTSN_IN" acronym="CFG_UART2_CTSN_IN" offset="0x870" width="32" description="Delay Select Value in binary coded form for cfg_uart2_ctsn_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_CTSN_OEN" acronym="CFG_UART2_CTSN_OEN" offset="0x874" width="32" description="Delay Select Value in binary coded form for cfg_uart2_ctsn_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_CTSN_OUT" acronym="CFG_UART2_CTSN_OUT" offset="0x878" width="32" description="Delay Select Value in binary coded form for cfg_uart2_ctsn_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_RTSN_IN" acronym="CFG_UART2_RTSN_IN" offset="0x87C" width="32" description="Delay Select Value in binary coded form for cfg_uart2_rtsn_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_RTSN_OEN" acronym="CFG_UART2_RTSN_OEN" offset="0x880" width="32" description="Delay Select Value in binary coded form for cfg_uart2_rtsn_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_RTSN_OUT" acronym="CFG_UART2_RTSN_OUT" offset="0x884" width="32" description="Delay Select Value in binary coded form for cfg_uart2_rtsn_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_RXD_IN" acronym="CFG_UART2_RXD_IN" offset="0x888" width="32" description="Delay Select Value in binary coded form for cfg_uart2_rxd_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_RXD_OEN" acronym="CFG_UART2_RXD_OEN" offset="0x88C" width="32" description="Delay Select Value in binary coded form for cfg_uart2_rxd_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_RXD_OUT" acronym="CFG_UART2_RXD_OUT" offset="0x890" width="32" description="Delay Select Value in binary coded form for cfg_uart2_rxd_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_TXD_IN" acronym="CFG_UART2_TXD_IN" offset="0x894" width="32" description="Delay Select Value in binary coded form for cfg_uart2_txd_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_TXD_OEN" acronym="CFG_UART2_TXD_OEN" offset="0x898" width="32" description="Delay Select Value in binary coded form for cfg_uart2_txd_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART2_TXD_OUT" acronym="CFG_UART2_TXD_OUT" offset="0x89C" width="32" description="Delay Select Value in binary coded form for cfg_uart2_txd_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART3_RXD_IN" acronym="CFG_UART3_RXD_IN" offset="0x8A0" width="32" description="Delay Select Value in binary coded form for cfg_uart3_rxd_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART3_RXD_OEN" acronym="CFG_UART3_RXD_OEN" offset="0x8A4" width="32" description="Delay Select Value in binary coded form for cfg_uart3_rxd_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART3_RXD_OUT" acronym="CFG_UART3_RXD_OUT" offset="0x8A8" width="32" description="Delay Select Value in binary coded form for cfg_uart3_rxd_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART3_TXD_IN" acronym="CFG_UART3_TXD_IN" offset="0x8AC" width="32" description="Delay Select Value in binary coded form for cfg_uart3_txd_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART3_TXD_OEN" acronym="CFG_UART3_TXD_OEN" offset="0x8B0" width="32" description="Delay Select Value in binary coded form for cfg_uart3_txd_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_UART3_TXD_OUT" acronym="CFG_UART3_TXD_OUT" offset="0x8B4" width="32" description="Delay Select Value in binary coded form for cfg_uart3_txd_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_USB1_DRVVBUS_IN" acronym="CFG_USB1_DRVVBUS_IN" offset="0x8B8" width="32" description="Delay Select Value in binary coded form for cfg_usb1_drvvbus_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_USB1_DRVVBUS_OEN" acronym="CFG_USB1_DRVVBUS_OEN" offset="0x8BC" width="32" description="Delay Select Value in binary coded form for cfg_usb1_drvvbus_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_USB1_DRVVBUS_OUT" acronym="CFG_USB1_DRVVBUS_OUT" offset="0x8C0" width="32" description="Delay Select Value in binary coded form for cfg_usb1_drvvbus_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_USB2_DRVVBUS_IN" acronym="CFG_USB2_DRVVBUS_IN" offset="0x8C4" width="32" description="Delay Select Value in binary coded form for cfg_usb2_drvvbus_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_USB2_DRVVBUS_OEN" acronym="CFG_USB2_DRVVBUS_OEN" offset="0x8C8" width="32" description="Delay Select Value in binary coded form for cfg_usb2_drvvbus_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_USB2_DRVVBUS_OUT" acronym="CFG_USB2_DRVVBUS_OUT" offset="0x8CC" width="32" description="Delay Select Value in binary coded form for cfg_usb2_drvvbus_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_CLK0_IN" acronym="CFG_VIN1A_CLK0_IN" offset="0x8D0" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_clk0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_CLK0_OEN" acronym="CFG_VIN1A_CLK0_OEN" offset="0x8D4" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_clk0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_CLK0_OUT" acronym="CFG_VIN1A_CLK0_OUT" offset="0x8D8" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_clk0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D0_IN" acronym="CFG_VIN1A_D0_IN" offset="0x8DC" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D0_OEN" acronym="CFG_VIN1A_D0_OEN" offset="0x8E0" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D0_OUT" acronym="CFG_VIN1A_D0_OUT" offset="0x8E4" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D10_IN" acronym="CFG_VIN1A_D10_IN" offset="0x8E8" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d10_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D10_OEN" acronym="CFG_VIN1A_D10_OEN" offset="0x8EC" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d10_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D10_OUT" acronym="CFG_VIN1A_D10_OUT" offset="0x8F0" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d10_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D11_IN" acronym="CFG_VIN1A_D11_IN" offset="0x8F4" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d11_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D11_OEN" acronym="CFG_VIN1A_D11_OEN" offset="0x8F8" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d11_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D11_OUT" acronym="CFG_VIN1A_D11_OUT" offset="0x8FC" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d11_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D12_IN" acronym="CFG_VIN1A_D12_IN" offset="0x900" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d12_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D12_OEN" acronym="CFG_VIN1A_D12_OEN" offset="0x904" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d12_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D12_OUT" acronym="CFG_VIN1A_D12_OUT" offset="0x908" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d12_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D13_IN" acronym="CFG_VIN1A_D13_IN" offset="0x90C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d13_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D13_OEN" acronym="CFG_VIN1A_D13_OEN" offset="0x910" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d13_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D13_OUT" acronym="CFG_VIN1A_D13_OUT" offset="0x914" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d13_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D14_IN" acronym="CFG_VIN1A_D14_IN" offset="0x918" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d14_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D14_OEN" acronym="CFG_VIN1A_D14_OEN" offset="0x91C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d14_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D14_OUT" acronym="CFG_VIN1A_D14_OUT" offset="0x920" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d14_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D15_IN" acronym="CFG_VIN1A_D15_IN" offset="0x924" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d15_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D15_OEN" acronym="CFG_VIN1A_D15_OEN" offset="0x928" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d15_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D15_OUT" acronym="CFG_VIN1A_D15_OUT" offset="0x92C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d15_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D16_IN" acronym="CFG_VIN1A_D16_IN" offset="0x930" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d16_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D16_OEN" acronym="CFG_VIN1A_D16_OEN" offset="0x934" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d16_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D16_OUT" acronym="CFG_VIN1A_D16_OUT" offset="0x938" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d16_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D17_IN" acronym="CFG_VIN1A_D17_IN" offset="0x93C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d17_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D17_OEN" acronym="CFG_VIN1A_D17_OEN" offset="0x940" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d17_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D17_OUT" acronym="CFG_VIN1A_D17_OUT" offset="0x944" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d17_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D18_IN" acronym="CFG_VIN1A_D18_IN" offset="0x948" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d18_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D18_OEN" acronym="CFG_VIN1A_D18_OEN" offset="0x94C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d18_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D18_OUT" acronym="CFG_VIN1A_D18_OUT" offset="0x950" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d18_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D19_IN" acronym="CFG_VIN1A_D19_IN" offset="0x954" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d19_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D19_OEN" acronym="CFG_VIN1A_D19_OEN" offset="0x958" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d19_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D19_OUT" acronym="CFG_VIN1A_D19_OUT" offset="0x95C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d19_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D1_IN" acronym="CFG_VIN1A_D1_IN" offset="0x960" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D1_OEN" acronym="CFG_VIN1A_D1_OEN" offset="0x964" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D1_OUT" acronym="CFG_VIN1A_D1_OUT" offset="0x968" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D20_IN" acronym="CFG_VIN1A_D20_IN" offset="0x96C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d20_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D20_OEN" acronym="CFG_VIN1A_D20_OEN" offset="0x970" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d20_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D20_OUT" acronym="CFG_VIN1A_D20_OUT" offset="0x974" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d20_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D21_IN" acronym="CFG_VIN1A_D21_IN" offset="0x978" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d21_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D21_OEN" acronym="CFG_VIN1A_D21_OEN" offset="0x97C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d21_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D21_OUT" acronym="CFG_VIN1A_D21_OUT" offset="0x980" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d21_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D22_IN" acronym="CFG_VIN1A_D22_IN" offset="0x984" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d22_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D22_OEN" acronym="CFG_VIN1A_D22_OEN" offset="0x988" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d22_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D22_OUT" acronym="CFG_VIN1A_D22_OUT" offset="0x98C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d22_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D23_IN" acronym="CFG_VIN1A_D23_IN" offset="0x990" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d23_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D23_OEN" acronym="CFG_VIN1A_D23_OEN" offset="0x994" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d23_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D23_OUT" acronym="CFG_VIN1A_D23_OUT" offset="0x998" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d23_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D2_IN" acronym="CFG_VIN1A_D2_IN" offset="0x99C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D2_OEN" acronym="CFG_VIN1A_D2_OEN" offset="0x9A0" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D2_OUT" acronym="CFG_VIN1A_D2_OUT" offset="0x9A4" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D3_IN" acronym="CFG_VIN1A_D3_IN" offset="0x9A8" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D3_OEN" acronym="CFG_VIN1A_D3_OEN" offset="0x9AC" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D3_OUT" acronym="CFG_VIN1A_D3_OUT" offset="0x9B0" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D4_IN" acronym="CFG_VIN1A_D4_IN" offset="0x9B4" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d4_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D4_OEN" acronym="CFG_VIN1A_D4_OEN" offset="0x9B8" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d4_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D4_OUT" acronym="CFG_VIN1A_D4_OUT" offset="0x9BC" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d4_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D5_IN" acronym="CFG_VIN1A_D5_IN" offset="0x9C0" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d5_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D5_OEN" acronym="CFG_VIN1A_D5_OEN" offset="0x9C4" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d5_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D5_OUT" acronym="CFG_VIN1A_D5_OUT" offset="0x9C8" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d5_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D6_IN" acronym="CFG_VIN1A_D6_IN" offset="0x9CC" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d6_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D6_OEN" acronym="CFG_VIN1A_D6_OEN" offset="0x9D0" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d6_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D6_OUT" acronym="CFG_VIN1A_D6_OUT" offset="0x9D4" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d6_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D7_IN" acronym="CFG_VIN1A_D7_IN" offset="0x9D8" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d7_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D7_OEN" acronym="CFG_VIN1A_D7_OEN" offset="0x9DC" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d7_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D7_OUT" acronym="CFG_VIN1A_D7_OUT" offset="0x9E0" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d7_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D8_IN" acronym="CFG_VIN1A_D8_IN" offset="0x9E4" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d8_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D8_OEN" acronym="CFG_VIN1A_D8_OEN" offset="0x9E8" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d8_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D8_OUT" acronym="CFG_VIN1A_D8_OUT" offset="0x9EC" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d8_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D9_IN" acronym="CFG_VIN1A_D9_IN" offset="0x9F0" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d9_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D9_OEN" acronym="CFG_VIN1A_D9_OEN" offset="0x9F4" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d9_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_D9_OUT" acronym="CFG_VIN1A_D9_OUT" offset="0x9F8" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_d9_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_DE0_IN" acronym="CFG_VIN1A_DE0_IN" offset="0x9FC" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_de0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_DE0_OEN" acronym="CFG_VIN1A_DE0_OEN" offset="0xA00" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_de0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_DE0_OUT" acronym="CFG_VIN1A_DE0_OUT" offset="0xA04" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_de0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_FLD0_IN" acronym="CFG_VIN1A_FLD0_IN" offset="0xA08" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_fld0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_FLD0_OEN" acronym="CFG_VIN1A_FLD0_OEN" offset="0xA0C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_fld0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_FLD0_OUT" acronym="CFG_VIN1A_FLD0_OUT" offset="0xA10" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_fld0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_HSYNC0_IN" acronym="CFG_VIN1A_HSYNC0_IN" offset="0xA14" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_hsync0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_HSYNC0_OEN" acronym="CFG_VIN1A_HSYNC0_OEN" offset="0xA18" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_hsync0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_HSYNC0_OUT" acronym="CFG_VIN1A_HSYNC0_OUT" offset="0xA1C" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_hsync0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_VSYNC0_IN" acronym="CFG_VIN1A_VSYNC0_IN" offset="0xA20" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_vsync0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_VSYNC0_OEN" acronym="CFG_VIN1A_VSYNC0_OEN" offset="0xA24" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_vsync0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1A_VSYNC0_OUT" acronym="CFG_VIN1A_VSYNC0_OUT" offset="0xA28" width="32" description="Delay Select Value in binary coded form for cfg_vin1a_vsync0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1B_CLK1_IN" acronym="CFG_VIN1B_CLK1_IN" offset="0xA2C" width="32" description="Delay Select Value in binary coded form for cfg_vin1b_clk1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1B_CLK1_OEN" acronym="CFG_VIN1B_CLK1_OEN" offset="0xA30" width="32" description="Delay Select Value in binary coded form for cfg_vin1b_clk1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN1B_CLK1_OUT" acronym="CFG_VIN1B_CLK1_OUT" offset="0xA34" width="32" description="Delay Select Value in binary coded form for cfg_vin1b_clk1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_CLK0_IN" acronym="CFG_VIN2A_CLK0_IN" offset="0xA38" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_clk0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_CLK0_OEN" acronym="CFG_VIN2A_CLK0_OEN" offset="0xA3C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_clk0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_CLK0_OUT" acronym="CFG_VIN2A_CLK0_OUT" offset="0xA40" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_clk0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D0_IN" acronym="CFG_VIN2A_D0_IN" offset="0xA44" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D0_OEN" acronym="CFG_VIN2A_D0_OEN" offset="0xA48" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D0_OUT" acronym="CFG_VIN2A_D0_OUT" offset="0xA4C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D10_IN" acronym="CFG_VIN2A_D10_IN" offset="0xA50" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d10_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D10_OEN" acronym="CFG_VIN2A_D10_OEN" offset="0xA54" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d10_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D10_OUT" acronym="CFG_VIN2A_D10_OUT" offset="0xA58" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d10_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D11_IN" acronym="CFG_VIN2A_D11_IN" offset="0xA5C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d11_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D11_OEN" acronym="CFG_VIN2A_D11_OEN" offset="0xA60" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d11_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D11_OUT" acronym="CFG_VIN2A_D11_OUT" offset="0xA64" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d11_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D12_IN" acronym="CFG_VIN2A_D12_IN" offset="0xA68" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d12_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D12_OEN" acronym="CFG_VIN2A_D12_OEN" offset="0xA6C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d12_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D12_OUT" acronym="CFG_VIN2A_D12_OUT" offset="0xA70" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d12_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D13_IN" acronym="CFG_VIN2A_D13_IN" offset="0xA74" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d13_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D13_OEN" acronym="CFG_VIN2A_D13_OEN" offset="0xA78" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d13_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D13_OUT" acronym="CFG_VIN2A_D13_OUT" offset="0xA7C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d13_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D14_IN" acronym="CFG_VIN2A_D14_IN" offset="0xA80" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d14_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D14_OEN" acronym="CFG_VIN2A_D14_OEN" offset="0xA84" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d14_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D14_OUT" acronym="CFG_VIN2A_D14_OUT" offset="0xA88" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d14_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D15_IN" acronym="CFG_VIN2A_D15_IN" offset="0xA8C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d15_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D15_OEN" acronym="CFG_VIN2A_D15_OEN" offset="0xA90" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d15_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D15_OUT" acronym="CFG_VIN2A_D15_OUT" offset="0xA94" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d15_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D16_IN" acronym="CFG_VIN2A_D16_IN" offset="0xA98" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d16_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D16_OEN" acronym="CFG_VIN2A_D16_OEN" offset="0xA9C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d16_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D16_OUT" acronym="CFG_VIN2A_D16_OUT" offset="0xAA0" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d16_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D17_IN" acronym="CFG_VIN2A_D17_IN" offset="0xAA4" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d17_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D17_OEN" acronym="CFG_VIN2A_D17_OEN" offset="0xAA8" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d17_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D17_OUT" acronym="CFG_VIN2A_D17_OUT" offset="0xAAC" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d17_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D18_IN" acronym="CFG_VIN2A_D18_IN" offset="0xAB0" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d18_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D18_OEN" acronym="CFG_VIN2A_D18_OEN" offset="0xAB4" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d18_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D18_OUT" acronym="CFG_VIN2A_D18_OUT" offset="0xAB8" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d18_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D19_IN" acronym="CFG_VIN2A_D19_IN" offset="0xABC" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d19_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D19_OEN" acronym="CFG_VIN2A_D19_OEN" offset="0xAC0" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d19_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D19_OUT" acronym="CFG_VIN2A_D19_OUT" offset="0xAC4" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d19_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D1_IN" acronym="CFG_VIN2A_D1_IN" offset="0xAC8" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D1_OEN" acronym="CFG_VIN2A_D1_OEN" offset="0xACC" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D1_OUT" acronym="CFG_VIN2A_D1_OUT" offset="0xAD0" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D20_IN" acronym="CFG_VIN2A_D20_IN" offset="0xAD4" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d20_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D20_OEN" acronym="CFG_VIN2A_D20_OEN" offset="0xAD8" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d20_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D20_OUT" acronym="CFG_VIN2A_D20_OUT" offset="0xADC" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d20_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D21_IN" acronym="CFG_VIN2A_D21_IN" offset="0xAE0" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d21_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D21_OEN" acronym="CFG_VIN2A_D21_OEN" offset="0xAE4" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d21_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D21_OUT" acronym="CFG_VIN2A_D21_OUT" offset="0xAE8" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d21_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D22_IN" acronym="CFG_VIN2A_D22_IN" offset="0xAEC" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d22_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D22_OEN" acronym="CFG_VIN2A_D22_OEN" offset="0xAF0" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d22_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D22_OUT" acronym="CFG_VIN2A_D22_OUT" offset="0xAF4" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d22_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D23_IN" acronym="CFG_VIN2A_D23_IN" offset="0xAF8" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d23_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D23_OEN" acronym="CFG_VIN2A_D23_OEN" offset="0xAFC" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d23_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D23_OUT" acronym="CFG_VIN2A_D23_OUT" offset="0xB00" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d23_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D2_IN" acronym="CFG_VIN2A_D2_IN" offset="0xB04" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D2_OEN" acronym="CFG_VIN2A_D2_OEN" offset="0xB08" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D2_OUT" acronym="CFG_VIN2A_D2_OUT" offset="0xB0C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D3_IN" acronym="CFG_VIN2A_D3_IN" offset="0xB10" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D3_OEN" acronym="CFG_VIN2A_D3_OEN" offset="0xB14" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D3_OUT" acronym="CFG_VIN2A_D3_OUT" offset="0xB18" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D4_IN" acronym="CFG_VIN2A_D4_IN" offset="0xB1C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d4_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D4_OEN" acronym="CFG_VIN2A_D4_OEN" offset="0xB20" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d4_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D4_OUT" acronym="CFG_VIN2A_D4_OUT" offset="0xB24" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d4_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D5_IN" acronym="CFG_VIN2A_D5_IN" offset="0xB28" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d5_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D5_OEN" acronym="CFG_VIN2A_D5_OEN" offset="0xB2C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d5_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D5_OUT" acronym="CFG_VIN2A_D5_OUT" offset="0xB30" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d5_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D6_IN" acronym="CFG_VIN2A_D6_IN" offset="0xB34" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d6_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D6_OEN" acronym="CFG_VIN2A_D6_OEN" offset="0xB38" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d6_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D6_OUT" acronym="CFG_VIN2A_D6_OUT" offset="0xB3C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d6_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D7_IN" acronym="CFG_VIN2A_D7_IN" offset="0xB40" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d7_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D7_OEN" acronym="CFG_VIN2A_D7_OEN" offset="0xB44" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d7_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D7_OUT" acronym="CFG_VIN2A_D7_OUT" offset="0xB48" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d7_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D8_IN" acronym="CFG_VIN2A_D8_IN" offset="0xB4C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d8_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D8_OEN" acronym="CFG_VIN2A_D8_OEN" offset="0xB50" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d8_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D8_OUT" acronym="CFG_VIN2A_D8_OUT" offset="0xB54" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d8_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D9_IN" acronym="CFG_VIN2A_D9_IN" offset="0xB58" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d9_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D9_OEN" acronym="CFG_VIN2A_D9_OEN" offset="0xB5C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d9_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_D9_OUT" acronym="CFG_VIN2A_D9_OUT" offset="0xB60" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_d9_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_DE0_IN" acronym="CFG_VIN2A_DE0_IN" offset="0xB64" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_de0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_DE0_OEN" acronym="CFG_VIN2A_DE0_OEN" offset="0xB68" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_de0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_DE0_OUT" acronym="CFG_VIN2A_DE0_OUT" offset="0xB6C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_de0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_FLD0_IN" acronym="CFG_VIN2A_FLD0_IN" offset="0xB70" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_fld0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_FLD0_OEN" acronym="CFG_VIN2A_FLD0_OEN" offset="0xB74" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_fld0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_FLD0_OUT" acronym="CFG_VIN2A_FLD0_OUT" offset="0xB78" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_fld0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_HSYNC0_IN" acronym="CFG_VIN2A_HSYNC0_IN" offset="0xB7C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_hsync0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_HSYNC0_OEN" acronym="CFG_VIN2A_HSYNC0_OEN" offset="0xB80" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_hsync0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_HSYNC0_OUT" acronym="CFG_VIN2A_HSYNC0_OUT" offset="0xB84" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_hsync0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_VSYNC0_IN" acronym="CFG_VIN2A_VSYNC0_IN" offset="0xB88" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_vsync0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_VSYNC0_OEN" acronym="CFG_VIN2A_VSYNC0_OEN" offset="0xB8C" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_vsync0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VIN2A_VSYNC0_OUT" acronym="CFG_VIN2A_VSYNC0_OUT" offset="0xB90" width="32" description="Delay Select Value in binary coded form for cfg_vin2a_vsync0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_CLK_IN" acronym="CFG_VOUT1_CLK_IN" offset="0xB94" width="32" description="Delay Select Value in binary coded form for cfg_vout1_clk_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_CLK_OEN" acronym="CFG_VOUT1_CLK_OEN" offset="0xB98" width="32" description="Delay Select Value in binary coded form for cfg_vout1_clk_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_CLK_OUT" acronym="CFG_VOUT1_CLK_OUT" offset="0xB9C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_clk_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D0_IN" acronym="CFG_VOUT1_D0_IN" offset="0xBA0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D0_OEN" acronym="CFG_VOUT1_D0_OEN" offset="0xBA4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D0_OUT" acronym="CFG_VOUT1_D0_OUT" offset="0xBA8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D10_IN" acronym="CFG_VOUT1_D10_IN" offset="0xBAC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d10_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D10_OEN" acronym="CFG_VOUT1_D10_OEN" offset="0xBB0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d10_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D10_OUT" acronym="CFG_VOUT1_D10_OUT" offset="0xBB4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d10_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D11_IN" acronym="CFG_VOUT1_D11_IN" offset="0xBB8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d11_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D11_OEN" acronym="CFG_VOUT1_D11_OEN" offset="0xBBC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d11_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D11_OUT" acronym="CFG_VOUT1_D11_OUT" offset="0xBC0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d11_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D12_IN" acronym="CFG_VOUT1_D12_IN" offset="0xBC4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d12_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D12_OEN" acronym="CFG_VOUT1_D12_OEN" offset="0xBC8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d12_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D12_OUT" acronym="CFG_VOUT1_D12_OUT" offset="0xBCC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d12_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D13_IN" acronym="CFG_VOUT1_D13_IN" offset="0xBD0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d13_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D13_OEN" acronym="CFG_VOUT1_D13_OEN" offset="0xBD4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d13_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D13_OUT" acronym="CFG_VOUT1_D13_OUT" offset="0xBD8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d13_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D14_IN" acronym="CFG_VOUT1_D14_IN" offset="0xBDC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d14_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D14_OEN" acronym="CFG_VOUT1_D14_OEN" offset="0xBE0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d14_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D14_OUT" acronym="CFG_VOUT1_D14_OUT" offset="0xBE4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d14_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D15_IN" acronym="CFG_VOUT1_D15_IN" offset="0xBE8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d15_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D15_OEN" acronym="CFG_VOUT1_D15_OEN" offset="0xBEC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d15_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D15_OUT" acronym="CFG_VOUT1_D15_OUT" offset="0xBF0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d15_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D16_IN" acronym="CFG_VOUT1_D16_IN" offset="0xBF4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d16_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D16_OEN" acronym="CFG_VOUT1_D16_OEN" offset="0xBF8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d16_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D16_OUT" acronym="CFG_VOUT1_D16_OUT" offset="0xBFC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d16_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D17_IN" acronym="CFG_VOUT1_D17_IN" offset="0xC00" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d17_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D17_OEN" acronym="CFG_VOUT1_D17_OEN" offset="0xC04" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d17_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D17_OUT" acronym="CFG_VOUT1_D17_OUT" offset="0xC08" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d17_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D18_IN" acronym="CFG_VOUT1_D18_IN" offset="0xC0C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d18_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D18_OEN" acronym="CFG_VOUT1_D18_OEN" offset="0xC10" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d18_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D18_OUT" acronym="CFG_VOUT1_D18_OUT" offset="0xC14" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d18_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D19_IN" acronym="CFG_VOUT1_D19_IN" offset="0xC18" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d19_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D19_OEN" acronym="CFG_VOUT1_D19_OEN" offset="0xC1C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d19_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D19_OUT" acronym="CFG_VOUT1_D19_OUT" offset="0xC20" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d19_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D1_IN" acronym="CFG_VOUT1_D1_IN" offset="0xC24" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D1_OEN" acronym="CFG_VOUT1_D1_OEN" offset="0xC28" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D1_OUT" acronym="CFG_VOUT1_D1_OUT" offset="0xC2C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D20_IN" acronym="CFG_VOUT1_D20_IN" offset="0xC30" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d20_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D20_OEN" acronym="CFG_VOUT1_D20_OEN" offset="0xC34" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d20_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D20_OUT" acronym="CFG_VOUT1_D20_OUT" offset="0xC38" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d20_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D21_IN" acronym="CFG_VOUT1_D21_IN" offset="0xC3C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d21_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D21_OEN" acronym="CFG_VOUT1_D21_OEN" offset="0xC40" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d21_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D21_OUT" acronym="CFG_VOUT1_D21_OUT" offset="0xC44" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d21_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D22_IN" acronym="CFG_VOUT1_D22_IN" offset="0xC48" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d22_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D22_OEN" acronym="CFG_VOUT1_D22_OEN" offset="0xC4C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d22_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D22_OUT" acronym="CFG_VOUT1_D22_OUT" offset="0xC50" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d22_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D23_IN" acronym="CFG_VOUT1_D23_IN" offset="0xC54" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d23_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D23_OEN" acronym="CFG_VOUT1_D23_OEN" offset="0xC58" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d23_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D23_OUT" acronym="CFG_VOUT1_D23_OUT" offset="0xC5C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d23_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D2_IN" acronym="CFG_VOUT1_D2_IN" offset="0xC60" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D2_OEN" acronym="CFG_VOUT1_D2_OEN" offset="0xC64" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D2_OUT" acronym="CFG_VOUT1_D2_OUT" offset="0xC68" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D3_IN" acronym="CFG_VOUT1_D3_IN" offset="0xC6C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D3_OEN" acronym="CFG_VOUT1_D3_OEN" offset="0xC70" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D3_OUT" acronym="CFG_VOUT1_D3_OUT" offset="0xC74" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D4_IN" acronym="CFG_VOUT1_D4_IN" offset="0xC78" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d4_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D4_OEN" acronym="CFG_VOUT1_D4_OEN" offset="0xC7C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d4_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D4_OUT" acronym="CFG_VOUT1_D4_OUT" offset="0xC80" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d4_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D5_IN" acronym="CFG_VOUT1_D5_IN" offset="0xC84" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d5_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D5_OEN" acronym="CFG_VOUT1_D5_OEN" offset="0xC88" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d5_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D5_OUT" acronym="CFG_VOUT1_D5_OUT" offset="0xC8C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d5_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D6_IN" acronym="CFG_VOUT1_D6_IN" offset="0xC90" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d6_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D6_OEN" acronym="CFG_VOUT1_D6_OEN" offset="0xC94" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d6_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D6_OUT" acronym="CFG_VOUT1_D6_OUT" offset="0xC98" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d6_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D7_IN" acronym="CFG_VOUT1_D7_IN" offset="0xC9C" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d7_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D7_OEN" acronym="CFG_VOUT1_D7_OEN" offset="0xCA0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d7_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D7_OUT" acronym="CFG_VOUT1_D7_OUT" offset="0xCA4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d7_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D8_IN" acronym="CFG_VOUT1_D8_IN" offset="0xCA8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d8_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D8_OEN" acronym="CFG_VOUT1_D8_OEN" offset="0xCAC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d8_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D8_OUT" acronym="CFG_VOUT1_D8_OUT" offset="0xCB0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d8_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D9_IN" acronym="CFG_VOUT1_D9_IN" offset="0xCB4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d9_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D9_OEN" acronym="CFG_VOUT1_D9_OEN" offset="0xCB8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d9_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_D9_OUT" acronym="CFG_VOUT1_D9_OUT" offset="0xCBC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_d9_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_DE_IN" acronym="CFG_VOUT1_DE_IN" offset="0xCC0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_de_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_DE_OEN" acronym="CFG_VOUT1_DE_OEN" offset="0xCC4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_de_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_DE_OUT" acronym="CFG_VOUT1_DE_OUT" offset="0xCC8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_de_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_FLD_IN" acronym="CFG_VOUT1_FLD_IN" offset="0xCCC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_fld_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_FLD_OEN" acronym="CFG_VOUT1_FLD_OEN" offset="0xCD0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_fld_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_FLD_OUT" acronym="CFG_VOUT1_FLD_OUT" offset="0xCD4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_fld_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_HSYNC_IN" acronym="CFG_VOUT1_HSYNC_IN" offset="0xCD8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_hsync_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_HSYNC_OEN" acronym="CFG_VOUT1_HSYNC_OEN" offset="0xCDC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_hsync_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_HSYNC_OUT" acronym="CFG_VOUT1_HSYNC_OUT" offset="0xCE0" width="32" description="Delay Select Value in binary coded form for cfg_vout1_hsync_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_VSYNC_IN" acronym="CFG_VOUT1_VSYNC_IN" offset="0xCE4" width="32" description="Delay Select Value in binary coded form for cfg_vout1_vsync_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_VSYNC_OEN" acronym="CFG_VOUT1_VSYNC_OEN" offset="0xCE8" width="32" description="Delay Select Value in binary coded form for cfg_vout1_vsync_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_VOUT1_VSYNC_OUT" acronym="CFG_VOUT1_VSYNC_OUT" offset="0xCEC" width="32" description="Delay Select Value in binary coded form for cfg_vout1_vsync_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK0_IN" acronym="CFG_XREF_CLK0_IN" offset="0xCF0" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk0_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK0_OEN" acronym="CFG_XREF_CLK0_OEN" offset="0xCF4" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk0_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK0_OUT" acronym="CFG_XREF_CLK0_OUT" offset="0xCF8" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk0_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK1_IN" acronym="CFG_XREF_CLK1_IN" offset="0xCFC" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk1_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK1_OEN" acronym="CFG_XREF_CLK1_OEN" offset="0xD00" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk1_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK1_OUT" acronym="CFG_XREF_CLK1_OUT" offset="0xD04" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk1_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK2_IN" acronym="CFG_XREF_CLK2_IN" offset="0xD08" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk2_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK2_OEN" acronym="CFG_XREF_CLK2_OEN" offset="0xD0C" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk2_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK2_OUT" acronym="CFG_XREF_CLK2_OUT" offset="0xD10" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk2_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK3_IN" acronym="CFG_XREF_CLK3_IN" offset="0xD14" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk3_in interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK3_OEN" acronym="CFG_XREF_CLK3_OEN" offset="0xD18" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk3_oen interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_XREF_CLK3_OUT" acronym="CFG_XREF_CLK3_OUT" offset="0xD1C" width="32" description="Delay Select Value in binary coded form for cfg_xref_clk3_out interface">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIGNATURE" width="6" begin="17" end="12" resetval="0x0" description="Write to this register will succeed only if data on these bits carries a signature of 6'h29 (6'b101001)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOCK_BIT" width="1" begin="10" end="10" resetval="0x0" description="When '1', prevents HW update to this MMR. When '0', allows HW update of this MMR." range="" rwaccess="RW"/>
    <bitfield id="BINARY_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Delay Select Value in binary coded form. Indicates the number of coarse (9:5) and fine (4:0) delay elements to be used on the delay line connected to this pad." range="" rwaccess="RW"/>
  </register>
</module>
