// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/05/2024 01:11:03"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fetch (
	PC_out,
	instruction,
	branch_addr,
	jump_addr,
	branch_decision,
	jump_decision,
	reset,
	clock);
output 	[31:0] PC_out;
output 	[31:0] instruction;
input 	[31:0] branch_addr;
input 	[31:0] jump_addr;
input 	branch_decision;
input 	jump_decision;
input 	reset;
input 	clock;

// Design Ports Information
// PC_out[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[16]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[17]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[18]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[19]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[20]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[21]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[22]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[23]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[24]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[25]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[26]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[27]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[28]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[29]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[30]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[31]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[12]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[16]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[17]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[18]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[19]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[20]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[21]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[22]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[23]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[24]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[25]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[26]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[27]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[28]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[29]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[30]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[31]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_decision	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[0]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_decision	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[2]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[2]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[3]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[3]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[4]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[5]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[5]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[6]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[7]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[8]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[8]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[9]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[9]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[10]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[10]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[11]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[11]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[12]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[13]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[13]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[14]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[14]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[15]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[15]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[16]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[16]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[17]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[17]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[18]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[18]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[19]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[19]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[20]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[20]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[21]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[21]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[22]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[22]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[23]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[23]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[24]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[24]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[25]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[25]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[26]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[26]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[27]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[27]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[28]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[28]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[29]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[29]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[30]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[30]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[31]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[31]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PC_out[0]~output_o ;
wire \PC_out[1]~output_o ;
wire \PC_out[2]~output_o ;
wire \PC_out[3]~output_o ;
wire \PC_out[4]~output_o ;
wire \PC_out[5]~output_o ;
wire \PC_out[6]~output_o ;
wire \PC_out[7]~output_o ;
wire \PC_out[8]~output_o ;
wire \PC_out[9]~output_o ;
wire \PC_out[10]~output_o ;
wire \PC_out[11]~output_o ;
wire \PC_out[12]~output_o ;
wire \PC_out[13]~output_o ;
wire \PC_out[14]~output_o ;
wire \PC_out[15]~output_o ;
wire \PC_out[16]~output_o ;
wire \PC_out[17]~output_o ;
wire \PC_out[18]~output_o ;
wire \PC_out[19]~output_o ;
wire \PC_out[20]~output_o ;
wire \PC_out[21]~output_o ;
wire \PC_out[22]~output_o ;
wire \PC_out[23]~output_o ;
wire \PC_out[24]~output_o ;
wire \PC_out[25]~output_o ;
wire \PC_out[26]~output_o ;
wire \PC_out[27]~output_o ;
wire \PC_out[28]~output_o ;
wire \PC_out[29]~output_o ;
wire \PC_out[30]~output_o ;
wire \PC_out[31]~output_o ;
wire \instruction[0]~output_o ;
wire \instruction[1]~output_o ;
wire \instruction[2]~output_o ;
wire \instruction[3]~output_o ;
wire \instruction[4]~output_o ;
wire \instruction[5]~output_o ;
wire \instruction[6]~output_o ;
wire \instruction[7]~output_o ;
wire \instruction[8]~output_o ;
wire \instruction[9]~output_o ;
wire \instruction[10]~output_o ;
wire \instruction[11]~output_o ;
wire \instruction[12]~output_o ;
wire \instruction[13]~output_o ;
wire \instruction[14]~output_o ;
wire \instruction[15]~output_o ;
wire \instruction[16]~output_o ;
wire \instruction[17]~output_o ;
wire \instruction[18]~output_o ;
wire \instruction[19]~output_o ;
wire \instruction[20]~output_o ;
wire \instruction[21]~output_o ;
wire \instruction[22]~output_o ;
wire \instruction[23]~output_o ;
wire \instruction[24]~output_o ;
wire \instruction[25]~output_o ;
wire \instruction[26]~output_o ;
wire \instruction[27]~output_o ;
wire \instruction[28]~output_o ;
wire \instruction[29]~output_o ;
wire \instruction[30]~output_o ;
wire \instruction[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \branch_decision~input_o ;
wire \branch_addr[0]~input_o ;
wire \jump_addr[0]~input_o ;
wire \jump_decision~input_o ;
wire \pc[0]~feeder_combout ;
wire \pc~0_combout ;
wire \pc~1_combout ;
wire \PC_out[0]~reg0_q ;
wire \branch_addr[1]~input_o ;
wire \jump_addr[1]~input_o ;
wire \pc[1]~feeder_combout ;
wire \pc~2_combout ;
wire \pc~3_combout ;
wire \PC_out[1]~reg0_q ;
wire \jump_addr[2]~input_o ;
wire \branch_addr[2]~input_o ;
wire \mem.raddr_a[0]~0_combout ;
wire \mem.raddr_a[0]~1_combout ;
wire \Add0~0_combout ;
wire \Add0~2_combout ;
wire \PC_out[2]~reg0_q ;
wire \jump_addr[3]~input_o ;
wire \branch_addr[3]~input_o ;
wire \mem.raddr_a[1]~2_combout ;
wire \pc[3]~feeder_combout ;
wire \mem.raddr_a[1]~3_combout ;
wire \Add0~1 ;
wire \Add0~3_combout ;
wire \Add0~5_combout ;
wire \PC_out[3]~reg0_q ;
wire \branch_addr[4]~input_o ;
wire \jump_addr[4]~input_o ;
wire \mem.raddr_a[2]~4_combout ;
wire \mem.raddr_a[2]~5_combout ;
wire \Add0~4 ;
wire \Add0~6_combout ;
wire \Add0~8_combout ;
wire \PC_out[4]~reg0_q ;
wire \branch_addr[5]~input_o ;
wire \jump_addr[5]~input_o ;
wire \pc[5]~feeder_combout ;
wire \mem.raddr_a[3]~6_combout ;
wire \mem.raddr_a[3]~7_combout ;
wire \Add0~7 ;
wire \Add0~9_combout ;
wire \Add0~11_combout ;
wire \PC_out[5]~reg0_q ;
wire \branch_addr[6]~input_o ;
wire \jump_addr[6]~input_o ;
wire \pc~4_combout ;
wire \pc~5_combout ;
wire \Add0~10 ;
wire \Add0~12_combout ;
wire \Add0~14_combout ;
wire \PC_out[6]~reg0_q ;
wire \branch_addr[7]~input_o ;
wire \jump_addr[7]~input_o ;
wire \pc~6_combout ;
wire \pc~7_combout ;
wire \Add0~13 ;
wire \Add0~15_combout ;
wire \Add0~17_combout ;
wire \PC_out[7]~reg0_q ;
wire \branch_addr[8]~input_o ;
wire \jump_addr[8]~input_o ;
wire \pc~8_combout ;
wire \pc~9_combout ;
wire \Add0~16 ;
wire \Add0~18_combout ;
wire \Add0~20_combout ;
wire \PC_out[8]~reg0_q ;
wire \branch_addr[9]~input_o ;
wire \jump_addr[9]~input_o ;
wire \pc[9]~feeder_combout ;
wire \pc~10_combout ;
wire \pc~11_combout ;
wire \Add0~19 ;
wire \Add0~21_combout ;
wire \Add0~23_combout ;
wire \PC_out[9]~reg0_q ;
wire \branch_addr[10]~input_o ;
wire \jump_addr[10]~input_o ;
wire \pc[10]~feeder_combout ;
wire \pc~12_combout ;
wire \pc~13_combout ;
wire \Add0~22 ;
wire \Add0~24_combout ;
wire \Add0~26_combout ;
wire \PC_out[10]~reg0_q ;
wire \branch_addr[11]~input_o ;
wire \jump_addr[11]~input_o ;
wire \pc[11]~feeder_combout ;
wire \pc~14_combout ;
wire \pc~15_combout ;
wire \Add0~25 ;
wire \Add0~27_combout ;
wire \Add0~29_combout ;
wire \PC_out[11]~reg0_q ;
wire \branch_addr[12]~input_o ;
wire \jump_addr[12]~input_o ;
wire \pc[12]~feeder_combout ;
wire \pc~16_combout ;
wire \pc~17_combout ;
wire \Add0~28 ;
wire \Add0~30_combout ;
wire \Add0~32_combout ;
wire \PC_out[12]~reg0_q ;
wire \branch_addr[13]~input_o ;
wire \jump_addr[13]~input_o ;
wire \pc[13]~feeder_combout ;
wire \pc~18_combout ;
wire \pc~19_combout ;
wire \Add0~31 ;
wire \Add0~33_combout ;
wire \Add0~35_combout ;
wire \PC_out[13]~reg0_q ;
wire \branch_addr[14]~input_o ;
wire \jump_addr[14]~input_o ;
wire \pc~20_combout ;
wire \pc~21_combout ;
wire \Add0~34 ;
wire \Add0~36_combout ;
wire \Add0~38_combout ;
wire \PC_out[14]~reg0_q ;
wire \branch_addr[15]~input_o ;
wire \jump_addr[15]~input_o ;
wire \pc~22_combout ;
wire \pc~23_combout ;
wire \Add0~37 ;
wire \Add0~39_combout ;
wire \Add0~41_combout ;
wire \PC_out[15]~reg0_q ;
wire \branch_addr[16]~input_o ;
wire \jump_addr[16]~input_o ;
wire \pc~24_combout ;
wire \pc~25_combout ;
wire \Add0~40 ;
wire \Add0~42_combout ;
wire \Add0~44_combout ;
wire \PC_out[16]~reg0_q ;
wire \branch_addr[17]~input_o ;
wire \jump_addr[17]~input_o ;
wire \pc~26_combout ;
wire \pc~27_combout ;
wire \Add0~43 ;
wire \Add0~45_combout ;
wire \Add0~47_combout ;
wire \PC_out[17]~reg0_q ;
wire \branch_addr[18]~input_o ;
wire \jump_addr[18]~input_o ;
wire \pc~28_combout ;
wire \pc~29_combout ;
wire \Add0~46 ;
wire \Add0~48_combout ;
wire \Add0~50_combout ;
wire \PC_out[18]~reg0_q ;
wire \branch_addr[19]~input_o ;
wire \jump_addr[19]~input_o ;
wire \pc~30_combout ;
wire \pc~31_combout ;
wire \Add0~49 ;
wire \Add0~51_combout ;
wire \Add0~53_combout ;
wire \PC_out[19]~reg0_q ;
wire \branch_addr[20]~input_o ;
wire \jump_addr[20]~input_o ;
wire \pc~32_combout ;
wire \pc~33_combout ;
wire \Add0~52 ;
wire \Add0~54_combout ;
wire \Add0~56_combout ;
wire \PC_out[20]~reg0_q ;
wire \branch_addr[21]~input_o ;
wire \jump_addr[21]~input_o ;
wire \pc~34_combout ;
wire \pc~35_combout ;
wire \Add0~55 ;
wire \Add0~57_combout ;
wire \Add0~59_combout ;
wire \PC_out[21]~reg0_q ;
wire \branch_addr[22]~input_o ;
wire \jump_addr[22]~input_o ;
wire \pc[22]~feeder_combout ;
wire \pc~36_combout ;
wire \pc~37_combout ;
wire \Add0~58 ;
wire \Add0~60_combout ;
wire \Add0~62_combout ;
wire \PC_out[22]~reg0_q ;
wire \branch_addr[23]~input_o ;
wire \jump_addr[23]~input_o ;
wire \pc~38_combout ;
wire \pc~39_combout ;
wire \Add0~61 ;
wire \Add0~63_combout ;
wire \Add0~65_combout ;
wire \PC_out[23]~reg0_q ;
wire \branch_addr[24]~input_o ;
wire \jump_addr[24]~input_o ;
wire \pc~40_combout ;
wire \pc~41_combout ;
wire \Add0~64 ;
wire \Add0~66_combout ;
wire \Add0~68_combout ;
wire \PC_out[24]~reg0_q ;
wire \branch_addr[25]~input_o ;
wire \jump_addr[25]~input_o ;
wire \pc~42_combout ;
wire \pc~43_combout ;
wire \Add0~67 ;
wire \Add0~69_combout ;
wire \Add0~71_combout ;
wire \PC_out[25]~reg0_q ;
wire \branch_addr[26]~input_o ;
wire \jump_addr[26]~input_o ;
wire \pc~44_combout ;
wire \pc~45_combout ;
wire \Add0~70 ;
wire \Add0~72_combout ;
wire \Add0~74_combout ;
wire \PC_out[26]~reg0_q ;
wire \branch_addr[27]~input_o ;
wire \jump_addr[27]~input_o ;
wire \pc~46_combout ;
wire \pc~47_combout ;
wire \Add0~73 ;
wire \Add0~75_combout ;
wire \Add0~77_combout ;
wire \PC_out[27]~reg0_q ;
wire \branch_addr[28]~input_o ;
wire \jump_addr[28]~input_o ;
wire \pc~48_combout ;
wire \pc~49_combout ;
wire \Add0~76 ;
wire \Add0~78_combout ;
wire \Add0~80_combout ;
wire \PC_out[28]~reg0_q ;
wire \branch_addr[29]~input_o ;
wire \jump_addr[29]~input_o ;
wire \pc[29]~feeder_combout ;
wire \pc~50_combout ;
wire \pc~51_combout ;
wire \Add0~79 ;
wire \Add0~81_combout ;
wire \Add0~83_combout ;
wire \PC_out[29]~reg0_q ;
wire \branch_addr[30]~input_o ;
wire \jump_addr[30]~input_o ;
wire \pc~52_combout ;
wire \pc~53_combout ;
wire \Add0~82 ;
wire \Add0~84_combout ;
wire \Add0~86_combout ;
wire \PC_out[30]~reg0_q ;
wire \branch_addr[31]~input_o ;
wire \jump_addr[31]~input_o ;
wire \pc~54_combout ;
wire \pc~55_combout ;
wire \Add0~85 ;
wire \Add0~87_combout ;
wire \Add0~89_combout ;
wire \PC_out[31]~reg0_q ;
wire \mem~10_combout ;
wire \instruction~0_combout ;
wire \instruction[0]~reg0feeder_combout ;
wire \instruction[0]~reg0_q ;
wire \mem~2_combout ;
wire \instruction[1]~reg0_q ;
wire \instruction~1_combout ;
wire \instruction[2]~reg0feeder_combout ;
wire \instruction[2]~reg0_q ;
wire \instruction~2_combout ;
wire \instruction[3]~reg0feeder_combout ;
wire \instruction[3]~reg0_q ;
wire \instruction[4]~reg0feeder_combout ;
wire \instruction[4]~reg0_q ;
wire \mem~3_combout ;
wire \instruction~3_combout ;
wire \instruction[5]~reg0_q ;
wire \instruction[6]~reg0feeder_combout ;
wire \instruction[6]~reg0_q ;
wire \instruction[7]~reg0feeder_combout ;
wire \instruction[7]~reg0_q ;
wire \instruction[8]~reg0feeder_combout ;
wire \instruction[8]~reg0_q ;
wire \instruction[9]~reg0feeder_combout ;
wire \instruction[9]~reg0_q ;
wire \instruction[10]~reg0feeder_combout ;
wire \instruction[10]~reg0_q ;
wire \instruction[11]~reg0feeder_combout ;
wire \instruction[11]~reg0_q ;
wire \instruction[12]~reg0feeder_combout ;
wire \instruction[12]~reg0_q ;
wire \instruction[13]~reg0feeder_combout ;
wire \instruction[13]~reg0_q ;
wire \instruction[14]~reg0feeder_combout ;
wire \instruction[14]~reg0_q ;
wire \instruction[15]~reg0feeder_combout ;
wire \instruction[15]~reg0_q ;
wire \instruction[16]~reg0_q ;
wire \mem~4_combout ;
wire \instruction[17]~reg0_q ;
wire \instruction[18]~reg0_q ;
wire \instruction[21]~reg0feeder_combout ;
wire \instruction[21]~reg0_q ;
wire \mem~5_combout ;
wire \instruction[22]~reg0_q ;
wire \mem~6_combout ;
wire \instruction[23]~reg0_q ;
wire \mem~7_combout ;
wire \instruction~4_combout ;
wire \instruction[26]~reg0feeder_combout ;
wire \instruction[26]~reg0_q ;
wire \mem~8_combout ;
wire \instruction[27]~reg0_q ;
wire \instruction[28]~reg0_q ;
wire \mem~9_combout ;
wire \instruction[29]~reg0_q ;
wire \instruction[31]~reg0_q ;
wire [31:0] pc;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \PC_out[0]~output (
	.i(\PC_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \PC_out[1]~output (
	.i(\PC_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \PC_out[2]~output (
	.i(\PC_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \PC_out[3]~output (
	.i(\PC_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \PC_out[4]~output (
	.i(\PC_out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \PC_out[5]~output (
	.i(\PC_out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \PC_out[6]~output (
	.i(\PC_out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \PC_out[7]~output (
	.i(\PC_out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \PC_out[8]~output (
	.i(\PC_out[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \PC_out[9]~output (
	.i(\PC_out[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \PC_out[10]~output (
	.i(\PC_out[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \PC_out[11]~output (
	.i(\PC_out[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \PC_out[12]~output (
	.i(\PC_out[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \PC_out[13]~output (
	.i(\PC_out[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \PC_out[14]~output (
	.i(\PC_out[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \PC_out[15]~output (
	.i(\PC_out[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \PC_out[16]~output (
	.i(\PC_out[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[16]~output .bus_hold = "false";
defparam \PC_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \PC_out[17]~output (
	.i(\PC_out[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[17]~output .bus_hold = "false";
defparam \PC_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \PC_out[18]~output (
	.i(\PC_out[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[18]~output .bus_hold = "false";
defparam \PC_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \PC_out[19]~output (
	.i(\PC_out[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[19]~output .bus_hold = "false";
defparam \PC_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \PC_out[20]~output (
	.i(\PC_out[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[20]~output .bus_hold = "false";
defparam \PC_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \PC_out[21]~output (
	.i(\PC_out[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[21]~output .bus_hold = "false";
defparam \PC_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \PC_out[22]~output (
	.i(\PC_out[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[22]~output .bus_hold = "false";
defparam \PC_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \PC_out[23]~output (
	.i(\PC_out[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[23]~output .bus_hold = "false";
defparam \PC_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \PC_out[24]~output (
	.i(\PC_out[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[24]~output .bus_hold = "false";
defparam \PC_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \PC_out[25]~output (
	.i(\PC_out[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[25]~output .bus_hold = "false";
defparam \PC_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \PC_out[26]~output (
	.i(\PC_out[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[26]~output .bus_hold = "false";
defparam \PC_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \PC_out[27]~output (
	.i(\PC_out[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[27]~output .bus_hold = "false";
defparam \PC_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \PC_out[28]~output (
	.i(\PC_out[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[28]~output .bus_hold = "false";
defparam \PC_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \PC_out[29]~output (
	.i(\PC_out[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[29]~output .bus_hold = "false";
defparam \PC_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \PC_out[30]~output (
	.i(\PC_out[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[30]~output .bus_hold = "false";
defparam \PC_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \PC_out[31]~output (
	.i(\PC_out[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[31]~output .bus_hold = "false";
defparam \PC_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \instruction[0]~output (
	.i(\instruction[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[0]~output .bus_hold = "false";
defparam \instruction[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \instruction[1]~output (
	.i(\instruction[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[1]~output .bus_hold = "false";
defparam \instruction[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \instruction[2]~output (
	.i(\instruction[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[2]~output .bus_hold = "false";
defparam \instruction[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \instruction[3]~output (
	.i(\instruction[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[3]~output .bus_hold = "false";
defparam \instruction[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \instruction[4]~output (
	.i(\instruction[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[4]~output .bus_hold = "false";
defparam \instruction[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \instruction[5]~output (
	.i(\instruction[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[5]~output .bus_hold = "false";
defparam \instruction[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \instruction[6]~output (
	.i(\instruction[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[6]~output .bus_hold = "false";
defparam \instruction[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \instruction[7]~output (
	.i(\instruction[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[7]~output .bus_hold = "false";
defparam \instruction[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \instruction[8]~output (
	.i(\instruction[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[8]~output .bus_hold = "false";
defparam \instruction[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \instruction[9]~output (
	.i(\instruction[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[9]~output .bus_hold = "false";
defparam \instruction[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \instruction[10]~output (
	.i(\instruction[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[10]~output .bus_hold = "false";
defparam \instruction[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \instruction[11]~output (
	.i(\instruction[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[11]~output .bus_hold = "false";
defparam \instruction[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \instruction[12]~output (
	.i(\instruction[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[12]~output .bus_hold = "false";
defparam \instruction[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \instruction[13]~output (
	.i(\instruction[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[13]~output .bus_hold = "false";
defparam \instruction[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \instruction[14]~output (
	.i(\instruction[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[14]~output .bus_hold = "false";
defparam \instruction[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \instruction[15]~output (
	.i(\instruction[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[15]~output .bus_hold = "false";
defparam \instruction[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \instruction[16]~output (
	.i(\instruction[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[16]~output .bus_hold = "false";
defparam \instruction[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \instruction[17]~output (
	.i(\instruction[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[17]~output .bus_hold = "false";
defparam \instruction[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \instruction[18]~output (
	.i(\instruction[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[18]~output .bus_hold = "false";
defparam \instruction[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \instruction[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[19]~output .bus_hold = "false";
defparam \instruction[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \instruction[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[20]~output .bus_hold = "false";
defparam \instruction[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \instruction[21]~output (
	.i(\instruction[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[21]~output .bus_hold = "false";
defparam \instruction[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \instruction[22]~output (
	.i(\instruction[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[22]~output .bus_hold = "false";
defparam \instruction[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \instruction[23]~output (
	.i(\instruction[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[23]~output .bus_hold = "false";
defparam \instruction[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \instruction[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[24]~output .bus_hold = "false";
defparam \instruction[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \instruction[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[25]~output .bus_hold = "false";
defparam \instruction[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \instruction[26]~output (
	.i(\instruction[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[26]~output .bus_hold = "false";
defparam \instruction[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \instruction[27]~output (
	.i(\instruction[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[27]~output .bus_hold = "false";
defparam \instruction[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \instruction[28]~output (
	.i(\instruction[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[28]~output .bus_hold = "false";
defparam \instruction[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \instruction[29]~output (
	.i(\instruction[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[29]~output .bus_hold = "false";
defparam \instruction[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \instruction[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[30]~output .bus_hold = "false";
defparam \instruction[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \instruction[31]~output (
	.i(\instruction[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[31]~output .bus_hold = "false";
defparam \instruction[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \branch_decision~input (
	.i(branch_decision),
	.ibar(gnd),
	.o(\branch_decision~input_o ));
// synopsys translate_off
defparam \branch_decision~input .bus_hold = "false";
defparam \branch_decision~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \branch_addr[0]~input (
	.i(branch_addr[0]),
	.ibar(gnd),
	.o(\branch_addr[0]~input_o ));
// synopsys translate_off
defparam \branch_addr[0]~input .bus_hold = "false";
defparam \branch_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N8
cycloneive_io_ibuf \jump_addr[0]~input (
	.i(jump_addr[0]),
	.ibar(gnd),
	.o(\jump_addr[0]~input_o ));
// synopsys translate_off
defparam \jump_addr[0]~input .bus_hold = "false";
defparam \jump_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \jump_decision~input (
	.i(jump_decision),
	.ibar(gnd),
	.o(\jump_decision~input_o ));
// synopsys translate_off
defparam \jump_decision~input .bus_hold = "false";
defparam \jump_decision~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y70_N2
cycloneive_lcell_comb \pc[0]~feeder (
// Equation(s):
// \pc[0]~feeder_combout  = \pc~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc~1_combout ),
	.cin(gnd),
	.combout(\pc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[0]~feeder .lut_mask = 16'hFF00;
defparam \pc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y70_N3
dffeas \pc[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[0] .is_wysiwyg = "true";
defparam \pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y70_N12
cycloneive_lcell_comb \pc~0 (
// Equation(s):
// \pc~0_combout  = (\jump_decision~input_o  & (\jump_addr[0]~input_o )) # (!\jump_decision~input_o  & ((pc[0])))

	.dataa(\jump_addr[0]~input_o ),
	.datab(gnd),
	.datac(\jump_decision~input_o ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc~0 .lut_mask = 16'hAFA0;
defparam \pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y70_N16
cycloneive_lcell_comb \pc~1 (
// Equation(s):
// \pc~1_combout  = (!\reset~input_o  & ((\branch_decision~input_o  & (\branch_addr[0]~input_o )) # (!\branch_decision~input_o  & ((\pc~0_combout )))))

	.dataa(\reset~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[0]~input_o ),
	.datad(\pc~0_combout ),
	.cin(gnd),
	.combout(\pc~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc~1 .lut_mask = 16'h5140;
defparam \pc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y70_N17
dffeas \PC_out[0]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[0]~reg0 .is_wysiwyg = "true";
defparam \PC_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y67_N15
cycloneive_io_ibuf \branch_addr[1]~input (
	.i(branch_addr[1]),
	.ibar(gnd),
	.o(\branch_addr[1]~input_o ));
// synopsys translate_off
defparam \branch_addr[1]~input .bus_hold = "false";
defparam \branch_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \jump_addr[1]~input (
	.i(jump_addr[1]),
	.ibar(gnd),
	.o(\jump_addr[1]~input_o ));
// synopsys translate_off
defparam \jump_addr[1]~input .bus_hold = "false";
defparam \jump_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y70_N6
cycloneive_lcell_comb \pc[1]~feeder (
// Equation(s):
// \pc[1]~feeder_combout  = \pc~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc~3_combout ),
	.cin(gnd),
	.combout(\pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[1]~feeder .lut_mask = 16'hFF00;
defparam \pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y70_N7
dffeas \pc[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[1] .is_wysiwyg = "true";
defparam \pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y70_N20
cycloneive_lcell_comb \pc~2 (
// Equation(s):
// \pc~2_combout  = (\jump_decision~input_o  & (\jump_addr[1]~input_o )) # (!\jump_decision~input_o  & ((pc[1])))

	.dataa(gnd),
	.datab(\jump_addr[1]~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\pc~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc~2 .lut_mask = 16'hCFC0;
defparam \pc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y70_N10
cycloneive_lcell_comb \pc~3 (
// Equation(s):
// \pc~3_combout  = (!\reset~input_o  & ((\branch_decision~input_o  & (\branch_addr[1]~input_o )) # (!\branch_decision~input_o  & ((\pc~2_combout )))))

	.dataa(\reset~input_o ),
	.datab(\branch_addr[1]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(\pc~2_combout ),
	.cin(gnd),
	.combout(\pc~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc~3 .lut_mask = 16'h4540;
defparam \pc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y70_N11
dffeas \PC_out[1]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[1]~reg0 .is_wysiwyg = "true";
defparam \PC_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N22
cycloneive_io_ibuf \jump_addr[2]~input (
	.i(jump_addr[2]),
	.ibar(gnd),
	.o(\jump_addr[2]~input_o ));
// synopsys translate_off
defparam \jump_addr[2]~input .bus_hold = "false";
defparam \jump_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \branch_addr[2]~input (
	.i(branch_addr[2]),
	.ibar(gnd),
	.o(\branch_addr[2]~input_o ));
// synopsys translate_off
defparam \branch_addr[2]~input .bus_hold = "false";
defparam \branch_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N28
cycloneive_lcell_comb \mem.raddr_a[0]~0 (
// Equation(s):
// \mem.raddr_a[0]~0_combout  = (\branch_decision~input_o  & ((\branch_addr[2]~input_o ))) # (!\branch_decision~input_o  & (!\jump_decision~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(gnd),
	.datad(\branch_addr[2]~input_o ),
	.cin(gnd),
	.combout(\mem.raddr_a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_a[0]~0 .lut_mask = 16'hBB11;
defparam \mem.raddr_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N29
dffeas \pc[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[2] .is_wysiwyg = "true";
defparam \pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N10
cycloneive_lcell_comb \mem.raddr_a[0]~1 (
// Equation(s):
// \mem.raddr_a[0]~1_combout  = (\mem.raddr_a[0]~0_combout  & (((\branch_decision~input_o ) # (pc[2])))) # (!\mem.raddr_a[0]~0_combout  & (\jump_addr[2]~input_o  & (!\branch_decision~input_o )))

	.dataa(\jump_addr[2]~input_o ),
	.datab(\mem.raddr_a[0]~0_combout ),
	.datac(\branch_decision~input_o ),
	.datad(pc[2]),
	.cin(gnd),
	.combout(\mem.raddr_a[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_a[0]~1 .lut_mask = 16'hCEC2;
defparam \mem.raddr_a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N2
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \mem.raddr_a[0]~1_combout  $ (VCC)
// \Add0~1  = CARRY(\mem.raddr_a[0]~1_combout )

	.dataa(gnd),
	.datab(\mem.raddr_a[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N14
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (!\reset~input_o  & \Add0~0_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3300;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N9
dffeas \PC_out[2]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[2]~reg0 .is_wysiwyg = "true";
defparam \PC_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \jump_addr[3]~input (
	.i(jump_addr[3]),
	.ibar(gnd),
	.o(\jump_addr[3]~input_o ));
// synopsys translate_off
defparam \jump_addr[3]~input .bus_hold = "false";
defparam \jump_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N22
cycloneive_io_ibuf \branch_addr[3]~input (
	.i(branch_addr[3]),
	.ibar(gnd),
	.o(\branch_addr[3]~input_o ));
// synopsys translate_off
defparam \branch_addr[3]~input .bus_hold = "false";
defparam \branch_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N18
cycloneive_lcell_comb \mem.raddr_a[1]~2 (
// Equation(s):
// \mem.raddr_a[1]~2_combout  = (\branch_decision~input_o  & ((\branch_addr[3]~input_o ))) # (!\branch_decision~input_o  & (!\jump_decision~input_o ))

	.dataa(\jump_decision~input_o ),
	.datab(gnd),
	.datac(\branch_decision~input_o ),
	.datad(\branch_addr[3]~input_o ),
	.cin(gnd),
	.combout(\mem.raddr_a[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_a[1]~2 .lut_mask = 16'hF505;
defparam \mem.raddr_a[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N12
cycloneive_lcell_comb \pc[3]~feeder (
// Equation(s):
// \pc[3]~feeder_combout  = \Add0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[3]~feeder .lut_mask = 16'hF0F0;
defparam \pc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N13
dffeas \pc[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[3] .is_wysiwyg = "true";
defparam \pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N4
cycloneive_lcell_comb \mem.raddr_a[1]~3 (
// Equation(s):
// \mem.raddr_a[1]~3_combout  = (\mem.raddr_a[1]~2_combout  & (((\branch_decision~input_o ) # (pc[3])))) # (!\mem.raddr_a[1]~2_combout  & (\jump_addr[3]~input_o  & (!\branch_decision~input_o )))

	.dataa(\jump_addr[3]~input_o ),
	.datab(\mem.raddr_a[1]~2_combout ),
	.datac(\branch_decision~input_o ),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\mem.raddr_a[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_a[1]~3 .lut_mask = 16'hCEC2;
defparam \mem.raddr_a[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N4
cycloneive_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (\mem.raddr_a[1]~3_combout  & (!\Add0~1 )) # (!\mem.raddr_a[1]~3_combout  & ((\Add0~1 ) # (GND)))
// \Add0~4  = CARRY((!\Add0~1 ) # (!\mem.raddr_a[1]~3_combout ))

	.dataa(\mem.raddr_a[1]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~3_combout ),
	.cout(\Add0~4 ));
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'h5A5F;
defparam \Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N8
cycloneive_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\Add0~3_combout  & !\reset~input_o )

	.dataa(\Add0~3_combout ),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'h2222;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N15
dffeas \PC_out[3]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[3]~reg0 .is_wysiwyg = "true";
defparam \PC_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \branch_addr[4]~input (
	.i(branch_addr[4]),
	.ibar(gnd),
	.o(\branch_addr[4]~input_o ));
// synopsys translate_off
defparam \branch_addr[4]~input .bus_hold = "false";
defparam \branch_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \jump_addr[4]~input (
	.i(jump_addr[4]),
	.ibar(gnd),
	.o(\jump_addr[4]~input_o ));
// synopsys translate_off
defparam \jump_addr[4]~input .bus_hold = "false";
defparam \jump_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y69_N15
dffeas \pc[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[4] .is_wysiwyg = "true";
defparam \pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N14
cycloneive_lcell_comb \mem.raddr_a[2]~4 (
// Equation(s):
// \mem.raddr_a[2]~4_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[4]~input_o )) # (!\jump_decision~input_o  & ((pc[4])))))

	.dataa(\jump_addr[4]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(pc[4]),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\mem.raddr_a[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_a[2]~4 .lut_mask = 16'h2230;
defparam \mem.raddr_a[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N0
cycloneive_lcell_comb \mem.raddr_a[2]~5 (
// Equation(s):
// \mem.raddr_a[2]~5_combout  = (\mem.raddr_a[2]~4_combout ) # ((\branch_addr[4]~input_o  & \branch_decision~input_o ))

	.dataa(gnd),
	.datab(\branch_addr[4]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(\mem.raddr_a[2]~4_combout ),
	.cin(gnd),
	.combout(\mem.raddr_a[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_a[2]~5 .lut_mask = 16'hFFC0;
defparam \mem.raddr_a[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\mem.raddr_a[2]~5_combout  & (\Add0~4  $ (GND))) # (!\mem.raddr_a[2]~5_combout  & (!\Add0~4  & VCC))
// \Add0~7  = CARRY((\mem.raddr_a[2]~5_combout  & !\Add0~4 ))

	.dataa(gnd),
	.datab(\mem.raddr_a[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~4 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hC30C;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N16
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (!\reset~input_o  & \Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h0F00;
defparam \Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y69_N17
dffeas \PC_out[4]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[4]~reg0 .is_wysiwyg = "true";
defparam \PC_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \branch_addr[5]~input (
	.i(branch_addr[5]),
	.ibar(gnd),
	.o(\branch_addr[5]~input_o ));
// synopsys translate_off
defparam \branch_addr[5]~input .bus_hold = "false";
defparam \branch_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \jump_addr[5]~input (
	.i(jump_addr[5]),
	.ibar(gnd),
	.o(\jump_addr[5]~input_o ));
// synopsys translate_off
defparam \jump_addr[5]~input .bus_hold = "false";
defparam \jump_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N6
cycloneive_lcell_comb \pc[5]~feeder (
// Equation(s):
// \pc[5]~feeder_combout  = \Add0~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[5]~feeder .lut_mask = 16'hF0F0;
defparam \pc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N7
dffeas \pc[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[5] .is_wysiwyg = "true";
defparam \pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N0
cycloneive_lcell_comb \mem.raddr_a[3]~6 (
// Equation(s):
// \mem.raddr_a[3]~6_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[5]~input_o )) # (!\jump_decision~input_o  & ((pc[5])))))

	.dataa(\jump_decision~input_o ),
	.datab(\jump_addr[5]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[5]),
	.cin(gnd),
	.combout(\mem.raddr_a[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_a[3]~6 .lut_mask = 16'h0D08;
defparam \mem.raddr_a[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N20
cycloneive_lcell_comb \mem.raddr_a[3]~7 (
// Equation(s):
// \mem.raddr_a[3]~7_combout  = (\mem.raddr_a[3]~6_combout ) # ((\branch_decision~input_o  & \branch_addr[5]~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(\branch_addr[5]~input_o ),
	.datac(gnd),
	.datad(\mem.raddr_a[3]~6_combout ),
	.cin(gnd),
	.combout(\mem.raddr_a[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_a[3]~7 .lut_mask = 16'hFF88;
defparam \mem.raddr_a[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N8
cycloneive_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = (\mem.raddr_a[3]~7_combout  & (!\Add0~7 )) # (!\mem.raddr_a[3]~7_combout  & ((\Add0~7 ) # (GND)))
// \Add0~10  = CARRY((!\Add0~7 ) # (!\mem.raddr_a[3]~7_combout ))

	.dataa(\mem.raddr_a[3]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~9_combout ),
	.cout(\Add0~10 ));
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h5A5F;
defparam \Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N26
cycloneive_lcell_comb \Add0~11 (
// Equation(s):
// \Add0~11_combout  = (!\reset~input_o  & \Add0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~9_combout ),
	.cin(gnd),
	.combout(\Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~11 .lut_mask = 16'h0F00;
defparam \Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N21
dffeas \PC_out[5]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[5]~reg0 .is_wysiwyg = "true";
defparam \PC_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \branch_addr[6]~input (
	.i(branch_addr[6]),
	.ibar(gnd),
	.o(\branch_addr[6]~input_o ));
// synopsys translate_off
defparam \branch_addr[6]~input .bus_hold = "false";
defparam \branch_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \jump_addr[6]~input (
	.i(jump_addr[6]),
	.ibar(gnd),
	.o(\jump_addr[6]~input_o ));
// synopsys translate_off
defparam \jump_addr[6]~input .bus_hold = "false";
defparam \jump_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y69_N21
dffeas \pc[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[6] .is_wysiwyg = "true";
defparam \pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N10
cycloneive_lcell_comb \pc~4 (
// Equation(s):
// \pc~4_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[6]~input_o )) # (!\jump_decision~input_o  & ((pc[6])))))

	.dataa(\jump_addr[6]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[6]),
	.cin(gnd),
	.combout(\pc~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc~4 .lut_mask = 16'h2320;
defparam \pc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N0
cycloneive_lcell_comb \pc~5 (
// Equation(s):
// \pc~5_combout  = (\pc~4_combout ) # ((\branch_addr[6]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[6]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~4_combout ),
	.cin(gnd),
	.combout(\pc~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc~5 .lut_mask = 16'hFF88;
defparam \pc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N10
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\pc~5_combout  & (\Add0~10  $ (GND))) # (!\pc~5_combout  & (!\Add0~10  & VCC))
// \Add0~13  = CARRY((\pc~5_combout  & !\Add0~10 ))

	.dataa(\pc~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~10 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N20
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\Add0~12_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~12_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h00F0;
defparam \Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y69_N1
dffeas \PC_out[6]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[6]~reg0 .is_wysiwyg = "true";
defparam \PC_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \branch_addr[7]~input (
	.i(branch_addr[7]),
	.ibar(gnd),
	.o(\branch_addr[7]~input_o ));
// synopsys translate_off
defparam \branch_addr[7]~input .bus_hold = "false";
defparam \branch_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \jump_addr[7]~input (
	.i(jump_addr[7]),
	.ibar(gnd),
	.o(\jump_addr[7]~input_o ));
// synopsys translate_off
defparam \jump_addr[7]~input .bus_hold = "false";
defparam \jump_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y69_N29
dffeas \pc[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[7] .is_wysiwyg = "true";
defparam \pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N2
cycloneive_lcell_comb \pc~6 (
// Equation(s):
// \pc~6_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[7]~input_o )) # (!\jump_decision~input_o  & ((pc[7])))))

	.dataa(\jump_addr[7]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[7]),
	.cin(gnd),
	.combout(\pc~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc~6 .lut_mask = 16'h2320;
defparam \pc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N6
cycloneive_lcell_comb \pc~7 (
// Equation(s):
// \pc~7_combout  = (\pc~6_combout ) # ((\branch_addr[7]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[7]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~6_combout ),
	.cin(gnd),
	.combout(\pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc~7 .lut_mask = 16'hFF88;
defparam \pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N12
cycloneive_lcell_comb \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (\pc~7_combout  & (!\Add0~13 )) # (!\pc~7_combout  & ((\Add0~13 ) # (GND)))
// \Add0~16  = CARRY((!\Add0~13 ) # (!\pc~7_combout ))

	.dataa(gnd),
	.datab(\pc~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~15_combout ),
	.cout(\Add0~16 ));
// synopsys translate_off
defparam \Add0~15 .lut_mask = 16'h3C3F;
defparam \Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N28
cycloneive_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_combout  = (\Add0~15_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~15_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~17 .lut_mask = 16'h00F0;
defparam \Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y69_N7
dffeas \PC_out[7]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[7]~reg0 .is_wysiwyg = "true";
defparam \PC_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \branch_addr[8]~input (
	.i(branch_addr[8]),
	.ibar(gnd),
	.o(\branch_addr[8]~input_o ));
// synopsys translate_off
defparam \branch_addr[8]~input .bus_hold = "false";
defparam \branch_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \jump_addr[8]~input (
	.i(jump_addr[8]),
	.ibar(gnd),
	.o(\jump_addr[8]~input_o ));
// synopsys translate_off
defparam \jump_addr[8]~input .bus_hold = "false";
defparam \jump_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y69_N17
dffeas \pc[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[8] .is_wysiwyg = "true";
defparam \pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N18
cycloneive_lcell_comb \pc~8 (
// Equation(s):
// \pc~8_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[8]~input_o )) # (!\jump_decision~input_o  & ((pc[8])))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\jump_addr[8]~input_o ),
	.datad(pc[8]),
	.cin(gnd),
	.combout(\pc~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc~8 .lut_mask = 16'h5140;
defparam \pc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N4
cycloneive_lcell_comb \pc~9 (
// Equation(s):
// \pc~9_combout  = (\pc~8_combout ) # ((\branch_addr[8]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[8]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~8_combout ),
	.cin(gnd),
	.combout(\pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc~9 .lut_mask = 16'hFF88;
defparam \pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N14
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\pc~9_combout  & (\Add0~16  $ (GND))) # (!\pc~9_combout  & (!\Add0~16  & VCC))
// \Add0~19  = CARRY((\pc~9_combout  & !\Add0~16 ))

	.dataa(gnd),
	.datab(\pc~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~16 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'hC30C;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N16
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\Add0~18_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~18_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h00F0;
defparam \Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y69_N5
dffeas \PC_out[8]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[8]~reg0 .is_wysiwyg = "true";
defparam \PC_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \branch_addr[9]~input (
	.i(branch_addr[9]),
	.ibar(gnd),
	.o(\branch_addr[9]~input_o ));
// synopsys translate_off
defparam \branch_addr[9]~input .bus_hold = "false";
defparam \branch_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N1
cycloneive_io_ibuf \jump_addr[9]~input (
	.i(jump_addr[9]),
	.ibar(gnd),
	.o(\jump_addr[9]~input_o ));
// synopsys translate_off
defparam \jump_addr[9]~input .bus_hold = "false";
defparam \jump_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N24
cycloneive_lcell_comb \pc[9]~feeder (
// Equation(s):
// \pc[9]~feeder_combout  = \Add0~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[9]~feeder .lut_mask = 16'hF0F0;
defparam \pc[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y69_N25
dffeas \pc[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[9] .is_wysiwyg = "true";
defparam \pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N6
cycloneive_lcell_comb \pc~10 (
// Equation(s):
// \pc~10_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[9]~input_o )) # (!\jump_decision~input_o  & ((pc[9])))))

	.dataa(\jump_addr[9]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[9]),
	.cin(gnd),
	.combout(\pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc~10 .lut_mask = 16'h2320;
defparam \pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N20
cycloneive_lcell_comb \pc~11 (
// Equation(s):
// \pc~11_combout  = (\pc~10_combout ) # ((\branch_decision~input_o  & \branch_addr[9]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[9]~input_o ),
	.datad(\pc~10_combout ),
	.cin(gnd),
	.combout(\pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc~11 .lut_mask = 16'hFFC0;
defparam \pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N16
cycloneive_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_combout  = (\pc~11_combout  & (!\Add0~19 )) # (!\pc~11_combout  & ((\Add0~19 ) # (GND)))
// \Add0~22  = CARRY((!\Add0~19 ) # (!\pc~11_combout ))

	.dataa(\pc~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~21_combout ),
	.cout(\Add0~22 ));
// synopsys translate_off
defparam \Add0~21 .lut_mask = 16'h5A5F;
defparam \Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N26
cycloneive_lcell_comb \Add0~23 (
// Equation(s):
// \Add0~23_combout  = (\Add0~21_combout  & !\reset~input_o )

	.dataa(\Add0~21_combout ),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~23 .lut_mask = 16'h2222;
defparam \Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y69_N5
dffeas \PC_out[9]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[9]~reg0 .is_wysiwyg = "true";
defparam \PC_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N22
cycloneive_io_ibuf \branch_addr[10]~input (
	.i(branch_addr[10]),
	.ibar(gnd),
	.o(\branch_addr[10]~input_o ));
// synopsys translate_off
defparam \branch_addr[10]~input .bus_hold = "false";
defparam \branch_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N22
cycloneive_io_ibuf \jump_addr[10]~input (
	.i(jump_addr[10]),
	.ibar(gnd),
	.o(\jump_addr[10]~input_o ));
// synopsys translate_off
defparam \jump_addr[10]~input .bus_hold = "false";
defparam \jump_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N10
cycloneive_lcell_comb \pc[10]~feeder (
// Equation(s):
// \pc[10]~feeder_combout  = \Add0~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[10]~feeder .lut_mask = 16'hF0F0;
defparam \pc[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y69_N11
dffeas \pc[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[10] .is_wysiwyg = "true";
defparam \pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N16
cycloneive_lcell_comb \pc~12 (
// Equation(s):
// \pc~12_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[10]~input_o )) # (!\jump_decision~input_o  & ((pc[10])))))

	.dataa(\jump_addr[10]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[10]),
	.cin(gnd),
	.combout(\pc~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc~12 .lut_mask = 16'h2320;
defparam \pc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N22
cycloneive_lcell_comb \pc~13 (
// Equation(s):
// \pc~13_combout  = (\pc~12_combout ) # ((\branch_decision~input_o  & \branch_addr[10]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[10]~input_o ),
	.datad(\pc~12_combout ),
	.cin(gnd),
	.combout(\pc~13_combout ),
	.cout());
// synopsys translate_off
defparam \pc~13 .lut_mask = 16'hFFC0;
defparam \pc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N18
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\pc~13_combout  & (\Add0~22  $ (GND))) # (!\pc~13_combout  & (!\Add0~22  & VCC))
// \Add0~25  = CARRY((\pc~13_combout  & !\Add0~22 ))

	.dataa(gnd),
	.datab(\pc~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~22 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N4
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (!\reset~input_o  & \Add0~24_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3300;
defparam \Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y69_N15
dffeas \PC_out[10]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[10]~reg0 .is_wysiwyg = "true";
defparam \PC_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \branch_addr[11]~input (
	.i(branch_addr[11]),
	.ibar(gnd),
	.o(\branch_addr[11]~input_o ));
// synopsys translate_off
defparam \branch_addr[11]~input .bus_hold = "false";
defparam \branch_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \jump_addr[11]~input (
	.i(jump_addr[11]),
	.ibar(gnd),
	.o(\jump_addr[11]~input_o ));
// synopsys translate_off
defparam \jump_addr[11]~input .bus_hold = "false";
defparam \jump_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N0
cycloneive_lcell_comb \pc[11]~feeder (
// Equation(s):
// \pc[11]~feeder_combout  = \Add0~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[11]~feeder .lut_mask = 16'hF0F0;
defparam \pc[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y69_N1
dffeas \pc[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[11] .is_wysiwyg = "true";
defparam \pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N2
cycloneive_lcell_comb \pc~14 (
// Equation(s):
// \pc~14_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[11]~input_o )) # (!\jump_decision~input_o  & ((pc[11])))))

	.dataa(\jump_addr[11]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[11]),
	.cin(gnd),
	.combout(\pc~14_combout ),
	.cout());
// synopsys translate_off
defparam \pc~14 .lut_mask = 16'h2320;
defparam \pc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N12
cycloneive_lcell_comb \pc~15 (
// Equation(s):
// \pc~15_combout  = (\pc~14_combout ) # ((\branch_addr[11]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[11]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~14_combout ),
	.cin(gnd),
	.combout(\pc~15_combout ),
	.cout());
// synopsys translate_off
defparam \pc~15 .lut_mask = 16'hFF88;
defparam \pc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N20
cycloneive_lcell_comb \Add0~27 (
// Equation(s):
// \Add0~27_combout  = (\pc~15_combout  & (!\Add0~25 )) # (!\pc~15_combout  & ((\Add0~25 ) # (GND)))
// \Add0~28  = CARRY((!\Add0~25 ) # (!\pc~15_combout ))

	.dataa(gnd),
	.datab(\pc~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~27_combout ),
	.cout(\Add0~28 ));
// synopsys translate_off
defparam \Add0~27 .lut_mask = 16'h3C3F;
defparam \Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N14
cycloneive_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_combout  = (!\reset~input_o  & \Add0~27_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~27_combout ),
	.cin(gnd),
	.combout(\Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~29 .lut_mask = 16'h3300;
defparam \Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y69_N9
dffeas \PC_out[11]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[11]~reg0 .is_wysiwyg = "true";
defparam \PC_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N15
cycloneive_io_ibuf \branch_addr[12]~input (
	.i(branch_addr[12]),
	.ibar(gnd),
	.o(\branch_addr[12]~input_o ));
// synopsys translate_off
defparam \branch_addr[12]~input .bus_hold = "false";
defparam \branch_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \jump_addr[12]~input (
	.i(jump_addr[12]),
	.ibar(gnd),
	.o(\jump_addr[12]~input_o ));
// synopsys translate_off
defparam \jump_addr[12]~input .bus_hold = "false";
defparam \jump_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N20
cycloneive_lcell_comb \pc[12]~feeder (
// Equation(s):
// \pc[12]~feeder_combout  = \Add0~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~32_combout ),
	.cin(gnd),
	.combout(\pc[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[12]~feeder .lut_mask = 16'hFF00;
defparam \pc[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N21
dffeas \pc[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[12] .is_wysiwyg = "true";
defparam \pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N6
cycloneive_lcell_comb \pc~16 (
// Equation(s):
// \pc~16_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[12]~input_o )) # (!\jump_decision~input_o  & ((pc[12])))))

	.dataa(\jump_addr[12]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[12]),
	.cin(gnd),
	.combout(\pc~16_combout ),
	.cout());
// synopsys translate_off
defparam \pc~16 .lut_mask = 16'h0B08;
defparam \pc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N24
cycloneive_lcell_comb \pc~17 (
// Equation(s):
// \pc~17_combout  = (\pc~16_combout ) # ((\branch_addr[12]~input_o  & \branch_decision~input_o ))

	.dataa(gnd),
	.datab(\branch_addr[12]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(\pc~16_combout ),
	.cin(gnd),
	.combout(\pc~17_combout ),
	.cout());
// synopsys translate_off
defparam \pc~17 .lut_mask = 16'hFFC0;
defparam \pc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N22
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\pc~17_combout  & (\Add0~28  $ (GND))) # (!\pc~17_combout  & (!\Add0~28  & VCC))
// \Add0~31  = CARRY((\pc~17_combout  & !\Add0~28 ))

	.dataa(\pc~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~28 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'hA50A;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N28
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (!\reset~input_o  & \Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h0F00;
defparam \Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N29
dffeas \PC_out[12]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[12]~reg0 .is_wysiwyg = "true";
defparam \PC_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N22
cycloneive_io_ibuf \branch_addr[13]~input (
	.i(branch_addr[13]),
	.ibar(gnd),
	.o(\branch_addr[13]~input_o ));
// synopsys translate_off
defparam \branch_addr[13]~input .bus_hold = "false";
defparam \branch_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \jump_addr[13]~input (
	.i(jump_addr[13]),
	.ibar(gnd),
	.o(\jump_addr[13]~input_o ));
// synopsys translate_off
defparam \jump_addr[13]~input .bus_hold = "false";
defparam \jump_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N10
cycloneive_lcell_comb \pc[13]~feeder (
// Equation(s):
// \pc[13]~feeder_combout  = \Add0~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~35_combout ),
	.cin(gnd),
	.combout(\pc[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[13]~feeder .lut_mask = 16'hFF00;
defparam \pc[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N11
dffeas \pc[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[13] .is_wysiwyg = "true";
defparam \pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N16
cycloneive_lcell_comb \pc~18 (
// Equation(s):
// \pc~18_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[13]~input_o )) # (!\jump_decision~input_o  & ((pc[13])))))

	.dataa(\jump_addr[13]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[13]),
	.cin(gnd),
	.combout(\pc~18_combout ),
	.cout());
// synopsys translate_off
defparam \pc~18 .lut_mask = 16'h0B08;
defparam \pc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N26
cycloneive_lcell_comb \pc~19 (
// Equation(s):
// \pc~19_combout  = (\pc~18_combout ) # ((\branch_addr[13]~input_o  & \branch_decision~input_o ))

	.dataa(gnd),
	.datab(\branch_addr[13]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(\pc~18_combout ),
	.cin(gnd),
	.combout(\pc~19_combout ),
	.cout());
// synopsys translate_off
defparam \pc~19 .lut_mask = 16'hFFC0;
defparam \pc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N24
cycloneive_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_combout  = (\pc~19_combout  & (!\Add0~31 )) # (!\pc~19_combout  & ((\Add0~31 ) # (GND)))
// \Add0~34  = CARRY((!\Add0~31 ) # (!\pc~19_combout ))

	.dataa(\pc~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~33_combout ),
	.cout(\Add0~34 ));
// synopsys translate_off
defparam \Add0~33 .lut_mask = 16'h5A5F;
defparam \Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N18
cycloneive_lcell_comb \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (!\reset~input_o  & \Add0~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~33_combout ),
	.cin(gnd),
	.combout(\Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~35 .lut_mask = 16'h0F00;
defparam \Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N19
dffeas \PC_out[13]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[13]~reg0 .is_wysiwyg = "true";
defparam \PC_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \branch_addr[14]~input (
	.i(branch_addr[14]),
	.ibar(gnd),
	.o(\branch_addr[14]~input_o ));
// synopsys translate_off
defparam \branch_addr[14]~input .bus_hold = "false";
defparam \branch_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \jump_addr[14]~input (
	.i(jump_addr[14]),
	.ibar(gnd),
	.o(\jump_addr[14]~input_o ));
// synopsys translate_off
defparam \jump_addr[14]~input .bus_hold = "false";
defparam \jump_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y69_N29
dffeas \pc[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[14] .is_wysiwyg = "true";
defparam \pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N28
cycloneive_lcell_comb \pc~20 (
// Equation(s):
// \pc~20_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[14]~input_o )) # (!\jump_decision~input_o  & ((pc[14])))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_addr[14]~input_o ),
	.datac(pc[14]),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\pc~20_combout ),
	.cout());
// synopsys translate_off
defparam \pc~20 .lut_mask = 16'h4450;
defparam \pc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N6
cycloneive_lcell_comb \pc~21 (
// Equation(s):
// \pc~21_combout  = (\pc~20_combout ) # ((\branch_decision~input_o  & \branch_addr[14]~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(gnd),
	.datac(\branch_addr[14]~input_o ),
	.datad(\pc~20_combout ),
	.cin(gnd),
	.combout(\pc~21_combout ),
	.cout());
// synopsys translate_off
defparam \pc~21 .lut_mask = 16'hFFA0;
defparam \pc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N26
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (\pc~21_combout  & (\Add0~34  $ (GND))) # (!\pc~21_combout  & (!\Add0~34  & VCC))
// \Add0~37  = CARRY((\pc~21_combout  & !\Add0~34 ))

	.dataa(\pc~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~34 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hA50A;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N22
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (!\reset~input_o  & \Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~36_combout ),
	.cin(gnd),
	.combout(\Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h0F00;
defparam \Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y69_N23
dffeas \PC_out[14]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[14]~reg0 .is_wysiwyg = "true";
defparam \PC_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \branch_addr[15]~input (
	.i(branch_addr[15]),
	.ibar(gnd),
	.o(\branch_addr[15]~input_o ));
// synopsys translate_off
defparam \branch_addr[15]~input .bus_hold = "false";
defparam \branch_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N1
cycloneive_io_ibuf \jump_addr[15]~input (
	.i(jump_addr[15]),
	.ibar(gnd),
	.o(\jump_addr[15]~input_o ));
// synopsys translate_off
defparam \jump_addr[15]~input .bus_hold = "false";
defparam \jump_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y69_N25
dffeas \pc[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[15] .is_wysiwyg = "true";
defparam \pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N24
cycloneive_lcell_comb \pc~22 (
// Equation(s):
// \pc~22_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[15]~input_o )) # (!\jump_decision~input_o  & ((pc[15])))))

	.dataa(\jump_addr[15]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(pc[15]),
	.datad(\branch_decision~input_o ),
	.cin(gnd),
	.combout(\pc~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc~22 .lut_mask = 16'h00B8;
defparam \pc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N26
cycloneive_lcell_comb \pc~23 (
// Equation(s):
// \pc~23_combout  = (\pc~22_combout ) # ((\branch_decision~input_o  & \branch_addr[15]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[15]~input_o ),
	.datad(\pc~22_combout ),
	.cin(gnd),
	.combout(\pc~23_combout ),
	.cout());
// synopsys translate_off
defparam \pc~23 .lut_mask = 16'hFFC0;
defparam \pc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N28
cycloneive_lcell_comb \Add0~39 (
// Equation(s):
// \Add0~39_combout  = (\pc~23_combout  & (!\Add0~37 )) # (!\pc~23_combout  & ((\Add0~37 ) # (GND)))
// \Add0~40  = CARRY((!\Add0~37 ) # (!\pc~23_combout ))

	.dataa(\pc~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~39_combout ),
	.cout(\Add0~40 ));
// synopsys translate_off
defparam \Add0~39 .lut_mask = 16'h5A5F;
defparam \Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N22
cycloneive_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_combout  = (!\reset~input_o  & \Add0~39_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~39_combout ),
	.cin(gnd),
	.combout(\Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~41 .lut_mask = 16'h5500;
defparam \Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y69_N23
dffeas \PC_out[15]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[15]~reg0 .is_wysiwyg = "true";
defparam \PC_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N22
cycloneive_io_ibuf \branch_addr[16]~input (
	.i(branch_addr[16]),
	.ibar(gnd),
	.o(\branch_addr[16]~input_o ));
// synopsys translate_off
defparam \branch_addr[16]~input .bus_hold = "false";
defparam \branch_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \jump_addr[16]~input (
	.i(jump_addr[16]),
	.ibar(gnd),
	.o(\jump_addr[16]~input_o ));
// synopsys translate_off
defparam \jump_addr[16]~input .bus_hold = "false";
defparam \jump_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y69_N13
dffeas \pc[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[16] .is_wysiwyg = "true";
defparam \pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N12
cycloneive_lcell_comb \pc~24 (
// Equation(s):
// \pc~24_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[16]~input_o )) # (!\jump_decision~input_o  & ((pc[16])))))

	.dataa(\jump_addr[16]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(pc[16]),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\pc~24_combout ),
	.cout());
// synopsys translate_off
defparam \pc~24 .lut_mask = 16'h2230;
defparam \pc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N8
cycloneive_lcell_comb \pc~25 (
// Equation(s):
// \pc~25_combout  = (\pc~24_combout ) # ((\branch_addr[16]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[16]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~24_combout ),
	.cin(gnd),
	.combout(\pc~25_combout ),
	.cout());
// synopsys translate_off
defparam \pc~25 .lut_mask = 16'hFF88;
defparam \pc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N30
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\pc~25_combout  & (\Add0~40  $ (GND))) # (!\pc~25_combout  & (!\Add0~40  & VCC))
// \Add0~43  = CARRY((\pc~25_combout  & !\Add0~40 ))

	.dataa(\pc~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~40 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'hA50A;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N30
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\Add0~42_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~42_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h00F0;
defparam \Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y69_N9
dffeas \PC_out[16]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[16]~reg0 .is_wysiwyg = "true";
defparam \PC_out[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \branch_addr[17]~input (
	.i(branch_addr[17]),
	.ibar(gnd),
	.o(\branch_addr[17]~input_o ));
// synopsys translate_off
defparam \branch_addr[17]~input .bus_hold = "false";
defparam \branch_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X91_Y70_N19
dffeas \pc[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[17] .is_wysiwyg = "true";
defparam \pc[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \jump_addr[17]~input (
	.i(jump_addr[17]),
	.ibar(gnd),
	.o(\jump_addr[17]~input_o ));
// synopsys translate_off
defparam \jump_addr[17]~input .bus_hold = "false";
defparam \jump_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y70_N18
cycloneive_lcell_comb \pc~26 (
// Equation(s):
// \pc~26_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & ((\jump_addr[17]~input_o ))) # (!\jump_decision~input_o  & (pc[17]))))

	.dataa(\jump_decision~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(pc[17]),
	.datad(\jump_addr[17]~input_o ),
	.cin(gnd),
	.combout(\pc~26_combout ),
	.cout());
// synopsys translate_off
defparam \pc~26 .lut_mask = 16'h3210;
defparam \pc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y70_N28
cycloneive_lcell_comb \pc~27 (
// Equation(s):
// \pc~27_combout  = (\pc~26_combout ) # ((\branch_addr[17]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[17]~input_o ),
	.datab(gnd),
	.datac(\branch_decision~input_o ),
	.datad(\pc~26_combout ),
	.cin(gnd),
	.combout(\pc~27_combout ),
	.cout());
// synopsys translate_off
defparam \pc~27 .lut_mask = 16'hFFA0;
defparam \pc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N0
cycloneive_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (\pc~27_combout  & (!\Add0~43 )) # (!\pc~27_combout  & ((\Add0~43 ) # (GND)))
// \Add0~46  = CARRY((!\Add0~43 ) # (!\pc~27_combout ))

	.dataa(\pc~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~45_combout ),
	.cout(\Add0~46 ));
// synopsys translate_off
defparam \Add0~45 .lut_mask = 16'h5A5F;
defparam \Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y70_N8
cycloneive_lcell_comb \Add0~47 (
// Equation(s):
// \Add0~47_combout  = (!\reset~input_o  & \Add0~45_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~45_combout ),
	.cin(gnd),
	.combout(\Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~47 .lut_mask = 16'h0F00;
defparam \Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y70_N9
dffeas \PC_out[17]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[17]~reg0 .is_wysiwyg = "true";
defparam \PC_out[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N22
cycloneive_io_ibuf \branch_addr[18]~input (
	.i(branch_addr[18]),
	.ibar(gnd),
	.o(\branch_addr[18]~input_o ));
// synopsys translate_off
defparam \branch_addr[18]~input .bus_hold = "false";
defparam \branch_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \jump_addr[18]~input (
	.i(jump_addr[18]),
	.ibar(gnd),
	.o(\jump_addr[18]~input_o ));
// synopsys translate_off
defparam \jump_addr[18]~input .bus_hold = "false";
defparam \jump_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y68_N3
dffeas \pc[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[18] .is_wysiwyg = "true";
defparam \pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N0
cycloneive_lcell_comb \pc~28 (
// Equation(s):
// \pc~28_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[18]~input_o )) # (!\jump_decision~input_o  & ((pc[18])))))

	.dataa(\jump_addr[18]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[18]),
	.cin(gnd),
	.combout(\pc~28_combout ),
	.cout());
// synopsys translate_off
defparam \pc~28 .lut_mask = 16'h2320;
defparam \pc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N20
cycloneive_lcell_comb \pc~29 (
// Equation(s):
// \pc~29_combout  = (\pc~28_combout ) # ((\branch_addr[18]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[18]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~28_combout ),
	.cin(gnd),
	.combout(\pc~29_combout ),
	.cout());
// synopsys translate_off
defparam \pc~29 .lut_mask = 16'hFF88;
defparam \pc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N2
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\pc~29_combout  & (\Add0~46  $ (GND))) # (!\pc~29_combout  & (!\Add0~46  & VCC))
// \Add0~49  = CARRY((\pc~29_combout  & !\Add0~46 ))

	.dataa(gnd),
	.datab(\pc~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~46 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N30
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (!\reset~input_o  & \Add0~48_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~48_combout ),
	.cin(gnd),
	.combout(\Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h5500;
defparam \Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N21
dffeas \PC_out[18]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[18]~reg0 .is_wysiwyg = "true";
defparam \PC_out[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \branch_addr[19]~input (
	.i(branch_addr[19]),
	.ibar(gnd),
	.o(\branch_addr[19]~input_o ));
// synopsys translate_off
defparam \branch_addr[19]~input .bus_hold = "false";
defparam \branch_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \jump_addr[19]~input (
	.i(jump_addr[19]),
	.ibar(gnd),
	.o(\jump_addr[19]~input_o ));
// synopsys translate_off
defparam \jump_addr[19]~input .bus_hold = "false";
defparam \jump_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y68_N17
dffeas \pc[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[19] .is_wysiwyg = "true";
defparam \pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N16
cycloneive_lcell_comb \pc~30 (
// Equation(s):
// \pc~30_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[19]~input_o )) # (!\jump_decision~input_o  & ((pc[19])))))

	.dataa(\jump_addr[19]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(pc[19]),
	.datad(\branch_decision~input_o ),
	.cin(gnd),
	.combout(\pc~30_combout ),
	.cout());
// synopsys translate_off
defparam \pc~30 .lut_mask = 16'h00B8;
defparam \pc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N12
cycloneive_lcell_comb \pc~31 (
// Equation(s):
// \pc~31_combout  = (\pc~30_combout ) # ((\branch_addr[19]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[19]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~30_combout ),
	.cin(gnd),
	.combout(\pc~31_combout ),
	.cout());
// synopsys translate_off
defparam \pc~31 .lut_mask = 16'hFF88;
defparam \pc~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N4
cycloneive_lcell_comb \Add0~51 (
// Equation(s):
// \Add0~51_combout  = (\pc~31_combout  & (!\Add0~49 )) # (!\pc~31_combout  & ((\Add0~49 ) # (GND)))
// \Add0~52  = CARRY((!\Add0~49 ) # (!\pc~31_combout ))

	.dataa(\pc~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~51_combout ),
	.cout(\Add0~52 ));
// synopsys translate_off
defparam \Add0~51 .lut_mask = 16'h5A5F;
defparam \Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N6
cycloneive_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_combout  = (!\reset~input_o  & \Add0~51_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~51_combout ),
	.cin(gnd),
	.combout(\Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~53 .lut_mask = 16'h5500;
defparam \Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N7
dffeas \PC_out[19]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[19]~reg0 .is_wysiwyg = "true";
defparam \PC_out[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \branch_addr[20]~input (
	.i(branch_addr[20]),
	.ibar(gnd),
	.o(\branch_addr[20]~input_o ));
// synopsys translate_off
defparam \branch_addr[20]~input .bus_hold = "false";
defparam \branch_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N8
cycloneive_io_ibuf \jump_addr[20]~input (
	.i(jump_addr[20]),
	.ibar(gnd),
	.o(\jump_addr[20]~input_o ));
// synopsys translate_off
defparam \jump_addr[20]~input .bus_hold = "false";
defparam \jump_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y68_N29
dffeas \pc[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[20] .is_wysiwyg = "true";
defparam \pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N28
cycloneive_lcell_comb \pc~32 (
// Equation(s):
// \pc~32_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[20]~input_o )) # (!\jump_decision~input_o  & ((pc[20])))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_addr[20]~input_o ),
	.datac(pc[20]),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\pc~32_combout ),
	.cout());
// synopsys translate_off
defparam \pc~32 .lut_mask = 16'h4450;
defparam \pc~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N6
cycloneive_lcell_comb \pc~33 (
// Equation(s):
// \pc~33_combout  = (\pc~32_combout ) # ((\branch_decision~input_o  & \branch_addr[20]~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(gnd),
	.datac(\branch_addr[20]~input_o ),
	.datad(\pc~32_combout ),
	.cin(gnd),
	.combout(\pc~33_combout ),
	.cout());
// synopsys translate_off
defparam \pc~33 .lut_mask = 16'hFFA0;
defparam \pc~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N6
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (\pc~33_combout  & (\Add0~52  $ (GND))) # (!\pc~33_combout  & (!\Add0~52  & VCC))
// \Add0~55  = CARRY((\pc~33_combout  & !\Add0~52 ))

	.dataa(gnd),
	.datab(\pc~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~52 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'hC30C;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N8
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (!\reset~input_o  & \Add0~54_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~54_combout ),
	.cin(gnd),
	.combout(\Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'h5500;
defparam \Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N13
dffeas \PC_out[20]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[20]~reg0 .is_wysiwyg = "true";
defparam \PC_out[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \branch_addr[21]~input (
	.i(branch_addr[21]),
	.ibar(gnd),
	.o(\branch_addr[21]~input_o ));
// synopsys translate_off
defparam \branch_addr[21]~input .bus_hold = "false";
defparam \branch_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \jump_addr[21]~input (
	.i(jump_addr[21]),
	.ibar(gnd),
	.o(\jump_addr[21]~input_o ));
// synopsys translate_off
defparam \jump_addr[21]~input .bus_hold = "false";
defparam \jump_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y68_N19
dffeas \pc[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[21] .is_wysiwyg = "true";
defparam \pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N18
cycloneive_lcell_comb \pc~34 (
// Equation(s):
// \pc~34_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[21]~input_o )) # (!\jump_decision~input_o  & ((pc[21])))))

	.dataa(\jump_addr[21]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(pc[21]),
	.datad(\branch_decision~input_o ),
	.cin(gnd),
	.combout(\pc~34_combout ),
	.cout());
// synopsys translate_off
defparam \pc~34 .lut_mask = 16'h00B8;
defparam \pc~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N24
cycloneive_lcell_comb \pc~35 (
// Equation(s):
// \pc~35_combout  = (\pc~34_combout ) # ((\branch_addr[21]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[21]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~34_combout ),
	.cin(gnd),
	.combout(\pc~35_combout ),
	.cout());
// synopsys translate_off
defparam \pc~35 .lut_mask = 16'hFF88;
defparam \pc~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N8
cycloneive_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_combout  = (\pc~35_combout  & (!\Add0~55 )) # (!\pc~35_combout  & ((\Add0~55 ) # (GND)))
// \Add0~58  = CARRY((!\Add0~55 ) # (!\pc~35_combout ))

	.dataa(gnd),
	.datab(\pc~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~57_combout ),
	.cout(\Add0~58 ));
// synopsys translate_off
defparam \Add0~57 .lut_mask = 16'h3C3F;
defparam \Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N26
cycloneive_lcell_comb \Add0~59 (
// Equation(s):
// \Add0~59_combout  = (\Add0~57_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~57_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~59 .lut_mask = 16'h00F0;
defparam \Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N27
dffeas \PC_out[21]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[21]~reg0 .is_wysiwyg = "true";
defparam \PC_out[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N22
cycloneive_io_ibuf \branch_addr[22]~input (
	.i(branch_addr[22]),
	.ibar(gnd),
	.o(\branch_addr[22]~input_o ));
// synopsys translate_off
defparam \branch_addr[22]~input .bus_hold = "false";
defparam \branch_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N22
cycloneive_io_ibuf \jump_addr[22]~input (
	.i(jump_addr[22]),
	.ibar(gnd),
	.o(\jump_addr[22]~input_o ));
// synopsys translate_off
defparam \jump_addr[22]~input .bus_hold = "false";
defparam \jump_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N2
cycloneive_lcell_comb \pc[22]~feeder (
// Equation(s):
// \pc[22]~feeder_combout  = \Add0~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[22]~feeder .lut_mask = 16'hF0F0;
defparam \pc[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N3
dffeas \pc[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[22] .is_wysiwyg = "true";
defparam \pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N0
cycloneive_lcell_comb \pc~36 (
// Equation(s):
// \pc~36_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[22]~input_o )) # (!\jump_decision~input_o  & ((pc[22])))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_addr[22]~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[22]),
	.cin(gnd),
	.combout(\pc~36_combout ),
	.cout());
// synopsys translate_off
defparam \pc~36 .lut_mask = 16'h4540;
defparam \pc~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N12
cycloneive_lcell_comb \pc~37 (
// Equation(s):
// \pc~37_combout  = (\pc~36_combout ) # ((\branch_decision~input_o  & \branch_addr[22]~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(\branch_addr[22]~input_o ),
	.datac(gnd),
	.datad(\pc~36_combout ),
	.cin(gnd),
	.combout(\pc~37_combout ),
	.cout());
// synopsys translate_off
defparam \pc~37 .lut_mask = 16'hFF88;
defparam \pc~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N10
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (\pc~37_combout  & (\Add0~58  $ (GND))) # (!\pc~37_combout  & (!\Add0~58  & VCC))
// \Add0~61  = CARRY((\pc~37_combout  & !\Add0~58 ))

	.dataa(gnd),
	.datab(\pc~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~58 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N14
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = (!\reset~input_o  & \Add0~60_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~60_combout ),
	.cin(gnd),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h3300;
defparam \Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N13
dffeas \PC_out[22]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[22]~reg0 .is_wysiwyg = "true";
defparam \PC_out[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y60_N15
cycloneive_io_ibuf \branch_addr[23]~input (
	.i(branch_addr[23]),
	.ibar(gnd),
	.o(\branch_addr[23]~input_o ));
// synopsys translate_off
defparam \branch_addr[23]~input .bus_hold = "false";
defparam \branch_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N22
cycloneive_io_ibuf \jump_addr[23]~input (
	.i(jump_addr[23]),
	.ibar(gnd),
	.o(\jump_addr[23]~input_o ));
// synopsys translate_off
defparam \jump_addr[23]~input .bus_hold = "false";
defparam \jump_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y68_N27
dffeas \pc[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[23] .is_wysiwyg = "true";
defparam \pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N28
cycloneive_lcell_comb \pc~38 (
// Equation(s):
// \pc~38_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[23]~input_o )) # (!\jump_decision~input_o  & ((pc[23])))))

	.dataa(\jump_decision~input_o ),
	.datab(\jump_addr[23]~input_o ),
	.datac(pc[23]),
	.datad(\branch_decision~input_o ),
	.cin(gnd),
	.combout(\pc~38_combout ),
	.cout());
// synopsys translate_off
defparam \pc~38 .lut_mask = 16'h00D8;
defparam \pc~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N22
cycloneive_lcell_comb \pc~39 (
// Equation(s):
// \pc~39_combout  = (\pc~38_combout ) # ((\branch_addr[23]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[23]~input_o ),
	.datab(gnd),
	.datac(\branch_decision~input_o ),
	.datad(\pc~38_combout ),
	.cin(gnd),
	.combout(\pc~39_combout ),
	.cout());
// synopsys translate_off
defparam \pc~39 .lut_mask = 16'hFFA0;
defparam \pc~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N12
cycloneive_lcell_comb \Add0~63 (
// Equation(s):
// \Add0~63_combout  = (\pc~39_combout  & (!\Add0~61 )) # (!\pc~39_combout  & ((\Add0~61 ) # (GND)))
// \Add0~64  = CARRY((!\Add0~61 ) # (!\pc~39_combout ))

	.dataa(gnd),
	.datab(\pc~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~61 ),
	.combout(\Add0~63_combout ),
	.cout(\Add0~64 ));
// synopsys translate_off
defparam \Add0~63 .lut_mask = 16'h3C3F;
defparam \Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N24
cycloneive_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_combout  = (!\reset~input_o  & \Add0~63_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~63_combout ),
	.cin(gnd),
	.combout(\Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~65 .lut_mask = 16'h3300;
defparam \Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N15
dffeas \PC_out[23]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[23]~reg0 .is_wysiwyg = "true";
defparam \PC_out[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \branch_addr[24]~input (
	.i(branch_addr[24]),
	.ibar(gnd),
	.o(\branch_addr[24]~input_o ));
// synopsys translate_off
defparam \branch_addr[24]~input .bus_hold = "false";
defparam \branch_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N1
cycloneive_io_ibuf \jump_addr[24]~input (
	.i(jump_addr[24]),
	.ibar(gnd),
	.o(\jump_addr[24]~input_o ));
// synopsys translate_off
defparam \jump_addr[24]~input .bus_hold = "false";
defparam \jump_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y68_N17
dffeas \pc[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[24] .is_wysiwyg = "true";
defparam \pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N10
cycloneive_lcell_comb \pc~40 (
// Equation(s):
// \pc~40_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[24]~input_o )) # (!\jump_decision~input_o  & ((pc[24])))))

	.dataa(\jump_decision~input_o ),
	.datab(\jump_addr[24]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[24]),
	.cin(gnd),
	.combout(\pc~40_combout ),
	.cout());
// synopsys translate_off
defparam \pc~40 .lut_mask = 16'h0D08;
defparam \pc~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N20
cycloneive_lcell_comb \pc~41 (
// Equation(s):
// \pc~41_combout  = (\pc~40_combout ) # ((\branch_decision~input_o  & \branch_addr[24]~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(\branch_addr[24]~input_o ),
	.datac(gnd),
	.datad(\pc~40_combout ),
	.cin(gnd),
	.combout(\pc~41_combout ),
	.cout());
// synopsys translate_off
defparam \pc~41 .lut_mask = 16'hFF88;
defparam \pc~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N14
cycloneive_lcell_comb \Add0~66 (
// Equation(s):
// \Add0~66_combout  = (\pc~41_combout  & (\Add0~64  $ (GND))) # (!\pc~41_combout  & (!\Add0~64  & VCC))
// \Add0~67  = CARRY((\pc~41_combout  & !\Add0~64 ))

	.dataa(\pc~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~64 ),
	.combout(\Add0~66_combout ),
	.cout(\Add0~67 ));
// synopsys translate_off
defparam \Add0~66 .lut_mask = 16'hA50A;
defparam \Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N30
cycloneive_lcell_comb \Add0~68 (
// Equation(s):
// \Add0~68_combout  = (!\reset~input_o  & \Add0~66_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~66_combout ),
	.cin(gnd),
	.combout(\Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~68 .lut_mask = 16'h3300;
defparam \Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N25
dffeas \PC_out[24]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[24]~reg0 .is_wysiwyg = "true";
defparam \PC_out[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N22
cycloneive_io_ibuf \branch_addr[25]~input (
	.i(branch_addr[25]),
	.ibar(gnd),
	.o(\branch_addr[25]~input_o ));
// synopsys translate_off
defparam \branch_addr[25]~input .bus_hold = "false";
defparam \branch_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N8
cycloneive_io_ibuf \jump_addr[25]~input (
	.i(jump_addr[25]),
	.ibar(gnd),
	.o(\jump_addr[25]~input_o ));
// synopsys translate_off
defparam \jump_addr[25]~input .bus_hold = "false";
defparam \jump_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y68_N21
dffeas \pc[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[25] .is_wysiwyg = "true";
defparam \pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N18
cycloneive_lcell_comb \pc~42 (
// Equation(s):
// \pc~42_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[25]~input_o )) # (!\jump_decision~input_o  & ((pc[25])))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_addr[25]~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[25]),
	.cin(gnd),
	.combout(\pc~42_combout ),
	.cout());
// synopsys translate_off
defparam \pc~42 .lut_mask = 16'h4540;
defparam \pc~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N16
cycloneive_lcell_comb \pc~43 (
// Equation(s):
// \pc~43_combout  = (\pc~42_combout ) # ((\branch_addr[25]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[25]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~42_combout ),
	.cin(gnd),
	.combout(\pc~43_combout ),
	.cout());
// synopsys translate_off
defparam \pc~43 .lut_mask = 16'hFF88;
defparam \pc~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N16
cycloneive_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_combout  = (\pc~43_combout  & (!\Add0~67 )) # (!\pc~43_combout  & ((\Add0~67 ) # (GND)))
// \Add0~70  = CARRY((!\Add0~67 ) # (!\pc~43_combout ))

	.dataa(gnd),
	.datab(\pc~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~67 ),
	.combout(\Add0~69_combout ),
	.cout(\Add0~70 ));
// synopsys translate_off
defparam \Add0~69 .lut_mask = 16'h3C3F;
defparam \Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N4
cycloneive_lcell_comb \Add0~71 (
// Equation(s):
// \Add0~71_combout  = (\Add0~69_combout  & !\reset~input_o )

	.dataa(\Add0~69_combout ),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~71 .lut_mask = 16'h2222;
defparam \Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N31
dffeas \PC_out[25]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[25]~reg0 .is_wysiwyg = "true";
defparam \PC_out[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \branch_addr[26]~input (
	.i(branch_addr[26]),
	.ibar(gnd),
	.o(\branch_addr[26]~input_o ));
// synopsys translate_off
defparam \branch_addr[26]~input .bus_hold = "false";
defparam \branch_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \jump_addr[26]~input (
	.i(jump_addr[26]),
	.ibar(gnd),
	.o(\jump_addr[26]~input_o ));
// synopsys translate_off
defparam \jump_addr[26]~input .bus_hold = "false";
defparam \jump_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y68_N11
dffeas \pc[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[26] .is_wysiwyg = "true";
defparam \pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N10
cycloneive_lcell_comb \pc~44 (
// Equation(s):
// \pc~44_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[26]~input_o )) # (!\jump_decision~input_o  & ((pc[26])))))

	.dataa(\jump_addr[26]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(pc[26]),
	.datad(\branch_decision~input_o ),
	.cin(gnd),
	.combout(\pc~44_combout ),
	.cout());
// synopsys translate_off
defparam \pc~44 .lut_mask = 16'h00B8;
defparam \pc~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N2
cycloneive_lcell_comb \pc~45 (
// Equation(s):
// \pc~45_combout  = (\pc~44_combout ) # ((\branch_addr[26]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[26]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~44_combout ),
	.cin(gnd),
	.combout(\pc~45_combout ),
	.cout());
// synopsys translate_off
defparam \pc~45 .lut_mask = 16'hFF88;
defparam \pc~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N18
cycloneive_lcell_comb \Add0~72 (
// Equation(s):
// \Add0~72_combout  = (\pc~45_combout  & (\Add0~70  $ (GND))) # (!\pc~45_combout  & (!\Add0~70  & VCC))
// \Add0~73  = CARRY((\pc~45_combout  & !\Add0~70 ))

	.dataa(\pc~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~70 ),
	.combout(\Add0~72_combout ),
	.cout(\Add0~73 ));
// synopsys translate_off
defparam \Add0~72 .lut_mask = 16'hA50A;
defparam \Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N4
cycloneive_lcell_comb \Add0~74 (
// Equation(s):
// \Add0~74_combout  = (!\reset~input_o  & \Add0~72_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~72_combout ),
	.cin(gnd),
	.combout(\Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~74 .lut_mask = 16'h5500;
defparam \Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N5
dffeas \PC_out[26]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[26]~reg0 .is_wysiwyg = "true";
defparam \PC_out[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \branch_addr[27]~input (
	.i(branch_addr[27]),
	.ibar(gnd),
	.o(\branch_addr[27]~input_o ));
// synopsys translate_off
defparam \branch_addr[27]~input .bus_hold = "false";
defparam \branch_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N15
cycloneive_io_ibuf \jump_addr[27]~input (
	.i(jump_addr[27]),
	.ibar(gnd),
	.o(\jump_addr[27]~input_o ));
// synopsys translate_off
defparam \jump_addr[27]~input .bus_hold = "false";
defparam \jump_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y68_N25
dffeas \pc[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[27] .is_wysiwyg = "true";
defparam \pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N28
cycloneive_lcell_comb \pc~46 (
// Equation(s):
// \pc~46_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[27]~input_o )) # (!\jump_decision~input_o  & ((pc[27])))))

	.dataa(\jump_addr[27]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[27]),
	.cin(gnd),
	.combout(\pc~46_combout ),
	.cout());
// synopsys translate_off
defparam \pc~46 .lut_mask = 16'h2320;
defparam \pc~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N12
cycloneive_lcell_comb \pc~47 (
// Equation(s):
// \pc~47_combout  = (\pc~46_combout ) # ((\branch_addr[27]~input_o  & \branch_decision~input_o ))

	.dataa(gnd),
	.datab(\branch_addr[27]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(\pc~46_combout ),
	.cin(gnd),
	.combout(\pc~47_combout ),
	.cout());
// synopsys translate_off
defparam \pc~47 .lut_mask = 16'hFFC0;
defparam \pc~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N20
cycloneive_lcell_comb \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (\pc~47_combout  & (!\Add0~73 )) # (!\pc~47_combout  & ((\Add0~73 ) # (GND)))
// \Add0~76  = CARRY((!\Add0~73 ) # (!\pc~47_combout ))

	.dataa(gnd),
	.datab(\pc~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~73 ),
	.combout(\Add0~75_combout ),
	.cout(\Add0~76 ));
// synopsys translate_off
defparam \Add0~75 .lut_mask = 16'h3C3F;
defparam \Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N14
cycloneive_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_combout  = (\Add0~75_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~75_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~77 .lut_mask = 16'h00F0;
defparam \Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N15
dffeas \PC_out[27]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[27]~reg0 .is_wysiwyg = "true";
defparam \PC_out[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \branch_addr[28]~input (
	.i(branch_addr[28]),
	.ibar(gnd),
	.o(\branch_addr[28]~input_o ));
// synopsys translate_off
defparam \branch_addr[28]~input .bus_hold = "false";
defparam \branch_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \jump_addr[28]~input (
	.i(jump_addr[28]),
	.ibar(gnd),
	.o(\jump_addr[28]~input_o ));
// synopsys translate_off
defparam \jump_addr[28]~input .bus_hold = "false";
defparam \jump_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y68_N23
dffeas \pc[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[28] .is_wysiwyg = "true";
defparam \pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N18
cycloneive_lcell_comb \pc~48 (
// Equation(s):
// \pc~48_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[28]~input_o )) # (!\jump_decision~input_o  & ((pc[28])))))

	.dataa(\jump_decision~input_o ),
	.datab(\jump_addr[28]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[28]),
	.cin(gnd),
	.combout(\pc~48_combout ),
	.cout());
// synopsys translate_off
defparam \pc~48 .lut_mask = 16'h0D08;
defparam \pc~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N8
cycloneive_lcell_comb \pc~49 (
// Equation(s):
// \pc~49_combout  = (\pc~48_combout ) # ((\branch_addr[28]~input_o  & \branch_decision~input_o ))

	.dataa(gnd),
	.datab(\branch_addr[28]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(\pc~48_combout ),
	.cin(gnd),
	.combout(\pc~49_combout ),
	.cout());
// synopsys translate_off
defparam \pc~49 .lut_mask = 16'hFFC0;
defparam \pc~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N22
cycloneive_lcell_comb \Add0~78 (
// Equation(s):
// \Add0~78_combout  = (\pc~49_combout  & (\Add0~76  $ (GND))) # (!\pc~49_combout  & (!\Add0~76  & VCC))
// \Add0~79  = CARRY((\pc~49_combout  & !\Add0~76 ))

	.dataa(\pc~49_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~76 ),
	.combout(\Add0~78_combout ),
	.cout(\Add0~79 ));
// synopsys translate_off
defparam \Add0~78 .lut_mask = 16'hA50A;
defparam \Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N22
cycloneive_lcell_comb \Add0~80 (
// Equation(s):
// \Add0~80_combout  = (!\reset~input_o  & \Add0~78_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~78_combout ),
	.cin(gnd),
	.combout(\Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~80 .lut_mask = 16'h5500;
defparam \Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N9
dffeas \PC_out[28]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[28]~reg0 .is_wysiwyg = "true";
defparam \PC_out[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N15
cycloneive_io_ibuf \branch_addr[29]~input (
	.i(branch_addr[29]),
	.ibar(gnd),
	.o(\branch_addr[29]~input_o ));
// synopsys translate_off
defparam \branch_addr[29]~input .bus_hold = "false";
defparam \branch_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \jump_addr[29]~input (
	.i(jump_addr[29]),
	.ibar(gnd),
	.o(\jump_addr[29]~input_o ));
// synopsys translate_off
defparam \jump_addr[29]~input .bus_hold = "false";
defparam \jump_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N18
cycloneive_lcell_comb \pc[29]~feeder (
// Equation(s):
// \pc[29]~feeder_combout  = \Add0~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~83_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[29]~feeder .lut_mask = 16'hF0F0;
defparam \pc[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y69_N19
dffeas \pc[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[29] .is_wysiwyg = "true";
defparam \pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N28
cycloneive_lcell_comb \pc~50 (
// Equation(s):
// \pc~50_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[29]~input_o )) # (!\jump_decision~input_o  & ((pc[29])))))

	.dataa(\jump_decision~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_addr[29]~input_o ),
	.datad(pc[29]),
	.cin(gnd),
	.combout(\pc~50_combout ),
	.cout());
// synopsys translate_off
defparam \pc~50 .lut_mask = 16'h3120;
defparam \pc~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N30
cycloneive_lcell_comb \pc~51 (
// Equation(s):
// \pc~51_combout  = (\pc~50_combout ) # ((\branch_decision~input_o  & \branch_addr[29]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[29]~input_o ),
	.datad(\pc~50_combout ),
	.cin(gnd),
	.combout(\pc~51_combout ),
	.cout());
// synopsys translate_off
defparam \pc~51 .lut_mask = 16'hFFC0;
defparam \pc~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N24
cycloneive_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_combout  = (\pc~51_combout  & (!\Add0~79 )) # (!\pc~51_combout  & ((\Add0~79 ) # (GND)))
// \Add0~82  = CARRY((!\Add0~79 ) # (!\pc~51_combout ))

	.dataa(\pc~51_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~79 ),
	.combout(\Add0~81_combout ),
	.cout(\Add0~82 ));
// synopsys translate_off
defparam \Add0~81 .lut_mask = 16'h5A5F;
defparam \Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N8
cycloneive_lcell_comb \Add0~83 (
// Equation(s):
// \Add0~83_combout  = (!\reset~input_o  & \Add0~81_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~81_combout ),
	.cin(gnd),
	.combout(\Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~83 .lut_mask = 16'h3300;
defparam \Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y69_N27
dffeas \PC_out[29]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[29]~reg0 .is_wysiwyg = "true";
defparam \PC_out[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \branch_addr[30]~input (
	.i(branch_addr[30]),
	.ibar(gnd),
	.o(\branch_addr[30]~input_o ));
// synopsys translate_off
defparam \branch_addr[30]~input .bus_hold = "false";
defparam \branch_addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y54_N15
cycloneive_io_ibuf \jump_addr[30]~input (
	.i(jump_addr[30]),
	.ibar(gnd),
	.o(\jump_addr[30]~input_o ));
// synopsys translate_off
defparam \jump_addr[30]~input .bus_hold = "false";
defparam \jump_addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y68_N5
dffeas \pc[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[30] .is_wysiwyg = "true";
defparam \pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N6
cycloneive_lcell_comb \pc~52 (
// Equation(s):
// \pc~52_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[30]~input_o )) # (!\jump_decision~input_o  & ((pc[30])))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_addr[30]~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[30]),
	.cin(gnd),
	.combout(\pc~52_combout ),
	.cout());
// synopsys translate_off
defparam \pc~52 .lut_mask = 16'h4540;
defparam \pc~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N26
cycloneive_lcell_comb \pc~53 (
// Equation(s):
// \pc~53_combout  = (\pc~52_combout ) # ((\branch_addr[30]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[30]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~52_combout ),
	.cin(gnd),
	.combout(\pc~53_combout ),
	.cout());
// synopsys translate_off
defparam \pc~53 .lut_mask = 16'hFF88;
defparam \pc~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N26
cycloneive_lcell_comb \Add0~84 (
// Equation(s):
// \Add0~84_combout  = (\pc~53_combout  & (\Add0~82  $ (GND))) # (!\pc~53_combout  & (!\Add0~82  & VCC))
// \Add0~85  = CARRY((\pc~53_combout  & !\Add0~82 ))

	.dataa(gnd),
	.datab(\pc~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~82 ),
	.combout(\Add0~84_combout ),
	.cout(\Add0~85 ));
// synopsys translate_off
defparam \Add0~84 .lut_mask = 16'hC30C;
defparam \Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N8
cycloneive_lcell_comb \Add0~86 (
// Equation(s):
// \Add0~86_combout  = (!\reset~input_o  & \Add0~84_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\Add0~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~86 .lut_mask = 16'h3030;
defparam \Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N9
dffeas \PC_out[30]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[30]~reg0 .is_wysiwyg = "true";
defparam \PC_out[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \branch_addr[31]~input (
	.i(branch_addr[31]),
	.ibar(gnd),
	.o(\branch_addr[31]~input_o ));
// synopsys translate_off
defparam \branch_addr[31]~input .bus_hold = "false";
defparam \branch_addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \jump_addr[31]~input (
	.i(jump_addr[31]),
	.ibar(gnd),
	.o(\jump_addr[31]~input_o ));
// synopsys translate_off
defparam \jump_addr[31]~input .bus_hold = "false";
defparam \jump_addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X91_Y68_N31
dffeas \pc[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Add0~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[31] .is_wysiwyg = "true";
defparam \pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N16
cycloneive_lcell_comb \pc~54 (
// Equation(s):
// \pc~54_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[31]~input_o )) # (!\jump_decision~input_o  & ((pc[31])))))

	.dataa(\jump_decision~input_o ),
	.datab(\jump_addr[31]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[31]),
	.cin(gnd),
	.combout(\pc~54_combout ),
	.cout());
// synopsys translate_off
defparam \pc~54 .lut_mask = 16'h0D08;
defparam \pc~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N2
cycloneive_lcell_comb \pc~55 (
// Equation(s):
// \pc~55_combout  = (\pc~54_combout ) # ((\branch_addr[31]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[31]~input_o ),
	.datab(gnd),
	.datac(\branch_decision~input_o ),
	.datad(\pc~54_combout ),
	.cin(gnd),
	.combout(\pc~55_combout ),
	.cout());
// synopsys translate_off
defparam \pc~55 .lut_mask = 16'hFFA0;
defparam \pc~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N28
cycloneive_lcell_comb \Add0~87 (
// Equation(s):
// \Add0~87_combout  = \Add0~85  $ (\pc~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc~55_combout ),
	.cin(\Add0~85 ),
	.combout(\Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~87 .lut_mask = 16'h0FF0;
defparam \Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N30
cycloneive_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_combout  = (!\reset~input_o  & \Add0~87_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~87_combout ),
	.cin(gnd),
	.combout(\Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~89 .lut_mask = 16'h0F00;
defparam \Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y68_N1
dffeas \PC_out[31]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[31]~reg0 .is_wysiwyg = "true";
defparam \PC_out[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N30
cycloneive_lcell_comb \mem~10 (
// Equation(s):
// \mem~10_combout  = (!\mem.raddr_a[1]~3_combout  & (!\mem.raddr_a[3]~6_combout  & ((!\branch_addr[5]~input_o ) # (!\branch_decision~input_o ))))

	.dataa(\branch_decision~input_o ),
	.datab(\branch_addr[5]~input_o ),
	.datac(\mem.raddr_a[1]~3_combout ),
	.datad(\mem.raddr_a[3]~6_combout ),
	.cin(gnd),
	.combout(\mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem~10 .lut_mask = 16'h0007;
defparam \mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N12
cycloneive_lcell_comb \instruction~0 (
// Equation(s):
// \instruction~0_combout  = (\mem.raddr_a[0]~1_combout  & (!\mem.raddr_a[2]~5_combout  & (!\reset~input_o  & \mem~10_combout )))

	.dataa(\mem.raddr_a[0]~1_combout ),
	.datab(\mem.raddr_a[2]~5_combout ),
	.datac(\reset~input_o ),
	.datad(\mem~10_combout ),
	.cin(gnd),
	.combout(\instruction~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~0 .lut_mask = 16'h0200;
defparam \instruction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y69_N12
cycloneive_lcell_comb \instruction[0]~reg0feeder (
// Equation(s):
// \instruction[0]~reg0feeder_combout  = \instruction~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~0_combout ),
	.cin(gnd),
	.combout(\instruction[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y69_N13
dffeas \instruction[0]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[0]~reg0 .is_wysiwyg = "true";
defparam \instruction[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N8
cycloneive_lcell_comb \mem~2 (
// Equation(s):
// \mem~2_combout  = (!\mem.raddr_a[3]~7_combout  & (!\mem.raddr_a[0]~1_combout  & (\mem.raddr_a[2]~5_combout  $ (\mem.raddr_a[1]~3_combout ))))

	.dataa(\mem.raddr_a[3]~7_combout ),
	.datab(\mem.raddr_a[2]~5_combout ),
	.datac(\mem.raddr_a[1]~3_combout ),
	.datad(\mem.raddr_a[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem~2 .lut_mask = 16'h0014;
defparam \mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y69_N9
dffeas \instruction[1]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[1]~reg0 .is_wysiwyg = "true";
defparam \instruction[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N14
cycloneive_lcell_comb \instruction~1 (
// Equation(s):
// \instruction~1_combout  = (\mem.raddr_a[0]~1_combout  & (\mem.raddr_a[2]~5_combout  & (!\reset~input_o  & \mem~10_combout )))

	.dataa(\mem.raddr_a[0]~1_combout ),
	.datab(\mem.raddr_a[2]~5_combout ),
	.datac(\reset~input_o ),
	.datad(\mem~10_combout ),
	.cin(gnd),
	.combout(\instruction~1_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~1 .lut_mask = 16'h0800;
defparam \instruction~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y69_N6
cycloneive_lcell_comb \instruction[2]~reg0feeder (
// Equation(s):
// \instruction[2]~reg0feeder_combout  = \instruction~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~1_combout ),
	.cin(gnd),
	.combout(\instruction[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y69_N7
dffeas \instruction[2]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[2]~reg0 .is_wysiwyg = "true";
defparam \instruction[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N16
cycloneive_lcell_comb \instruction~2 (
// Equation(s):
// \instruction~2_combout  = (!\mem.raddr_a[0]~1_combout  & (!\reset~input_o  & (\mem~10_combout  & \mem.raddr_a[2]~5_combout )))

	.dataa(\mem.raddr_a[0]~1_combout ),
	.datab(\reset~input_o ),
	.datac(\mem~10_combout ),
	.datad(\mem.raddr_a[2]~5_combout ),
	.cin(gnd),
	.combout(\instruction~2_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~2 .lut_mask = 16'h1000;
defparam \instruction~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N16
cycloneive_lcell_comb \instruction[3]~reg0feeder (
// Equation(s):
// \instruction[3]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N17
dffeas \instruction[3]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[3]~reg0 .is_wysiwyg = "true";
defparam \instruction[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N30
cycloneive_lcell_comb \instruction[4]~reg0feeder (
// Equation(s):
// \instruction[4]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N31
dffeas \instruction[4]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[4]~reg0 .is_wysiwyg = "true";
defparam \instruction[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N24
cycloneive_lcell_comb \mem~3 (
// Equation(s):
// \mem~3_combout  = (!\mem.raddr_a[3]~7_combout  & ((\mem.raddr_a[1]~3_combout  & (!\mem.raddr_a[0]~1_combout  & !\mem.raddr_a[2]~5_combout )) # (!\mem.raddr_a[1]~3_combout  & ((\mem.raddr_a[2]~5_combout )))))

	.dataa(\mem.raddr_a[0]~1_combout ),
	.datab(\mem.raddr_a[1]~3_combout ),
	.datac(\mem.raddr_a[2]~5_combout ),
	.datad(\mem.raddr_a[3]~7_combout ),
	.cin(gnd),
	.combout(\mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem~3 .lut_mask = 16'h0034;
defparam \mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N22
cycloneive_lcell_comb \instruction~3 (
// Equation(s):
// \instruction~3_combout  = (!\reset~input_o  & \mem~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\mem~3_combout ),
	.cin(gnd),
	.combout(\instruction~3_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~3 .lut_mask = 16'h0F00;
defparam \instruction~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N23
dffeas \instruction[5]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[5]~reg0 .is_wysiwyg = "true";
defparam \instruction[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N0
cycloneive_lcell_comb \instruction[6]~reg0feeder (
// Equation(s):
// \instruction[6]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N1
dffeas \instruction[6]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[6]~reg0 .is_wysiwyg = "true";
defparam \instruction[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N2
cycloneive_lcell_comb \instruction[7]~reg0feeder (
// Equation(s):
// \instruction[7]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N3
dffeas \instruction[7]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[7]~reg0 .is_wysiwyg = "true";
defparam \instruction[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N24
cycloneive_lcell_comb \instruction[8]~reg0feeder (
// Equation(s):
// \instruction[8]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N25
dffeas \instruction[8]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[8]~reg0 .is_wysiwyg = "true";
defparam \instruction[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N10
cycloneive_lcell_comb \instruction[9]~reg0feeder (
// Equation(s):
// \instruction[9]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N11
dffeas \instruction[9]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[9]~reg0 .is_wysiwyg = "true";
defparam \instruction[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N8
cycloneive_lcell_comb \instruction[10]~reg0feeder (
// Equation(s):
// \instruction[10]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N9
dffeas \instruction[10]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[10]~reg0 .is_wysiwyg = "true";
defparam \instruction[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N26
cycloneive_lcell_comb \instruction[11]~reg0feeder (
// Equation(s):
// \instruction[11]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N27
dffeas \instruction[11]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[11]~reg0 .is_wysiwyg = "true";
defparam \instruction[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N20
cycloneive_lcell_comb \instruction[12]~reg0feeder (
// Equation(s):
// \instruction[12]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N21
dffeas \instruction[12]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[12]~reg0 .is_wysiwyg = "true";
defparam \instruction[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N0
cycloneive_lcell_comb \instruction[13]~reg0feeder (
// Equation(s):
// \instruction[13]~reg0feeder_combout  = \instruction~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~3_combout ),
	.cin(gnd),
	.combout(\instruction[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y69_N1
dffeas \instruction[13]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[13]~reg0 .is_wysiwyg = "true";
defparam \instruction[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N22
cycloneive_lcell_comb \instruction[14]~reg0feeder (
// Equation(s):
// \instruction[14]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[14]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N23
dffeas \instruction[14]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[14]~reg0 .is_wysiwyg = "true";
defparam \instruction[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N12
cycloneive_lcell_comb \instruction[15]~reg0feeder (
// Equation(s):
// \instruction[15]~reg0feeder_combout  = \instruction~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~2_combout ),
	.cin(gnd),
	.combout(\instruction[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[15]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N13
dffeas \instruction[15]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[15]~reg0 .is_wysiwyg = "true";
defparam \instruction[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y69_N15
dffeas \instruction[16]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[16]~reg0 .is_wysiwyg = "true";
defparam \instruction[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N22
cycloneive_lcell_comb \mem~4 (
// Equation(s):
// \mem~4_combout  = (!\mem.raddr_a[3]~7_combout  & (!\mem.raddr_a[0]~1_combout  & ((!\mem.raddr_a[1]~3_combout ) # (!\mem.raddr_a[2]~5_combout ))))

	.dataa(\mem.raddr_a[3]~7_combout ),
	.datab(\mem.raddr_a[2]~5_combout ),
	.datac(\mem.raddr_a[1]~3_combout ),
	.datad(\mem.raddr_a[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem~4 .lut_mask = 16'h0015;
defparam \mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y69_N23
dffeas \instruction[17]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[17]~reg0 .is_wysiwyg = "true";
defparam \instruction[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y69_N13
dffeas \instruction[18]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[18]~reg0 .is_wysiwyg = "true";
defparam \instruction[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N4
cycloneive_lcell_comb \instruction[21]~reg0feeder (
// Equation(s):
// \instruction[21]~reg0feeder_combout  = \mem~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem~10_combout ),
	.cin(gnd),
	.combout(\instruction[21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[21]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y69_N5
dffeas \instruction[21]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[21]~reg0 .is_wysiwyg = "true";
defparam \instruction[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N26
cycloneive_lcell_comb \mem~5 (
// Equation(s):
// \mem~5_combout  = (!\mem.raddr_a[3]~7_combout  & (\mem.raddr_a[0]~1_combout  & ((!\mem.raddr_a[1]~3_combout ) # (!\mem.raddr_a[2]~5_combout ))))

	.dataa(\mem.raddr_a[3]~7_combout ),
	.datab(\mem.raddr_a[2]~5_combout ),
	.datac(\mem.raddr_a[1]~3_combout ),
	.datad(\mem.raddr_a[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem~5 .lut_mask = 16'h1500;
defparam \mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y69_N27
dffeas \instruction[22]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[22]~reg0 .is_wysiwyg = "true";
defparam \instruction[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N20
cycloneive_lcell_comb \mem~6 (
// Equation(s):
// \mem~6_combout  = (!\mem.raddr_a[3]~7_combout  & (!\mem.raddr_a[2]~5_combout  & (\mem.raddr_a[1]~3_combout  & !\mem.raddr_a[0]~1_combout )))

	.dataa(\mem.raddr_a[3]~7_combout ),
	.datab(\mem.raddr_a[2]~5_combout ),
	.datac(\mem.raddr_a[1]~3_combout ),
	.datad(\mem.raddr_a[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem~6 .lut_mask = 16'h0010;
defparam \mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y69_N21
dffeas \instruction[23]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[23]~reg0 .is_wysiwyg = "true";
defparam \instruction[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N24
cycloneive_lcell_comb \mem~7 (
// Equation(s):
// \mem~7_combout  = (\mem.raddr_a[3]~7_combout ) # ((\mem.raddr_a[2]~5_combout ) # ((\mem.raddr_a[1]~3_combout  & !\mem.raddr_a[0]~1_combout )))

	.dataa(\mem.raddr_a[3]~7_combout ),
	.datab(\mem.raddr_a[1]~3_combout ),
	.datac(\mem.raddr_a[0]~1_combout ),
	.datad(\mem.raddr_a[2]~5_combout ),
	.cin(gnd),
	.combout(\mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem~7 .lut_mask = 16'hFFAE;
defparam \mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N10
cycloneive_lcell_comb \instruction~4 (
// Equation(s):
// \instruction~4_combout  = (!\reset~input_o  & !\mem~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\mem~7_combout ),
	.cin(gnd),
	.combout(\instruction~4_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~4 .lut_mask = 16'h000F;
defparam \instruction~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N18
cycloneive_lcell_comb \instruction[26]~reg0feeder (
// Equation(s):
// \instruction[26]~reg0feeder_combout  = \instruction~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~4_combout ),
	.cin(gnd),
	.combout(\instruction[26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[26]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y69_N19
dffeas \instruction[26]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[26]~reg0 .is_wysiwyg = "true";
defparam \instruction[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N6
cycloneive_lcell_comb \mem~8 (
// Equation(s):
// \mem~8_combout  = (!\mem.raddr_a[3]~7_combout  & (\mem.raddr_a[2]~5_combout  $ (((\mem.raddr_a[0]~1_combout ) # (!\mem.raddr_a[1]~3_combout )))))

	.dataa(\mem.raddr_a[3]~7_combout ),
	.datab(\mem.raddr_a[2]~5_combout ),
	.datac(\mem.raddr_a[1]~3_combout ),
	.datad(\mem.raddr_a[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem~8 .lut_mask = 16'h1141;
defparam \mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y69_N7
dffeas \instruction[27]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[27]~reg0 .is_wysiwyg = "true";
defparam \instruction[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y69_N17
dffeas \instruction[28]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[28]~reg0 .is_wysiwyg = "true";
defparam \instruction[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y69_N28
cycloneive_lcell_comb \mem~9 (
// Equation(s):
// \mem~9_combout  = (!\mem.raddr_a[3]~7_combout  & (!\mem.raddr_a[2]~5_combout  & (\mem.raddr_a[1]~3_combout  & \mem.raddr_a[0]~1_combout )))

	.dataa(\mem.raddr_a[3]~7_combout ),
	.datab(\mem.raddr_a[2]~5_combout ),
	.datac(\mem.raddr_a[1]~3_combout ),
	.datad(\mem.raddr_a[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem~9 .lut_mask = 16'h1000;
defparam \mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y69_N29
dffeas \instruction[29]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[29]~reg0 .is_wysiwyg = "true";
defparam \instruction[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y69_N11
dffeas \instruction[31]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instruction~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[31]~reg0 .is_wysiwyg = "true";
defparam \instruction[31]~reg0 .power_up = "low";
// synopsys translate_on

assign PC_out[0] = \PC_out[0]~output_o ;

assign PC_out[1] = \PC_out[1]~output_o ;

assign PC_out[2] = \PC_out[2]~output_o ;

assign PC_out[3] = \PC_out[3]~output_o ;

assign PC_out[4] = \PC_out[4]~output_o ;

assign PC_out[5] = \PC_out[5]~output_o ;

assign PC_out[6] = \PC_out[6]~output_o ;

assign PC_out[7] = \PC_out[7]~output_o ;

assign PC_out[8] = \PC_out[8]~output_o ;

assign PC_out[9] = \PC_out[9]~output_o ;

assign PC_out[10] = \PC_out[10]~output_o ;

assign PC_out[11] = \PC_out[11]~output_o ;

assign PC_out[12] = \PC_out[12]~output_o ;

assign PC_out[13] = \PC_out[13]~output_o ;

assign PC_out[14] = \PC_out[14]~output_o ;

assign PC_out[15] = \PC_out[15]~output_o ;

assign PC_out[16] = \PC_out[16]~output_o ;

assign PC_out[17] = \PC_out[17]~output_o ;

assign PC_out[18] = \PC_out[18]~output_o ;

assign PC_out[19] = \PC_out[19]~output_o ;

assign PC_out[20] = \PC_out[20]~output_o ;

assign PC_out[21] = \PC_out[21]~output_o ;

assign PC_out[22] = \PC_out[22]~output_o ;

assign PC_out[23] = \PC_out[23]~output_o ;

assign PC_out[24] = \PC_out[24]~output_o ;

assign PC_out[25] = \PC_out[25]~output_o ;

assign PC_out[26] = \PC_out[26]~output_o ;

assign PC_out[27] = \PC_out[27]~output_o ;

assign PC_out[28] = \PC_out[28]~output_o ;

assign PC_out[29] = \PC_out[29]~output_o ;

assign PC_out[30] = \PC_out[30]~output_o ;

assign PC_out[31] = \PC_out[31]~output_o ;

assign instruction[0] = \instruction[0]~output_o ;

assign instruction[1] = \instruction[1]~output_o ;

assign instruction[2] = \instruction[2]~output_o ;

assign instruction[3] = \instruction[3]~output_o ;

assign instruction[4] = \instruction[4]~output_o ;

assign instruction[5] = \instruction[5]~output_o ;

assign instruction[6] = \instruction[6]~output_o ;

assign instruction[7] = \instruction[7]~output_o ;

assign instruction[8] = \instruction[8]~output_o ;

assign instruction[9] = \instruction[9]~output_o ;

assign instruction[10] = \instruction[10]~output_o ;

assign instruction[11] = \instruction[11]~output_o ;

assign instruction[12] = \instruction[12]~output_o ;

assign instruction[13] = \instruction[13]~output_o ;

assign instruction[14] = \instruction[14]~output_o ;

assign instruction[15] = \instruction[15]~output_o ;

assign instruction[16] = \instruction[16]~output_o ;

assign instruction[17] = \instruction[17]~output_o ;

assign instruction[18] = \instruction[18]~output_o ;

assign instruction[19] = \instruction[19]~output_o ;

assign instruction[20] = \instruction[20]~output_o ;

assign instruction[21] = \instruction[21]~output_o ;

assign instruction[22] = \instruction[22]~output_o ;

assign instruction[23] = \instruction[23]~output_o ;

assign instruction[24] = \instruction[24]~output_o ;

assign instruction[25] = \instruction[25]~output_o ;

assign instruction[26] = \instruction[26]~output_o ;

assign instruction[27] = \instruction[27]~output_o ;

assign instruction[28] = \instruction[28]~output_o ;

assign instruction[29] = \instruction[29]~output_o ;

assign instruction[30] = \instruction[30]~output_o ;

assign instruction[31] = \instruction[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
