Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon May 22 20:57:47 2023
| Host         : yutong-virtual-machine running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_wrapper_timing_summary_routed.rpt -pb soc_wrapper_timing_summary_routed.pb -rpx soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                80716        0.057        0.000                      0                80536        9.500        0.000                       0                 27954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_fpga_0         {0.000 11.000}       22.000          45.455          
  sclk             {0.000 22.000}       44.000          22.727          
clk_fpga_1         {0.000 500.000}      1000.000        1.000           
riscv_jtag_tck     {0.000 50.000}       100.000         10.000          
riscv_rmii_refclk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               0.372        0.000                      0                58986        0.057        0.000                      0                58921        9.750        0.000                       0                 27027  
  sclk                  11.668        0.000                      0                    1        9.668        0.000                      0                    1                                                                          
clk_fpga_1             973.442        0.000                      0                   65        0.282        0.000                      0                   65      499.500        0.000                       0                    67  
riscv_jtag_tck          21.146        0.000                      0                 1434        0.115        0.000                      0                 1319       48.750        0.000                       0                   614  
riscv_rmii_refclk        5.217        0.000                      0                  352        0.122        0.000                      0                  352        9.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sclk          clk_fpga_0          0.012        0.000                      0                    3       14.621        0.000                      0                    3  
clk_fpga_0    sclk                7.297        0.000                      0                    3        9.289        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.185        0.000                      0                19200        0.286        0.000                      0                19200  
**async_default**  clk_fpga_1         clk_fpga_1             980.523        0.000                      0                   64        0.633        0.000                      0                   64  
**async_default**  riscv_jtag_tck     riscv_jtag_tck          93.809        0.000                      0                  371        0.512        0.000                      0                  371  
**async_default**  riscv_rmii_refclk  riscv_rmii_refclk       13.192        0.000                      0                  241        0.885        0.000                      0                  241  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.250ns  (logic 3.656ns (18.992%)  route 15.594ns (81.007%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 24.894 - 22.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       2.326     3.620    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.744 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.389     5.133    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X34Y46         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518     5.651 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         1.208     6.858    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35/O
                         net (fo=1, routed)           0.447     7.429    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20/O
                         net (fo=1, routed)           0.000     7.553    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.066 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.066    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.001     9.184    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.117     9.301 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                         net (fo=31, routed)          1.275    10.577    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.332    10.909 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4/O
                         net (fo=8, routed)           0.658    11.567    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.691 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3/O
                         net (fo=1, routed)           0.580    12.271    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.395 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_2/O
                         net (fo=2, routed)           1.001    13.396    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[21]
    SLICE_X49Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[23]_i_1/O
                         net (fo=157, routed)         2.725    16.245    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/va_latch_reg[23]
    SLICE_X60Y128        LUT2 (Prop_lut2_I0_O)        0.120    16.365 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_r_i_1263/O
                         net (fo=1, routed)           1.374    17.739    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[15].napot_match1_19[10]
    SLICE_X101Y126       LUT6 (Prop_lut6_I5_O)        0.327    18.066 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_858/O
                         net (fo=1, routed)           0.735    18.801    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_858_n_0
    SLICE_X105Y126       LUT4 (Prop_lut4_I2_O)        0.124    18.925 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_442/O
                         net (fo=1, routed)           0.523    19.447    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_442_n_0
    SLICE_X107Y125       LUT5 (Prop_lut5_I4_O)        0.124    19.571 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_156/O
                         net (fo=1, routed)           0.671    20.242    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_156_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I0_O)        0.124    20.366 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_34/O
                         net (fo=1, routed)           0.969    21.336    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pmp[15].napot_match
    SLICE_X91Y115        LUT5 (Prop_lut5_I2_O)        0.124    21.460 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_12/O
                         net (fo=4, routed)           0.628    22.087    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_15
    SLICE_X91Y114        LUT6 (Prop_lut6_I4_O)        0.124    22.211 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0/O
                         net (fo=1, routed)           0.574    22.786    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0_n_0
    SLICE_X91Y113        LUT4 (Prop_lut4_I3_O)        0.124    22.910 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0/O
                         net (fo=1, routed)           0.667    23.577    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0_n_0
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124    23.701 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0/O
                         net (fo=1, routed)           0.558    24.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.382 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1__0/O
                         net (fo=1, routed)           0.000    24.382    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_tmp
    SLICE_X82Y113        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.715    24.894    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X82Y113        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/C
                         clock pessimism              0.115    25.009    
                         clock uncertainty           -0.332    24.677    
    SLICE_X82Y113        FDCE (Setup_fdce_C_D)        0.077    24.754    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.754    
                         arrival time                         -24.382    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            riscv_uart_txd
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 4.086ns (49.561%)  route 4.158ns (50.439%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.657     2.951    soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/clk
    SLICE_X50Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDPE (Prop_fdpe_C_Q)         0.518     3.469 r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/Q
                         net (fo=1, routed)           4.158     7.627    riscv_uart_txd_OBUF
    Y7                   OBUF (Prop_obuf_I_O)         3.568    11.195 r  riscv_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    11.195    riscv_uart_txd
    Y7                                                                r  riscv_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.332    21.668    
                         output delay               -10.000    11.668    
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.100ns  (logic 5.018ns (23.782%)  route 16.082ns (76.218%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 24.891 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.162     6.681    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[96]
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.805 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[96]_i_1/O
                         net (fo=6, routed)           1.316     8.121    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[127]_0[32]
    SLICE_X52Y52         LUT5 (Prop_lut5_I0_O)        0.150     8.271 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_7/O
                         net (fo=2, routed)           1.008     9.279    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_7_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.605 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_5/O
                         net (fo=11, routed)          1.064    10.669    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.793 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_valid_i_5/O
                         net (fo=2, routed)           1.113    11.907    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.031 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_4/O
                         net (fo=127, routed)         1.107    13.138    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X52Y82         LUT3 (Prop_lut3_I1_O)        0.124    13.262 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/va_latch[34]_i_1__0/O
                         net (fo=7, routed)           0.774    14.036    soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_12__0[32]
    SLICE_X52Y90         LUT5 (Prop_lut5_I4_O)        0.124    14.160 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_98__0/O
                         net (fo=1, routed)           0.633    14.794    soc_i/cpu_wrap_0/inst/u_immu/in23__0[34]
    SLICE_X52Y90         LUT4 (Prop_lut4_I0_O)        0.150    14.944 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_77__0/O
                         net (fo=1, routed)           0.303    15.247    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_1154
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.326    15.573 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_51__0/O
                         net (fo=154, routed)         1.951    17.524    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state_reg[0]_2
    SLICE_X62Y130        LUT2 (Prop_lut2_I0_O)        0.124    17.648 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pmp_v_i_663/O
                         net (fo=1, routed)           0.813    18.460    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_100_4
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    18.584 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_315/O
                         net (fo=1, routed)           1.086    19.670    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_315_n_0
    SLICE_X50Y116        LUT4 (Prop_lut4_I0_O)        0.124    19.794 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_100/O
                         net (fo=1, routed)           0.680    20.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_100_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.598 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_17/O
                         net (fo=2, routed)           0.641    21.239    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_17_n_0
    SLICE_X52Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.363 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_41/O
                         net (fo=2, routed)           0.815    22.178    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_4
    SLICE_X56Y113        LUT4 (Prop_lut4_I1_O)        0.124    22.302 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_15/O
                         net (fo=1, routed)           0.815    23.117    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_15_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I0_O)        0.124    23.241 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_6/O
                         net (fo=1, routed)           0.799    24.040    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_6_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I4_O)        0.124    24.164 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_1/O
                         net (fo=1, routed)           0.000    24.164    soc_i/cpu_wrap_0/inst/u_impu/pmp_x_tmp
    SLICE_X56Y102        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.712    24.891    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X56Y102        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/C
                         clock pessimism              0.115    25.006    
                         clock uncertainty           -0.332    24.674    
    SLICE_X56Y102        FDCE (Setup_fdce_C_D)        0.032    24.706    soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg
  -------------------------------------------------------------------
                         required time                         24.706    
                         arrival time                         -24.164    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.822ns  (logic 3.439ns (18.271%)  route 15.383ns (81.729%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 24.719 - 22.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       2.326     3.620    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.744 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.389     5.133    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X34Y46         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518     5.651 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         1.208     6.858    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35/O
                         net (fo=1, routed)           0.447     7.429    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20/O
                         net (fo=1, routed)           0.000     7.553    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.066 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.066    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.001     9.184    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.117     9.301 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                         net (fo=31, routed)          0.844    10.146    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.332    10.478 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_6/O
                         net (fo=1, routed)           0.495    10.972    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_3/O
                         net (fo=1, routed)           0.699    11.795    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_3_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.919 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_2/O
                         net (fo=2, routed)           0.857    12.776    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[19]
    SLICE_X44Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.900 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[21]_i_1/O
                         net (fo=157, routed)         2.488    15.388    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[0]_rep
    SLICE_X95Y94         LUT2 (Prop_lut2_I0_O)        0.124    15.512 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pma_c_i_1555__0/O
                         net (fo=1, routed)           2.455    17.968    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pma[12].napot_match1_9[9]
    SLICE_X47Y128        LUT6 (Prop_lut6_I5_O)        0.124    18.092 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_853__0/O
                         net (fo=1, routed)           0.637    18.728    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_853__0_n_0
    SLICE_X47Y129        LUT4 (Prop_lut4_I3_O)        0.124    18.852 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_313__0/O
                         net (fo=2, routed)           0.989    19.842    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_313__0_n_0
    SLICE_X48Y127        LUT5 (Prop_lut5_I4_O)        0.152    19.994 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_394__0/O
                         net (fo=1, routed)           0.162    20.155    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_394__0_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I0_O)        0.326    20.481 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_79__0/O
                         net (fo=1, routed)           0.527    21.008    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pma[12].napot_match
    SLICE_X50Y124        LUT6 (Prop_lut6_I2_O)        0.124    21.132 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_25__0/O
                         net (fo=1, routed)           1.900    23.032    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_25__0_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.156 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_6__0/O
                         net (fo=1, routed)           0.674    23.830    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_6__0_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124    23.954 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1__0/O
                         net (fo=1, routed)           0.000    23.954    soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_tmp
    SLICE_X64Y91         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.540    24.719    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X64Y91         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/C
                         clock pessimism              0.115    24.834    
                         clock uncertainty           -0.332    24.502    
    SLICE_X64Y91         FDCE (Setup_fdce_C_D)        0.029    24.531    soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg
  -------------------------------------------------------------------
                         required time                         24.531    
                         arrival time                         -23.954    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.832ns  (logic 4.986ns (23.934%)  route 15.846ns (76.066%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 24.818 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.162     6.681    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[96]
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.805 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[96]_i_1/O
                         net (fo=6, routed)           1.316     8.121    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[127]_0[32]
    SLICE_X52Y52         LUT5 (Prop_lut5_I0_O)        0.150     8.271 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_7/O
                         net (fo=2, routed)           1.008     9.279    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_7_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.605 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_5/O
                         net (fo=11, routed)          1.064    10.669    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.793 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_valid_i_5/O
                         net (fo=2, routed)           1.113    11.907    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.031 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_4/O
                         net (fo=127, routed)         0.690    12.721    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X54Y82         LUT3 (Prop_lut3_I1_O)        0.124    12.845 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/bus_err_i_27__0/O
                         net (fo=1, routed)           1.001    13.846    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_12__0[41]
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.970 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_7__0/O
                         net (fo=154, routed)         2.118    16.089    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/imem_addr_pre_reg[53]
    SLICE_X48Y122        LUT2 (Prop_lut2_I0_O)        0.118    16.207 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pmp_x_i_1178/O
                         net (fo=1, routed)           1.180    17.386    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[11].napot_match1[25]
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.326    17.712 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_722/O
                         net (fo=1, routed)           0.609    18.321    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_722_n_0
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.124    18.445 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_338/O
                         net (fo=1, routed)           0.625    19.070    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_338_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124    19.194 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_94/O
                         net (fo=1, routed)           0.849    20.043    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_94_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.124    20.167 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_25/O
                         net (fo=1, routed)           0.433    20.600    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pmp[11].napot_match
    SLICE_X59Y94         LUT5 (Prop_lut5_I2_O)        0.124    20.724 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_9/O
                         net (fo=3, routed)           1.427    22.152    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_1138_out
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.276 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182/O
                         net (fo=1, routed)           0.782    23.058    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182_n_0
    SLICE_X50Y107        LUT4 (Prop_lut4_I3_O)        0.124    23.182 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34/O
                         net (fo=1, routed)           0.302    23.484    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34_n_0
    SLICE_X50Y108        LUT5 (Prop_lut5_I4_O)        0.124    23.608 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7/O
                         net (fo=1, routed)           0.165    23.773    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.124    23.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1/O
                         net (fo=1, routed)           0.000    23.897    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_tmp
    SLICE_X50Y108        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.639    24.818    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X50Y108        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/C
                         clock pessimism              0.115    24.933    
                         clock uncertainty           -0.332    24.601    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.077    24.678    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.678    
                         arrival time                         -23.897    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.622ns  (logic 5.024ns (24.363%)  route 15.598ns (75.637%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 24.716 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.162     6.681    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[96]
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.805 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[96]_i_1/O
                         net (fo=6, routed)           1.316     8.121    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[127]_0[32]
    SLICE_X52Y52         LUT5 (Prop_lut5_I0_O)        0.150     8.271 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_7/O
                         net (fo=2, routed)           1.008     9.279    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_7_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.605 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_5/O
                         net (fo=11, routed)          1.064    10.669    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.793 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_valid_i_5/O
                         net (fo=2, routed)           1.113    11.907    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.031 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_4/O
                         net (fo=127, routed)         1.056    13.086    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X52Y82         LUT3 (Prop_lut3_I1_O)        0.150    13.236 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/va_latch[37]_i_1__0/O
                         net (fo=7, routed)           0.640    13.877    soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_12__0[35]
    SLICE_X53Y87         LUT5 (Prop_lut5_I4_O)        0.332    14.209 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_92__0/O
                         net (fo=1, routed)           0.402    14.611    soc_i/cpu_wrap_0/inst/u_immu/in23__0[37]
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124    14.735 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_73__0/O
                         net (fo=1, routed)           0.497    15.232    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_1153_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.356 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_48__0/O
                         net (fo=154, routed)         1.839    17.196    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state_reg[0]_5
    SLICE_X53Y121        LUT2 (Prop_lut2_I0_O)        0.124    17.320 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_1710/O
                         net (fo=1, routed)           0.679    17.999    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pma[10].napot_match1[17]
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.124    18.123 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_980/O
                         net (fo=1, routed)           0.544    18.667    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_980_n_0
    SLICE_X43Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.791 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_397/O
                         net (fo=2, routed)           1.192    19.983    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_397_n_0
    SLICE_X45Y106        LUT5 (Prop_lut5_I4_O)        0.124    20.107 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_342/O
                         net (fo=1, routed)           0.641    20.748    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_342_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.124    20.872 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_71/O
                         net (fo=1, routed)           0.797    21.669    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pma[10].napot_match
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.124    21.793 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_20/O
                         net (fo=1, routed)           0.580    22.373    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pma_c22
    SLICE_X53Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.497 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_4/O
                         net (fo=1, routed)           1.065    23.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_4_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124    23.686 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1/O
                         net (fo=1, routed)           0.000    23.686    soc_i/cpu_wrap_0/inst/u_impu/pma_c_tmp
    SLICE_X59Y94         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.537    24.716    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X59Y94         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/C
                         clock pessimism              0.115    24.831    
                         clock uncertainty           -0.332    24.499    
    SLICE_X59Y94         FDCE (Setup_fdce_C_D)        0.029    24.528    soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                         -23.686    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 3.405ns (18.367%)  route 15.133ns (81.633%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 24.893 - 22.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       2.326     3.620    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.744 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.389     5.133    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X34Y46         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518     5.651 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         1.208     6.858    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35/O
                         net (fo=1, routed)           0.447     7.429    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20/O
                         net (fo=1, routed)           0.000     7.553    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.066 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.066    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.001     9.184    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.117     9.301 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                         net (fo=31, routed)          1.275    10.577    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.332    10.909 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4/O
                         net (fo=8, routed)           0.658    11.567    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.691 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3/O
                         net (fo=1, routed)           0.580    12.271    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.395 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_2/O
                         net (fo=2, routed)           1.001    13.396    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[21]
    SLICE_X49Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[23]_i_1/O
                         net (fo=157, routed)         2.725    16.244    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/va_latch_reg[23]
    SLICE_X63Y126        LUT2 (Prop_lut2_I0_O)        0.118    16.362 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_r_i_1297/O
                         net (fo=1, routed)           1.695    18.057    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[14].napot_match1_18[10]
    SLICE_X105Y114       LUT6 (Prop_lut6_I5_O)        0.326    18.383 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_908/O
                         net (fo=1, routed)           0.636    19.019    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_908_n_0
    SLICE_X105Y113       LUT4 (Prop_lut4_I2_O)        0.124    19.143 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_480/O
                         net (fo=1, routed)           0.648    19.791    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_480_n_0
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.124    19.915 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_178/O
                         net (fo=1, routed)           0.574    20.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_178_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.124    20.614 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_37/O
                         net (fo=1, routed)           1.043    21.657    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pmp[14].napot_match
    SLICE_X91Y110        LUT5 (Prop_lut5_I2_O)        0.124    21.781 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_13/O
                         net (fo=4, routed)           0.593    22.374    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_14
    SLICE_X90Y113        LUT4 (Prop_lut4_I1_O)        0.124    22.498 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_5__0/O
                         net (fo=1, routed)           1.049    23.547    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_5__0_n_0
    SLICE_X89Y115        LUT6 (Prop_lut6_I3_O)        0.124    23.671 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_1__0/O
                         net (fo=1, routed)           0.000    23.671    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_tmp
    SLICE_X89Y115        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.714    24.893    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X89Y115        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/C
                         clock pessimism              0.115    25.008    
                         clock uncertainty           -0.332    24.676    
    SLICE_X89Y115        FDCE (Setup_fdce_C_D)        0.029    24.705    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg
  -------------------------------------------------------------------
                         required time                         24.705    
                         arrival time                         -23.671    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_seie_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.819ns  (logic 3.125ns (17.538%)  route 14.694ns (82.462%))
  Logic Levels:           18  (LUT3=5 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 24.634 - 22.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       2.326     3.620    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.744 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.815     5.558    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X67Y69         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_seie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDCE (Prop_fdce_C_Q)         0.456     6.014 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_seie_reg/Q
                         net (fo=5, routed)           0.995     7.009    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie[9]
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.133 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_4/O
                         net (fo=2, routed)           0.780     7.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_4_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.037 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_2/O
                         net (fo=12, routed)          1.344     9.381    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wakeup_event
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.117     9.498 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_5/O
                         net (fo=7, routed)           0.631    10.129    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stall_wfi
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.332    10.461 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_i_4/O
                         net (fo=2, routed)           0.756    11.217    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg
    SLICE_X67Y56         LUT4 (Prop_lut4_I0_O)        0.124    11.341 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_16/O
                         net (fo=1, routed)           0.291    11.632    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    SLICE_X67Y56         LUT5 (Prop_lut5_I3_O)        0.124    11.756 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11/O
                         net (fo=1, routed)           0.580    12.336    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11_n_0
    SLICE_X59Y57         LUT3 (Prop_lut3_I0_O)        0.124    12.460 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8/O
                         net (fo=2, routed)           0.584    13.045    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.169 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_6/O
                         net (fo=35, routed)          0.682    13.851    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_tval_reg[28]
    SLICE_X58Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.975 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_i_3/O
                         net (fo=175, routed)         0.995    14.970    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.124    15.094 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.533    15.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X65Y55         LUT5 (Prop_lut5_I1_O)        0.124    15.751 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.507    16.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_asid_reg[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.382 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/O
                         net (fo=10, routed)          0.807    17.189    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_mret
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    17.313 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr[1]_i_5/O
                         net (fo=179, routed)         1.340    18.653    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    SLICE_X65Y74         LUT5 (Prop_lut5_I0_O)        0.124    18.777 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_22/O
                         net (fo=32, routed)          1.648    20.425    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_22_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    20.549 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[57]_i_5/O
                         net (fo=1, routed)           0.610    21.159    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[57]_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    21.283 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[57]_i_2/O
                         net (fo=2, routed)           1.081    22.364    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[57]
    SLICE_X51Y79         LUT3 (Prop_lut3_I2_O)        0.152    22.516 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[57]_i_3/O
                         net (fo=1, routed)           0.530    23.045    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[57]_i_3_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I4_O)        0.332    23.377 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[57]_i_1/O
                         net (fo=1, routed)           0.000    23.377    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_227
    SLICE_X50Y79         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.455    24.634    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X50Y79         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[57]/C
                         clock pessimism              0.115    24.749    
                         clock uncertainty           -0.332    24.417    
    SLICE_X50Y79         FDRE (Setup_fdre_C_D)        0.079    24.496    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[57]
  -------------------------------------------------------------------
                         required time                         24.496    
                         arrival time                         -23.377    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_seie_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.750ns  (logic 3.347ns (18.856%)  route 14.403ns (81.144%))
  Logic Levels:           18  (LUT3=6 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 24.634 - 22.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       2.326     3.620    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.744 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.815     5.558    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X67Y69         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_seie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDCE (Prop_fdce_C_Q)         0.456     6.014 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_seie_reg/Q
                         net (fo=5, routed)           0.995     7.009    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie[9]
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.133 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_4/O
                         net (fo=2, routed)           0.780     7.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_4_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.037 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_2/O
                         net (fo=12, routed)          1.344     9.381    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wakeup_event
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.117     9.498 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_5/O
                         net (fo=7, routed)           0.631    10.129    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stall_wfi
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.332    10.461 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_i_4/O
                         net (fo=2, routed)           0.756    11.217    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg
    SLICE_X67Y56         LUT4 (Prop_lut4_I0_O)        0.124    11.341 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_16/O
                         net (fo=1, routed)           0.291    11.632    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    SLICE_X67Y56         LUT5 (Prop_lut5_I3_O)        0.124    11.756 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11/O
                         net (fo=1, routed)           0.580    12.336    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11_n_0
    SLICE_X59Y57         LUT3 (Prop_lut3_I0_O)        0.124    12.460 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8/O
                         net (fo=2, routed)           0.584    13.045    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.169 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_6/O
                         net (fo=35, routed)          0.682    13.851    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_tval_reg[28]
    SLICE_X58Y53         LUT6 (Prop_lut6_I3_O)        0.124    13.975 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_i_3/O
                         net (fo=175, routed)         0.995    14.970    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.124    15.094 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.533    15.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X65Y55         LUT5 (Prop_lut5_I1_O)        0.124    15.751 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.507    16.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_asid_reg[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.382 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/O
                         net (fo=10, routed)          0.807    17.189    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_mret
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    17.313 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr[1]_i_5/O
                         net (fo=179, routed)         1.239    18.552    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    SLICE_X64Y65         LUT3 (Prop_lut3_I0_O)        0.150    18.702 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/O
                         net (fo=3, routed)           0.483    19.185    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4_n_0
    SLICE_X66Y68         LUT6 (Prop_lut6_I4_O)        0.326    19.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/O
                         net (fo=32, routed)          1.440    20.951    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.124    21.075 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[60]_i_2/O
                         net (fo=2, routed)           0.902    21.977    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[60]
    SLICE_X54Y75         LUT3 (Prop_lut3_I2_O)        0.150    22.127 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[60]_i_2/O
                         net (fo=1, routed)           0.853    22.981    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[60]_i_2_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.328    23.309 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[60]_i_1/O
                         net (fo=1, routed)           0.000    23.309    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_224
    SLICE_X51Y80         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.455    24.634    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X51Y80         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[60]/C
                         clock pessimism              0.115    24.749    
                         clock uncertainty           -0.332    24.417    
    SLICE_X51Y80         FDRE (Setup_fdre_C_D)        0.032    24.449    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[60]
  -------------------------------------------------------------------
                         required time                         24.449    
                         arrival time                         -23.309    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.470ns  (logic 5.018ns (24.513%)  route 15.452ns (75.487%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 24.888 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.162     6.681    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[96]
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.805 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[96]_i_1/O
                         net (fo=6, routed)           1.316     8.121    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[127]_0[32]
    SLICE_X52Y52         LUT5 (Prop_lut5_I0_O)        0.150     8.271 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_7/O
                         net (fo=2, routed)           1.008     9.279    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_7_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.605 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_req_latch_i_5/O
                         net (fo=11, routed)          1.064    10.669    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.793 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_valid_i_5/O
                         net (fo=2, routed)           1.113    11.907    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.031 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_4/O
                         net (fo=127, routed)         1.107    13.138    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X52Y82         LUT3 (Prop_lut3_I1_O)        0.124    13.262 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/va_latch[34]_i_1__0/O
                         net (fo=7, routed)           0.774    14.036    soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_12__0[32]
    SLICE_X52Y90         LUT5 (Prop_lut5_I4_O)        0.124    14.160 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_98__0/O
                         net (fo=1, routed)           0.633    14.794    soc_i/cpu_wrap_0/inst/u_immu/in23__0[34]
    SLICE_X52Y90         LUT4 (Prop_lut4_I0_O)        0.150    14.944 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_77__0/O
                         net (fo=1, routed)           0.303    15.247    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_1154
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.326    15.573 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_51__0/O
                         net (fo=154, routed)         1.951    17.524    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state_reg[0]_2
    SLICE_X62Y130        LUT2 (Prop_lut2_I0_O)        0.124    17.648 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pmp_v_i_663/O
                         net (fo=1, routed)           0.813    18.460    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_100_4
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    18.584 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_315/O
                         net (fo=1, routed)           1.086    19.670    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_315_n_0
    SLICE_X50Y116        LUT4 (Prop_lut4_I0_O)        0.124    19.794 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_100/O
                         net (fo=1, routed)           0.680    20.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_100_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I3_O)        0.124    20.598 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_17/O
                         net (fo=2, routed)           0.641    21.239    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_17_n_0
    SLICE_X52Y115        LUT6 (Prop_lut6_I4_O)        0.124    21.363 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_41/O
                         net (fo=2, routed)           0.797    22.160    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_4
    SLICE_X57Y113        LUT4 (Prop_lut4_I1_O)        0.124    22.284 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_8/O
                         net (fo=1, routed)           0.263    22.547    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_8_n_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I0_O)        0.124    22.671 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_6/O
                         net (fo=1, routed)           0.740    23.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_6_n_0
    SLICE_X59Y110        LUT6 (Prop_lut6_I4_O)        0.124    23.535 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_1/O
                         net (fo=1, routed)           0.000    23.535    soc_i/cpu_wrap_0/inst/u_impu/pmp_l_tmp
    SLICE_X59Y110        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.709    24.888    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X59Y110        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg/C
                         clock pessimism              0.115    25.003    
                         clock uncertainty           -0.332    24.671    
    SLICE_X59Y110        FDCE (Setup_fdce_C_D)        0.029    24.700    soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg
  -------------------------------------------------------------------
                         required time                         24.700    
                         arrival time                         -23.535    
  -------------------------------------------------------------------
                         slack                                  1.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.662     0.998    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y148        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.308    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.935     1.301    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.290     1.011    
    SLICE_X66Y148        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.251    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.662     0.998    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y148        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.308    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.935     1.301    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.290     1.011    
    SLICE_X66Y148        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.251    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.662     0.998    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y148        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.308    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.935     1.301    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.290     1.011    
    SLICE_X66Y148        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.251    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.662     0.998    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y148        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.308    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.935     1.301    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.290     1.011    
    SLICE_X66Y148        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.251    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.662     0.998    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y148        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.308    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.935     1.301    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.290     1.011    
    SLICE_X66Y148        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.251    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.662     0.998    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y148        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.308    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.935     1.301    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.290     1.011    
    SLICE_X66Y148        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.251    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.662     0.998    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y148        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.308    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X66Y148        RAMS32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.935     1.301    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X66Y148        RAMS32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.290     1.011    
    SLICE_X66Y148        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.251    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.662     0.998    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y148        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.308    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X66Y148        RAMS32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.935     1.301    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X66Y148        RAMS32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.290     1.011    
    SLICE_X66Y148        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.251    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1133]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.182%)  route 0.258ns (66.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.553     0.889    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X51Y98         FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1133]/Q
                         net (fo=1, routed)           0.258     1.274    soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIC1
    SLICE_X38Y98         RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.825     1.191    soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X38Y98         RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.216    soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.662     0.998    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y148        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.241     1.380    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.935     1.301    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X66Y148        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.290     1.011    
    SLICE_X66Y148        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.321    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB18_X4Y6   soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         22.000      19.056     RAMB18_X4Y6   soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB18_X2Y6   soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_tx_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         22.000      19.056     RAMB18_X2Y6   soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_tx_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y7   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y6   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y5   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y9   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y8   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y5   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y91  soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y91  soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y91  soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y91  soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y91  soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y91  soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y91  soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y91  soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62  soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62  soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y16   soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y16   soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y16   soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y16   soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y16   soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y16   soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y16   soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y16   soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y94  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X34Y94  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack       11.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.668ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Fast Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - sclk fall@22.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 47.226 - 44.000 ) 
    Source Clock Delay      (SCD):    4.099ns = ( 26.099 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk fall edge)      22.000    22.000 f  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    22.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    22.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.828    23.194    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.204    23.398 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.280    24.678    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421    26.099 f  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000    26.099    sclk_0
    V6                                                                f  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    44.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    44.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.561    44.896    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.164    45.061 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.944    46.004    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221    47.226 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    47.226    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.874    48.099    
                         clock uncertainty           -0.332    47.767    
                         output delay               -10.000    37.767    
  -------------------------------------------------------------------
                         required time                         37.767    
                         arrival time                         -26.099    
  -------------------------------------------------------------------
                         slack                                 11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.668ns  (arrival time - required time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.986ns
    Source Clock Delay      (SCD):    8.987ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.494     2.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.418     3.091 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.577     5.668    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     8.987 r  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     8.987    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.668     2.962    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     3.480 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.986     6.466    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.986 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.986    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -1.000     8.987    
                         clock uncertainty            0.332     9.318    
                         output delay               -10.000    -0.682    
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           8.987    
  -------------------------------------------------------------------
                         slack                                  9.668    






---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      973.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             973.442ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.614ns  (logic 3.918ns (33.736%)  route 7.696ns (66.264%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.800     3.094    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDCE (Prop_fdce_C_Q)         0.478     3.572 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/Q
                         net (fo=4, routed)           1.195     4.767    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[59]
    SLICE_X92Y42         LUT6 (Prop_lut6_I0_O)        0.295     5.062 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.308    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.432 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.905    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.029 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.161    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.285 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.524 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.641    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.758    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.875    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.992    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.109    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.343 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.343    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.460    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.577 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.811 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.811    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.928 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.928    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.045 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.045    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           1.006    14.374    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X94Y42         LUT2 (Prop_lut2_I1_O)        0.334    14.708 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[57]_i_1/O
                         net (fo=1, routed)           0.000    14.708    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[57]
    SLICE_X94Y42         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.623  1002.802    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y42         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.230  1003.032    
                         clock uncertainty          -15.000   988.032    
    SLICE_X94Y42         FDCE (Setup_fdce_C_D)        0.118   988.150    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        988.150    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                973.442    

Slack (MET) :             973.497ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.556ns  (logic 3.904ns (33.785%)  route 7.652ns (66.215%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.802     3.096    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y44         FDCE (Prop_fdce_C_Q)         0.518     3.614 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           1.325     4.939    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.063 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.309    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.433 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.906    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.030 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.163    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.930    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.525 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.525    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.642    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.759    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.993 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.227    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.344    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.461    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.578 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.578    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.695 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.695    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.812 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.812    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.046 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.046    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.163 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.163    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.486 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           0.831    14.318    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X90Y45         LUT2 (Prop_lut2_I1_O)        0.334    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.622  1002.801    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.230  1003.031    
                         clock uncertainty          -15.000   988.031    
    SLICE_X90Y45         FDCE (Setup_fdce_C_D)        0.118   988.149    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        988.149    
                         arrival time                         -14.652    
  -------------------------------------------------------------------
                         slack                                973.497    

Slack (MET) :             973.569ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.450ns  (logic 3.766ns (32.892%)  route 7.684ns (67.108%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.800     3.094    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDCE (Prop_fdce_C_Q)         0.478     3.572 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/Q
                         net (fo=4, routed)           1.195     4.767    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[59]
    SLICE_X92Y42         LUT6 (Prop_lut6_I0_O)        0.295     5.062 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.308    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.432 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.905    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.029 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.161    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.285 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.524 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.641    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.758    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.875    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.992    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.109    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.343 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.343    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.460    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.577 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.811 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.811    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.928 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.928    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.243 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[3]
                         net (fo=2, routed)           0.993    14.237    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[56]
    SLICE_X94Y42         LUT2 (Prop_lut2_I0_O)        0.307    14.544 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[56]_i_1/O
                         net (fo=1, routed)           0.000    14.544    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[56]
    SLICE_X94Y42         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.623  1002.802    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y42         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.230  1003.032    
                         clock uncertainty          -15.000   988.032    
    SLICE_X94Y42         FDCE (Setup_fdce_C_D)        0.081   988.113    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        988.113    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                973.569    

Slack (MET) :             973.589ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 3.759ns (32.908%)  route 7.664ns (67.092%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.802     3.096    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y44         FDCE (Prop_fdce_C_Q)         0.518     3.614 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           1.325     4.939    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.063 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.309    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.433 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.906    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.030 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.163    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.930    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.525 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.525    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.642    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.759    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.993 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.227    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.344    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.461    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.578 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.578    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.695 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.695    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.812 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.812    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.046 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.046    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.369 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           0.844    14.213    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X90Y45         LUT2 (Prop_lut2_I0_O)        0.306    14.519 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000    14.519    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.622  1002.801    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.230  1003.031    
                         clock uncertainty          -15.000   988.031    
    SLICE_X90Y45         FDCE (Setup_fdce_C_D)        0.077   988.108    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        988.108    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                                973.589    

Slack (MET) :             973.605ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.300ns  (logic 3.408ns (30.159%)  route 7.892ns (69.841%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 1002.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.802     3.096    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y44         FDCE (Prop_fdce_C_Q)         0.518     3.614 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           1.325     4.939    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.063 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.309    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.433 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.906    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.030 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.163    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.930    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.525 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.525    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.642    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.759    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.993 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.227    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.344    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.461    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.578 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.578    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.695 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.695    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.018 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/O[1]
                         net (fo=2, routed)           1.072    14.090    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[46]
    SLICE_X89Y40         LUT2 (Prop_lut2_I0_O)        0.306    14.396 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[46]_i_1/O
                         net (fo=1, routed)           0.000    14.396    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[46]
    SLICE_X89Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.561  1002.740    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                         clock pessimism              0.230  1002.970    
                         clock uncertainty          -15.000   987.970    
    SLICE_X89Y40         FDCE (Setup_fdce_C_D)        0.031   988.001    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]
  -------------------------------------------------------------------
                         required time                        988.001    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                973.605    

Slack (MET) :             973.621ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.394ns  (logic 3.935ns (34.534%)  route 7.459ns (65.466%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 1002.804 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.800     3.094    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDCE (Prop_fdce_C_Q)         0.478     3.572 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/Q
                         net (fo=4, routed)           1.195     4.767    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[59]
    SLICE_X92Y42         LUT6 (Prop_lut6_I0_O)        0.295     5.062 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.308    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.432 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.905    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.029 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.161    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.285 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.524 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.641    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.758    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.875    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.992    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.109    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.343 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.343    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.460    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.577 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.694    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.811 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.811    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.928 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.928    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.045 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.045    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.162 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.162    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.769    14.187    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[63]
    SLICE_X94Y44         LUT2 (Prop_lut2_I1_O)        0.301    14.488 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                         net (fo=1, routed)           0.000    14.488    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    SLICE_X94Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.624  1002.803    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.230  1003.033    
                         clock uncertainty          -15.000   988.033    
    SLICE_X94Y44         FDCE (Setup_fdce_C_D)        0.077   988.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        988.110    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                973.621    

Slack (MET) :             973.635ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.380ns  (logic 3.752ns (32.969%)  route 7.628ns (67.031%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.802     3.096    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y44         FDCE (Prop_fdce_C_Q)         0.518     3.614 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           1.325     4.939    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.063 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.309    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.433 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.906    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.030 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.163    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.930    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.525 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.525    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.642    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.759    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.993 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.227    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.344    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.461    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.578 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.578    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.695 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.695    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.812 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.812    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.046 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.046    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.361 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                         net (fo=2, routed)           0.808    14.169    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    SLICE_X90Y45         LUT2 (Prop_lut2_I0_O)        0.307    14.476 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/O
                         net (fo=1, routed)           0.000    14.476    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[60]
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.622  1002.801    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.230  1003.031    
                         clock uncertainty          -15.000   988.031    
    SLICE_X90Y45         FDCE (Setup_fdce_C_D)        0.081   988.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        988.112    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                973.635    

Slack (MET) :             973.643ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.410ns  (logic 3.774ns (33.075%)  route 7.636ns (66.925%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.802     3.096    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y44         FDCE (Prop_fdce_C_Q)         0.518     3.614 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           1.325     4.939    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.063 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.309    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.433 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.906    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.030 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.163    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.930    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.525 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.525    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.642    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.759    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.993 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.227    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.344    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.461    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.578 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.578    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.695 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.695    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.812 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.812    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.046 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.046    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.361 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                         net (fo=2, routed)           0.816    14.177    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    SLICE_X90Y45         LUT2 (Prop_lut2_I1_O)        0.329    14.506 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                         net (fo=1, routed)           0.000    14.506    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.622  1002.801    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.230  1003.031    
                         clock uncertainty          -15.000   988.031    
    SLICE_X90Y45         FDCE (Setup_fdce_C_D)        0.118   988.149    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        988.149    
                         arrival time                         -14.506    
  -------------------------------------------------------------------
                         slack                                973.643    

Slack (MET) :             973.648ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.257ns  (logic 3.410ns (30.292%)  route 7.847ns (69.708%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 1002.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.802     3.096    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y44         FDCE (Prop_fdce_C_Q)         0.518     3.614 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           1.325     4.939    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.063 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.309    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.433 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.906    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.030 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.163    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.930    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.525 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.525    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.642    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.759    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.993 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.227    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.344    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.461    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.578 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.578    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.695 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.695    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.812 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.812    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.031 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/O[0]
                         net (fo=2, routed)           1.027    14.058    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[49]
    SLICE_X89Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.353 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[48]_i_1/O
                         net (fo=1, routed)           0.000    14.353    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[48]
    SLICE_X89Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.561  1002.740    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                         clock pessimism              0.230  1002.970    
                         clock uncertainty          -15.000   987.970    
    SLICE_X89Y40         FDCE (Setup_fdce_C_D)        0.031   988.001    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]
  -------------------------------------------------------------------
                         required time                        988.001    
                         arrival time                         -14.353    
  -------------------------------------------------------------------
                         slack                                973.648    

Slack (MET) :             973.662ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.287ns  (logic 3.440ns (30.477%)  route 7.847ns (69.523%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 1002.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.802     3.096    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y44         FDCE (Prop_fdce_C_Q)         0.518     3.614 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           1.325     4.939    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.063 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          2.247     7.309    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.433 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.473     8.906    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.030 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           1.132    10.163    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X93Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.644    10.930    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X90Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.525 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.525    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.642    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.759    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.993 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.227    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.344    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.461    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.578 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.578    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.695 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.695    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.812 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.812    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.031 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/O[0]
                         net (fo=2, routed)           1.027    14.058    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[49]
    SLICE_X89Y40         LUT2 (Prop_lut2_I0_O)        0.325    14.383 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[49]_i_1/O
                         net (fo=1, routed)           0.000    14.383    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[49]
    SLICE_X89Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.561  1002.740    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/C
                         clock pessimism              0.230  1002.970    
                         clock uncertainty          -15.000   987.970    
    SLICE_X89Y40         FDCE (Setup_fdce_C_D)        0.075   988.045    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]
  -------------------------------------------------------------------
                         required time                        988.045    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                973.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/Q
                         net (fo=1, routed)           0.170     1.270    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.867     1.233    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                         clock pessimism             -0.297     0.936    
    SLICE_X92Y23         FDCE (Hold_fdce_C_D)         0.052     0.988    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.386ns (74.144%)  route 0.135ns (25.856%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.612     0.948    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDCE (Prop_fdce_C_Q)         0.164     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/Q
                         net (fo=5, routed)           0.135     1.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[60]
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.291 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_7/O
                         net (fo=1, routed)           0.000     1.291    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[59]
    SLICE_X90Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.402 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.402    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.468 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.468    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_bin[63]
    SLICE_X90Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.881     1.247    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism             -0.283     0.964    
    SLICE_X90Y44         FDCE (Hold_fdce_C_D)         0.130     1.094    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.385ns (57.421%)  route 0.285ns (42.579%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.612     0.948    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDCE (Prop_fdce_C_Q)         0.164     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/Q
                         net (fo=5, routed)           0.135     1.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[60]
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.291 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_7/O
                         net (fo=1, routed)           0.000     1.291    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[59]
    SLICE_X90Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.356 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                         net (fo=2, routed)           0.151     1.507    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    SLICE_X90Y45         LUT2 (Prop_lut2_I0_O)        0.111     1.618 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                         net (fo=1, routed)           0.000     1.618    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.881     1.247    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism             -0.299     0.948    
    SLICE_X90Y45         FDCE (Hold_fdce_C_D)         0.131     1.079    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.382ns (57.230%)  route 0.285ns (42.770%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.612     0.948    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDCE (Prop_fdce_C_Q)         0.164     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/Q
                         net (fo=5, routed)           0.135     1.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[60]
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.291 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_7/O
                         net (fo=1, routed)           0.000     1.291    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[59]
    SLICE_X90Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.356 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                         net (fo=2, routed)           0.151     1.507    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    SLICE_X90Y45         LUT2 (Prop_lut2_I1_O)        0.108     1.615 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000     1.615    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.881     1.247    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism             -0.299     0.948    
    SLICE_X90Y45         FDCE (Hold_fdce_C_D)         0.120     1.068    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.292ns (41.984%)  route 0.403ns (58.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.602     0.938    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y28         FDCE (Prop_fdce_C_Q)         0.148     1.086 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/Q
                         net (fo=6, routed)           0.151     1.237    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[3]
    SLICE_X90Y28         LUT6 (Prop_lut6_I1_O)        0.099     1.336 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_2/O
                         net (fo=1, routed)           0.252     1.588    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[0]
    SLICE_X90Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.633 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[0]_i_1/O
                         net (fo=1, routed)           0.000     1.633    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[0]
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.869     1.235    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism             -0.297     0.938    
    SLICE_X90Y28         FDCE (Hold_fdce_C_D)         0.120     1.058    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.465ns (58.998%)  route 0.323ns (41.002%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.602     0.938    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y28         FDCE (Prop_fdce_C_Q)         0.164     1.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/Q
                         net (fo=5, routed)           0.175     1.276    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[2]
    SLICE_X90Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.321 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_7/O
                         net (fo=1, routed)           0.000     1.321    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[1]
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.466 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.149     1.615    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[3]
    SLICE_X90Y28         LUT2 (Prop_lut2_I0_O)        0.111     1.726 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[3]_i_1/O
                         net (fo=1, routed)           0.000     1.726    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[3]
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.869     1.235    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
                         clock pessimism             -0.297     0.938    
    SLICE_X90Y28         FDCE (Hold_fdce_C_D)         0.131     1.069    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.462ns (58.842%)  route 0.323ns (41.158%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.602     0.938    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y28         FDCE (Prop_fdce_C_Q)         0.164     1.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/Q
                         net (fo=5, routed)           0.175     1.276    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[2]
    SLICE_X90Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.321 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_7/O
                         net (fo=1, routed)           0.000     1.321    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[1]
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.466 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.149     1.615    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[3]
    SLICE_X90Y28         LUT2 (Prop_lut2_I1_O)        0.108     1.723 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[2]_i_1/O
                         net (fo=1, routed)           0.000     1.723    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[2]
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.869     1.235    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                         clock pessimism             -0.297     0.938    
    SLICE_X90Y28         FDCE (Hold_fdce_C_D)         0.121     1.059    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.357ns (46.268%)  route 0.415ns (53.732%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.608     0.944    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y36         FDCE (Prop_fdce_C_Q)         0.141     1.085 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/Q
                         net (fo=4, routed)           0.126     1.210    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[30]
    SLICE_X90Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.255 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[32]_i_5/O
                         net (fo=1, routed)           0.000     1.255    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[30]
    SLICE_X90Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/O[1]
                         net (fo=2, routed)           0.289     1.610    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[30]
    SLICE_X93Y36         LUT2 (Prop_lut2_I1_O)        0.105     1.715 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[29]_i_1/O
                         net (fo=1, routed)           0.000     1.715    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[29]
    SLICE_X93Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.877     1.243    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]/C
                         clock pessimism             -0.299     0.944    
    SLICE_X93Y36         FDCE (Hold_fdce_C_D)         0.107     1.051    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.361ns (47.327%)  route 0.402ns (52.673%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.607     0.943    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y33         FDCE (Prop_fdce_C_Q)         0.141     1.084 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/Q
                         net (fo=6, routed)           0.167     1.251    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[20]
    SLICE_X90Y33         LUT4 (Prop_lut4_I2_O)        0.045     1.296 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[20]_i_3/O
                         net (fo=1, routed)           0.000     1.296    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[20]
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.360 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/O[3]
                         net (fo=2, routed)           0.235     1.594    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[20]
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.111     1.705 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[20]_i_1/O
                         net (fo=1, routed)           0.000     1.705    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[20]
    SLICE_X93Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.875     1.241    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
                         clock pessimism             -0.299     0.943    
    SLICE_X93Y33         FDCE (Hold_fdce_C_D)         0.092     1.035    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.475ns (60.529%)  route 0.310ns (39.471%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.607     0.943    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y33         FDCE (Prop_fdce_C_Q)         0.141     1.084 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/Q
                         net (fo=6, routed)           0.167     1.251    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[20]
    SLICE_X90Y33         LUT4 (Prop_lut4_I2_O)        0.045     1.296 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[20]_i_3/O
                         net (fo=1, routed)           0.000     1.296    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[20]
    SLICE_X90Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.405 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.471 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/O[2]
                         net (fo=2, routed)           0.143     1.613    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[23]
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.114     1.727 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[23]_i_1/O
                         net (fo=1, routed)           0.000     1.727    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[23]
    SLICE_X93Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.875     1.241    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/C
                         clock pessimism             -0.299     0.943    
    SLICE_X93Y33         FDCE (Hold_fdce_C_D)         0.107     1.050    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.678    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y18  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X90Y28    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X93Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X93Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X90Y28    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X93Y33    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X93Y33    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X90Y28    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X93Y33    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X93Y33    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X93Y33    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X93Y33    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X93Y34    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X93Y34    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y32    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X92Y41    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X92Y41    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X92Y41    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X92Y41    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C



---------------------------------------------------------------------------------------------------
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       21.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.146ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[6]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.518ns (31.227%)  route 1.141ns (68.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.814     6.034    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y24          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.518     6.552 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[6]/Q
                         net (fo=1, routed)           1.141     7.693    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[4]
    SLICE_X9Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.492     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     6.838    
    SLICE_X9Y34          FDCE (Setup_data_check)     22.000    28.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                 21.146    

Slack (MET) :             21.195ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[2]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.518ns (32.220%)  route 1.090ns (67.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.816     6.036    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y23          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518     6.554 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/Q
                         net (fo=1, routed)           1.090     7.644    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[0]
    SLICE_X13Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.492     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     6.838    
    SLICE_X13Y31         FDCE (Setup_data_check)     22.000    28.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                 21.195    

Slack (MET) :             21.223ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[9]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.518ns (31.207%)  route 1.142ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.735     5.955    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X8Y26          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     6.473 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[9]/Q
                         net (fo=1, routed)           1.142     7.615    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[7]
    SLICE_X9Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.492     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     6.838    
    SLICE_X9Y34          FDCE (Setup_data_check)     22.000    28.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                 21.223    

Slack (MET) :             21.225ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[27]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.419ns (25.337%)  route 1.235ns (74.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.740     5.960    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.419     6.379 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[27]/Q
                         net (fo=1, routed)           1.235     7.614    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[27]
    SLICE_X9Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.492     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     6.838    
    SLICE_X9Y30          FDCE (Setup_data_check)     22.000    28.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 21.225    

Slack (MET) :             21.228ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[9]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.419ns (25.385%)  route 1.232ns (74.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.740     5.960    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.419     6.379 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[9]/Q
                         net (fo=1, routed)           1.232     7.610    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[9]
    SLICE_X9Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.492     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     6.838    
    SLICE_X9Y30          FDCE (Setup_data_check)     22.000    28.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                 21.228    

Slack (MET) :             21.240ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.518ns (31.641%)  route 1.119ns (68.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.961ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.741     5.961    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X10Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.518     6.479 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/Q
                         net (fo=1, routed)           1.119     7.598    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[3]
    SLICE_X12Y35         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.492     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     6.838    
    SLICE_X12Y35         FDCE (Setup_data_check)     22.000    28.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                 21.240    

Slack (MET) :             21.280ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.478ns (29.924%)  route 1.119ns (70.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.961ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.741     5.961    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X10Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.478     6.439 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/Q
                         net (fo=1, routed)           1.119     7.558    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[2]
    SLICE_X13Y35         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.492     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     6.838    
    SLICE_X13Y35         FDCE (Setup_data_check)     22.000    28.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 21.280    

Slack (MET) :             21.322ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[4]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.518ns (33.398%)  route 1.033ns (66.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.965ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.745     5.965    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X12Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     6.483 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[4]/Q
                         net (fo=1, routed)           1.033     7.516    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[4]
    SLICE_X13Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.492     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     6.838    
    SLICE_X13Y31         FDCE (Setup_data_check)     22.000    28.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 21.322    

Slack (MET) :             21.342ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[10]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.518ns (27.153%)  route 1.390ns (72.847%))
  Logic Levels:           0  
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns
    Source Clock Delay      (SCD):    5.964ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.744     5.964    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDCE (Prop_fdce_C_Q)         0.518     6.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]/Q
                         net (fo=1, routed)           1.390     7.872    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[10]
    SLICE_X25Y19         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.868     6.605    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X2Y6           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     7.214    
    SLICE_X25Y19         FDCE (Setup_data_check)     22.000    29.214    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         29.214    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 21.342    

Slack (MET) :             21.373ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_write_reg/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.518ns (36.398%)  route 0.905ns (63.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     6.042    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     6.560 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg/Q
                         net (fo=1, routed)           0.905     7.465    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_mem_write
    SLICE_X6Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669     3.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.644     5.370    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.367     5.737 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.492     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.609     6.838    
    SLICE_X6Y30          FDCE (Setup_data_check)     22.000    28.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_write_reg
  -------------------------------------------------------------------
                         required time                         28.838    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                 21.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.410    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     2.551 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[23]/Q
                         net (fo=2, routed)           0.063     2.614    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata_reg[23]_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.045     2.659 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     2.659    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]_1[4]
    SLICE_X8Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.850     2.914    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X8Y27          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[23]/C
                         clock pessimism             -0.490     2.423    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.121     2.544    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.581     2.407    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y24          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.141     2.548 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[12]/Q
                         net (fo=2, routed)           0.067     2.615    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[12]_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.045     2.660 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.660    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/p_1_in[12]
    SLICE_X8Y24          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.847     2.911    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X8Y24          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[12]/C
                         clock pessimism             -0.490     2.420    
    SLICE_X8Y24          FDCE (Hold_fdce_C_D)         0.120     2.540    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.593%)  route 0.221ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.408    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    SLICE_X10Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164     2.572 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[4]/Q
                         net (fo=3, routed)           0.221     2.793    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr[4]
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.957    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
                         clock pessimism             -0.470     2.487    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.670    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.610     2.436    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     2.577 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[33]/Q
                         net (fo=10, routed)          0.077     2.655    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_wdata[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I3_O)        0.045     2.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[32]_i_1/O
                         net (fo=1, routed)           0.000     2.700    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[32]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.877     2.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[32]/C
                         clock pessimism             -0.491     2.449    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     2.570    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.410    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     2.551 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[26]/Q
                         net (fo=2, routed)           0.098     2.649    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata_reg[26]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.045     2.694 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     2.694    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]_1[7]
    SLICE_X8Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.851     2.915    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X8Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[26]/C
                         clock pessimism             -0.491     2.423    
    SLICE_X8Y28          FDCE (Hold_fdce_C_D)         0.120     2.543    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.852%)  route 0.258ns (61.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.408    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    SLICE_X10Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164     2.572 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[1]/Q
                         net (fo=5, routed)           0.258     2.830    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr[1]
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.957    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
                         clock pessimism             -0.470     2.487    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.670    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_trncnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.611     2.437    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y26          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_trncnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     2.578 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_trncnt_reg[2]/Q
                         net (fo=1, routed)           0.108     2.686    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_trncnt_reg_n_0_[2]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res[14]_i_1/O
                         net (fo=1, routed)           0.000     2.731    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res[14]
    SLICE_X4Y25          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.876     2.940    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y25          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res_reg[14]/C
                         clock pessimism             -0.490     2.449    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.121     2.570    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupack_reg/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupreq_reg/Q
                         net (fo=3, routed)           0.110     2.691    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupreq
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.045     2.736 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupack_i_1/O
                         net (fo=1, routed)           0.000     2.736    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupack_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.882     2.946    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupack_reg/C
                         clock pessimism             -0.492     2.453    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     2.573    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgpwrupack_reg
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.725%)  route 0.225ns (60.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.408    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    SLICE_X10Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.148     2.556 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[5]/Q
                         net (fo=2, routed)           0.225     2.781    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr[5]
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.957    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
                         clock pessimism             -0.470     2.487    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     2.617    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.615     2.441    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/tck
    SLICE_X5Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     2.582 r  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rdata_reg[24]/Q
                         net (fo=1, routed)           0.096     2.678    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[31]_0[24]
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.045     2.723 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.723    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[24]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.882     2.946    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X7Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[24]/C
                         clock pessimism             -0.490     2.455    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.092     2.547    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_jtag_tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { riscv_jtag_tck }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y10   soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  riscv_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y21    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y23    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y23    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y21    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y21    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y21    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y21    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y21    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y20   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y20   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y20   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y20   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y20   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y20   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y20   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y20   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_tx_en
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        17.671ns  (logic 2.675ns (15.140%)  route 14.996ns (84.860%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.865     5.076    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.518     5.594 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)          14.996    20.590    riscv_rmii_tx_en_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         2.157    22.748 r  riscv_rmii_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000    22.748    riscv_rmii_tx_en
    Y18                                                               r  riscv_rmii_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -22.748    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[1]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.462ns (22.083%)  route 1.630ns (77.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 21.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    U19                                               0.000    12.000 r  riscv_rmii_rxd[1] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.406    12.406 r  riscv_rmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           1.424    13.830    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[1]
    SLICE_X104Y23        LUT3 (Prop_lut3_I0_O)        0.056    13.886 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[1]_i_1/O
                         net (fo=1, routed)           0.206    14.092    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]_0
    SLICE_X104Y23        FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.602    21.672    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X104Y23        FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/C
                         clock pessimism              0.000    21.672    
                         clock uncertainty           -0.035    21.636    
    SLICE_X104Y23        FDRE (Setup_fdre_C_D)       -0.043    21.593    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.593    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  7.502    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[0]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.477ns (23.939%)  route 1.516ns (76.061%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 21.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y19                                               0.000    12.000 r  riscv_rmii_rxd[0] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[0]
    Y19                  IBUF (Prop_ibuf_I_O)         0.421    12.421 r  riscv_rmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           1.516    13.938    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[0]
    SLICE_X98Y23         LUT3 (Prop_lut3_I0_O)        0.056    13.994 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[0]_i_1/O
                         net (fo=1, routed)           0.000    13.994    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]_0
    SLICE_X98Y23         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.602    21.672    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X98Y23         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/C
                         clock pessimism              0.000    21.672    
                         clock uncertainty           -0.035    21.636    
    SLICE_X98Y23         FDRE (Setup_fdre_C_D)        0.034    21.670    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.670    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[0]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        15.165ns  (logic 2.720ns (17.935%)  route 12.446ns (82.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.865     5.076    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.518     5.594 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/Q
                         net (fo=1, routed)          12.446    18.040    riscv_rmii_txd_OBUF[0]
    Y16                  OBUF (Prop_obuf_I_O)         2.202    20.242 r  riscv_rmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.242    riscv_rmii_txd[0]
    Y16                                                               r  riscv_rmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -20.242    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[1]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 2.656ns (17.642%)  route 12.397ns (82.358%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.880     5.091    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y10        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y10        FDCE (Prop_fdce_C_Q)         0.456     5.547 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/Q
                         net (fo=1, routed)          12.397    17.945    riscv_rmii_txd_OBUF[1]
    Y17                  OBUF (Prop_obuf_I_O)         2.200    20.144 r  riscv_rmii_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.144    riscv_rmii_txd[1]
    Y17                                                               r  riscv_rmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -20.144    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 riscv_rmii_crs_dv
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.393ns (25.683%)  route 1.137ns (74.317%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 21.673 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    W18                                               0.000    12.000 r  riscv_rmii_crs_dv (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_crs_dv
    W18                  IBUF (Prop_ibuf_I_O)         0.393    12.393 r  riscv_rmii_crs_dv_IBUF_inst/O
                         net (fo=1, routed)           1.137    13.530    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_crsdv
    SLICE_X97Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603    21.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X97Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism              0.000    21.673    
                         clock uncertainty           -0.035    21.637    
    SLICE_X97Y22         FDCE (Setup_fdce_C_D)       -0.014    21.623    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         21.623    
                         arrival time                         -13.530    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             12.229ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 0.890ns (11.397%)  route 6.919ns (88.603%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.865     5.076    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.518     5.594 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)           2.457     8.052    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txen
    SLICE_X61Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.176 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txen_i_3/O
                         net (fo=38, routed)          3.290    11.466    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/nxt_txen__3
    SLICE_X113Y6         LUT3 (Prop_lut3_I2_O)        0.124    11.590 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.171    12.761    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X112Y3         LUT6 (Prop_lut6_I4_O)        0.124    12.885 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[12]_i_1__0/O
                         net (fo=1, routed)           0.000    12.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[12]_i_1__0_n_0
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.702    24.664    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                         clock pessimism              0.404    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X112Y3         FDPE (Setup_fdpe_C_D)        0.081    25.114    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]
  -------------------------------------------------------------------
                         required time                         25.114    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 12.229    

Slack (MET) :             12.336ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 0.890ns (11.562%)  route 6.807ns (88.438%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.865     5.076    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.518     5.594 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)           2.457     8.052    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txen
    SLICE_X61Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.176 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txen_i_3/O
                         net (fo=38, routed)          3.290    11.466    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/nxt_txen__3
    SLICE_X113Y6         LUT3 (Prop_lut3_I2_O)        0.124    11.590 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.060    12.650    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X112Y4         LUT3 (Prop_lut3_I2_O)        0.124    12.774 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.774    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[0]_i_1__0_n_0
    SLICE_X112Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.702    24.664    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/C
                         clock pessimism              0.404    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X112Y4         FDPE (Setup_fdpe_C_D)        0.077    25.110    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 12.336    

Slack (MET) :             12.351ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 0.916ns (11.860%)  route 6.807ns (88.140%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.865     5.076    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.518     5.594 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)           2.457     8.052    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txen
    SLICE_X61Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.176 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txen_i_3/O
                         net (fo=38, routed)          3.290    11.466    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/nxt_txen__3
    SLICE_X113Y6         LUT3 (Prop_lut3_I2_O)        0.124    11.590 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.060    12.650    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X112Y4         LUT5 (Prop_lut5_I4_O)        0.150    12.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.800    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[1]_i_1__0_n_0
    SLICE_X112Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.702    24.664    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/C
                         clock pessimism              0.404    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X112Y4         FDPE (Setup_fdpe_C_D)        0.118    25.151    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]
  -------------------------------------------------------------------
                         required time                         25.151    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                 12.351    

Slack (MET) :             12.352ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 0.796ns (10.855%)  route 6.537ns (89.145%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.865     5.076    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.518     5.594 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)           2.457     8.052    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txen
    SLICE_X61Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.176 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txen_i_3/O
                         net (fo=38, routed)          3.290    11.466    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/nxt_txen__3
    SLICE_X113Y6         LUT3 (Prop_lut3_I1_O)        0.154    11.620 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd[1]_i_1/O
                         net (fo=1, routed)           0.789    12.409    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32_n_1
    SLICE_X113Y10        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.700    24.662    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y10        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                         clock pessimism              0.404    25.066    
                         clock uncertainty           -0.035    25.031    
    SLICE_X113Y10        FDCE (Setup_fdce_C_D)       -0.270    24.761    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                 12.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.642     1.712    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDPE (Prop_fdpe_C_Q)         0.141     1.853 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/Q
                         net (fo=1, routed)           0.056     1.909    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[17]
    SLICE_X113Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/C
                         clock pessimism             -0.362     1.712    
    SLICE_X113Y3         FDPE (Hold_fdpe_C_D)         0.075     1.787    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.580     1.650    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X75Y19         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDCE (Prop_fdce_C_Q)         0.141     1.791 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[26]/Q
                         net (fo=4, routed)           0.126     1.917    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[26]
    SLICE_X77Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.846     2.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X77Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[26]/C
                         clock pessimism             -0.324     1.683    
    SLICE_X77Y20         FDCE (Hold_fdce_C_D)         0.070     1.753    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.642     1.712    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDPE (Prop_fdpe_C_Q)         0.164     1.876 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/Q
                         net (fo=1, routed)           0.056     1.932    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[12]
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.362     1.712    
    SLICE_X112Y3         FDPE (Hold_fdpe_C_D)         0.053     1.765    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.582     1.652    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X69Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y16         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.121     1.914    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[2]
    SLICE_X69Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.846     2.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X69Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]/C
                         clock pessimism             -0.342     1.665    
    SLICE_X69Y17         FDCE (Hold_fdce_C_D)         0.075     1.740    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.581     1.651    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X69Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y17         FDCE (Prop_fdce_C_Q)         0.141     1.792 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/Q
                         net (fo=2, routed)           0.113     1.905    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[20]
    SLICE_X70Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.846     2.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X70Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/C
                         clock pessimism             -0.342     1.665    
    SLICE_X70Y17         FDCE (Hold_fdce_C_D)         0.066     1.731    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.582     1.652    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X79Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.118     1.911    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[7]
    SLICE_X78Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.849     2.010    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X78Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/C
                         clock pessimism             -0.345     1.665    
    SLICE_X78Y17         FDCE (Hold_fdce_C_D)         0.070     1.735    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.081%)  route 0.141ns (49.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.582     1.652    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X80Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y18         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[25]/Q
                         net (fo=2, routed)           0.141     1.933    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[25]
    SLICE_X78Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.848     2.009    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X78Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/C
                         clock pessimism             -0.324     1.685    
    SLICE_X78Y18         FDCE (Hold_fdce_C_D)         0.070     1.755    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X57Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d1_reg[1]/Q
                         net (fo=1, routed)           0.110     1.900    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d1[1]
    SLICE_X57Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.847     2.008    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X57Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d2_reg[1]/C
                         clock pessimism             -0.359     1.649    
    SLICE_X57Y14         FDCE (Hold_fdce_C_D)         0.072     1.721    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.581     1.651    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X69Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y17         FDCE (Prop_fdce_C_Q)         0.141     1.792 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]/Q
                         net (fo=2, routed)           0.122     1.914    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[0]
    SLICE_X69Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.845     2.006    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X69Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]/C
                         clock pessimism             -0.342     1.664    
    SLICE_X69Y18         FDCE (Hold_fdce_C_D)         0.070     1.734    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][23]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X95Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y22         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[23]/Q
                         net (fo=2, routed)           0.121     1.935    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[23]
    SLICE_X95Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.868     2.029    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X95Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][23]/C
                         clock pessimism             -0.345     1.684    
    SLICE_X95Y23         FDCE (Hold_fdce_C_D)         0.070     1.754    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_rmii_refclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { riscv_rmii_refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  riscv_rmii_refclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X97Y21    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X97Y21    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X70Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X82Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X82Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X92Y21    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X92Y16    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X90Y22    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X92Y16    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X61Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X61Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X61Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X61Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X97Y21    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X97Y21    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X97Y21    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X97Y21    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X82Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X79Y16    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X79Y16    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X79Y16    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X90Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X90Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y17    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X90Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X90Y19    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.697ns (63.088%)  route 0.993ns (36.912%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.668     2.962    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     3.480 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.986     6.466    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.986 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.986    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.986    
    U7                                                0.000    21.986 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.986    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.560 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.993    24.553    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124    24.677 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    24.677    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    24.689    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                         -24.677    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.697ns (66.014%)  route 0.874ns (33.986%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.668     2.962    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     3.480 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.986     6.466    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.986 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.986    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.986    
    U7                                                0.000    21.986 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.986    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.560 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.874    24.434    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.124    24.558 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    24.558    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.081    24.691    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.558    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.697ns (66.298%)  route 0.863ns (33.702%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.986ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.668     2.962    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     3.480 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.986     6.466    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.986 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.986    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.986    
    U7                                                0.000    21.986 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.986    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.560 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.863    24.423    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.124    24.547 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    24.547    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.077    24.687    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                         -24.547    
  -------------------------------------------------------------------
                         slack                                  0.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.621ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.385ns (52.484%)  route 0.349ns (47.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.561     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.164     1.061 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.944     2.004    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.226 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.226    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.226    
    U7                                                0.000    15.226 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.226    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.566 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.349    15.915    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.045    15.960 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    15.960    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.120     1.339    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                          15.960    
  -------------------------------------------------------------------
                         slack                                 14.621    

Slack (MET) :             14.624ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.385ns (52.200%)  route 0.353ns (47.800%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.561     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.164     1.061 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.944     2.004    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.226 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.226    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.226    
    U7                                                0.000    15.226 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.226    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.566 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.353    15.919    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045    15.964 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    15.964    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          15.964    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.663ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.385ns (49.565%)  route 0.392ns (50.435%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.561     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.164     1.061 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.944     2.004    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.226 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.226    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.226    
    U7                                                0.000    15.226 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.226    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.566 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.392    15.958    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.045    16.003 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    16.003    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          16.003    
  -------------------------------------------------------------------
                         slack                                 14.663    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        7.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        10.549ns  (logic 4.045ns (38.343%)  route 6.504ns (61.657%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.987ns = ( 52.987 - 44.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 25.038 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.744    25.038    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X30Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.518    25.556 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           6.504    32.060    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         3.527    35.587 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000    35.587    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.494    46.674    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.418    47.091 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.577    49.668    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.987 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.987    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.230    53.216    
                         clock uncertainty           -0.332    52.884    
                         output delay               -10.000    42.884    
  -------------------------------------------------------------------
                         required time                         42.884    
                         arrival time                         -35.587    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             9.338ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        8.586ns  (logic 4.133ns (48.140%)  route 4.453ns (51.860%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.987ns = ( 52.987 - 44.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 24.960 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.666    24.960    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X40Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDPE (Prop_fdpe_C_Q)         0.456    25.416 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/Q
                         net (fo=2, routed)           0.813    26.229    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_rxneie_reg_0[0]
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.124    26.353 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           3.640    29.993    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.553    33.546 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000    33.546    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.494    46.674    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.418    47.091 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.577    49.668    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.987 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.987    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.230    53.216    
                         clock uncertainty           -0.332    52.884    
                         output delay               -10.000    42.884    
  -------------------------------------------------------------------
                         required time                         42.884    
                         arrival time                         -33.546    
  -------------------------------------------------------------------
                         slack                                  9.338    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        7.024ns  (logic 4.038ns (57.491%)  route 2.986ns (42.509%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.987ns = ( 52.987 - 44.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 24.962 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.668    24.962    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518    25.480 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.986    28.466    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    31.986 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    31.986    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.494    46.674    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.418    47.091 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.577    49.668    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.987 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.987    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.289    53.275    
                         clock uncertainty           -0.332    52.943    
                         output delay               -10.000    42.943    
  -------------------------------------------------------------------
                         required time                         42.943    
                         arrival time                         -31.986    
  -------------------------------------------------------------------
                         slack                                 10.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.289ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 3.736ns (59.182%)  route 2.577ns (40.818%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        7.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.986ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.494     2.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.418     3.091 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.577     5.668    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     8.987 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.987    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.668     2.962    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     3.480 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.986     6.466    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.986 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.986    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.289     9.698    
                         output delay               -10.000    -0.302    
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           8.987    
  -------------------------------------------------------------------
                         slack                                  9.289    

Slack (MET) :             9.919ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 1.463ns (51.194%)  route 1.395ns (48.806%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.561     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X42Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDPE (Prop_fdpe_C_Q)         0.164     1.061 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/Q
                         net (fo=1, routed)           0.104     1.164    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o
    SLICE_X40Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.209 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           1.291     2.500    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.254     3.754 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.754    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.828     1.194    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.204     1.398 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.280     2.678    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.099 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.099    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.263     3.836    
                         output delay               -10.000    -6.164    
  -------------------------------------------------------------------
                         required time                          6.164    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             10.839ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.392ns (37.104%)  route 2.359ns (62.896%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.588     0.924    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X30Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.164     1.088 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           2.359     3.447    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         1.228     4.675 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.675    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.828     1.194    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.204     1.398 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.280     2.678    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.099 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.099    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.263     3.836    
                         output delay               -10.000    -6.164    
  -------------------------------------------------------------------
                         required time                          6.164    
                         arrival time                           4.675    
  -------------------------------------------------------------------
                         slack                                 10.839    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][32]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.759ns  (logic 0.642ns (3.831%)  route 16.117ns (96.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 27.644 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       12.152    19.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X28Y119        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.886    25.066    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.100    25.166 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.479    27.644    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X28Y119        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][32]/C
                         clock pessimism              0.115    27.759    
                         clock uncertainty           -0.332    27.427    
    SLICE_X28Y119        FDCE (Recov_fdce_C_CLR)     -0.405    27.022    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][32]
  -------------------------------------------------------------------
                         required time                         27.022    
                         arrival time                         -19.838    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][41]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.759ns  (logic 0.642ns (3.831%)  route 16.117ns (96.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 27.644 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       12.152    19.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X28Y119        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.886    25.066    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.100    25.166 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.479    27.644    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X28Y119        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][41]/C
                         clock pessimism              0.115    27.759    
                         clock uncertainty           -0.332    27.427    
    SLICE_X28Y119        FDCE (Recov_fdce_C_CLR)     -0.405    27.022    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][41]
  -------------------------------------------------------------------
                         required time                         27.022    
                         arrival time                         -19.838    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][48]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.759ns  (logic 0.642ns (3.831%)  route 16.117ns (96.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 27.644 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       12.152    19.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X28Y119        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.886    25.066    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.100    25.166 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.479    27.644    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X28Y119        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][48]/C
                         clock pessimism              0.115    27.759    
                         clock uncertainty           -0.332    27.427    
    SLICE_X28Y119        FDCE (Recov_fdce_C_CLR)     -0.405    27.022    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][48]
  -------------------------------------------------------------------
                         required time                         27.022    
                         arrival time                         -19.838    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[6][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.755ns  (logic 0.642ns (3.832%)  route 16.113ns (96.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 27.644 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       12.148    19.834    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X29Y119        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.886    25.066    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.100    25.166 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.479    27.644    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X29Y119        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[6][6]/C
                         clock pessimism              0.115    27.759    
                         clock uncertainty           -0.332    27.427    
    SLICE_X29Y119        FDCE (Recov_fdce_C_CLR)     -0.405    27.022    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[6][6]
  -------------------------------------------------------------------
                         required time                         27.022    
                         arrival time                         -19.834    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.739ns  (logic 0.642ns (3.835%)  route 16.097ns (96.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 27.623 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       12.132    19.818    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X26Y118        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.886    25.066    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.100    25.166 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.457    27.623    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X26Y118        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][11]/C
                         clock pessimism              0.115    27.738    
                         clock uncertainty           -0.332    27.406    
    SLICE_X26Y118        FDCE (Recov_fdce_C_CLR)     -0.319    27.087    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][11]
  -------------------------------------------------------------------
                         required time                         27.087    
                         arrival time                         -19.818    
  -------------------------------------------------------------------
                         slack                                  7.269    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][52]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.613ns  (logic 0.642ns (3.864%)  route 15.971ns (96.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 27.800 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       12.006    19.692    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X28Y118        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.886    25.066    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.100    25.166 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.635    27.800    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X28Y118        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][52]/C
                         clock pessimism              0.115    27.915    
                         clock uncertainty           -0.332    27.583    
    SLICE_X28Y118        FDCE (Recov_fdce_C_CLR)     -0.405    27.178    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][52]
  -------------------------------------------------------------------
                         required time                         27.178    
                         arrival time                         -19.692    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.609ns  (logic 0.642ns (3.865%)  route 15.967ns (96.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 27.800 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       12.002    19.688    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X29Y118        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.886    25.066    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.100    25.166 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.635    27.800    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X29Y118        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][1]/C
                         clock pessimism              0.115    27.915    
                         clock uncertainty           -0.332    27.583    
    SLICE_X29Y118        FDCE (Recov_fdce_C_CLR)     -0.405    27.178    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[5][1]
  -------------------------------------------------------------------
                         required time                         27.178    
                         arrival time                         -19.688    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][46]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 0.642ns (4.835%)  route 12.637ns (95.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 24.706 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        8.672    16.358    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[0][0]_0
    SLICE_X56Y81         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.527    24.706    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/clk
    SLICE_X56Y81         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][46]/C
                         clock pessimism              0.115    24.821    
                         clock uncertainty           -0.332    24.489    
    SLICE_X56Y81         FDCE (Recov_fdce_C_CLR)     -0.405    24.084    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][46]
  -------------------------------------------------------------------
                         required time                         24.084    
                         arrival time                         -16.358    
  -------------------------------------------------------------------
                         slack                                  7.726    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][57]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 0.642ns (4.835%)  route 12.637ns (95.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 24.706 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        8.672    16.358    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[0][0]_0
    SLICE_X56Y81         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.527    24.706    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/clk
    SLICE_X56Y81         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][57]/C
                         clock pessimism              0.115    24.821    
                         clock uncertainty           -0.332    24.489    
    SLICE_X56Y81         FDCE (Recov_fdce_C_CLR)     -0.405    24.084    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][57]
  -------------------------------------------------------------------
                         required time                         24.084    
                         arrival time                         -16.358    
  -------------------------------------------------------------------
                         slack                                  7.726    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][59]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 0.642ns (4.835%)  route 12.637ns (95.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 24.706 - 22.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.785     3.079    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X96Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     3.597 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          3.965     7.562    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.686 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        8.672    16.358    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[0][0]_0
    SLICE_X56Y81         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.527    24.706    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/clk
    SLICE_X56Y81         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][59]/C
                         clock pessimism              0.115    24.821    
                         clock uncertainty           -0.332    24.489    
    SLICE_X56Y81         FDCE (Recov_fdce_C_CLR)     -0.405    24.084    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target_reg[2][59]
  -------------------------------------------------------------------
                         required time                         24.084    
                         arrival time                         -16.358    
  -------------------------------------------------------------------
                         slack                                  7.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_m_ext_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.186ns (9.567%)  route 1.758ns (90.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.578     0.914    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/clk
    SLICE_X87Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.627     1.682    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/xrstn_sync
    SLICE_X87Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.727 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/misa_mxl[1]_i_2/O
                         net (fo=8, routed)           1.131     2.858    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_mxl_reg[1]_1
    SLICE_X81Y51         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_m_ext_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.167     2.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X81Y51         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_m_ext_reg/C
                         clock pessimism             -0.030     2.667    
    SLICE_X81Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     2.572    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_m_ext_reg
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.566%)  route 0.333ns (61.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.549     0.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X50Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.049 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=8, routed)           0.151     1.199    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[2]_4[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.244 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_i_2__0/O
                         net (fo=116, routed)         0.182     1.426    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0
    SLICE_X49Y14         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.824     1.190    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/clk
    SLICE_X49Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[10][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.528%)  route 0.414ns (66.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.549     0.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X50Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.049 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=8, routed)           0.151     1.199    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[2]_4[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.244 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_i_2__0/O
                         net (fo=116, routed)         0.264     1.508    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0
    SLICE_X49Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[10][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.825     1.191    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/clk
    SLICE_X49Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[10][3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[7][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.640%)  route 0.473ns (69.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.549     0.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X50Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.049 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=8, routed)           0.151     1.199    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[2]_4[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.244 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_i_2__0/O
                         net (fo=116, routed)         0.322     1.567    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0
    SLICE_X48Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.827     1.193    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/clk
    SLICE_X48Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[7][3]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.066    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[9][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.769%)  route 0.263ns (67.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.643     0.979    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X113Y1         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDPE (Prop_fdpe_C_Q)         0.128     1.107 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)        0.263     1.369    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    SLICE_X111Y3         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[9][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.913     1.279    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
    SLICE_X111Y3         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[9][10]/C
                         clock pessimism             -0.285     0.994    
    SLICE_X111Y3         FDCE (Remov_fdce_C_CLR)     -0.145     0.849    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[9][10]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[4][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.411%)  route 0.502ns (70.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.549     0.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X50Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.049 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=8, routed)           0.151     1.199    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[2]_4[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.244 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_i_2__0/O
                         net (fo=116, routed)         0.351     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0
    SLICE_X49Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.828     1.194    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/clk
    SLICE_X49Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[4][0]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.067    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[4][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.411%)  route 0.502ns (70.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.549     0.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X50Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.049 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=8, routed)           0.151     1.199    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[2]_4[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.244 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_i_2__0/O
                         net (fo=116, routed)         0.351     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0
    SLICE_X49Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.828     1.194    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/clk
    SLICE_X49Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[4][3]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.067    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[7][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.232%)  route 0.506ns (70.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.549     0.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X50Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.049 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=8, routed)           0.151     1.199    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[2]_4[1]
    SLICE_X51Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.244 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_i_2__0/O
                         net (fo=116, routed)         0.355     1.599    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0
    SLICE_X48Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.828     1.194    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/clk
    SLICE_X48Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[7][0]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.067    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[24][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.827%)  route 0.316ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.643     0.979    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X113Y1         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDPE (Prop_fdpe_C_Q)         0.128     1.107 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)        0.316     1.423    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    SLICE_X111Y4         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[24][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.913     1.279    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
    SLICE_X111Y4         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[24][10]/C
                         clock pessimism             -0.285     0.994    
    SLICE_X111Y4         FDCE (Remov_fdce_C_CLR)     -0.145     0.849    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[24][10]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.376%)  route 0.340ns (64.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.624     0.960    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y9           FDRE                                         r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.101 f  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.282    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.045     1.327 f  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.158     1.485    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y9           FDCE                                         f  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19185, routed)       0.894     1.260    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y9           FDCE                                         r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.976    
    SLICE_X2Y9           FDCE (Remov_fdce_C_CLR)     -0.067     0.909    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.577    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      980.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             980.523ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.642ns (15.769%)  route 3.429ns (84.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.275     7.147    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X90Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.622  1002.801    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.230  1003.031    
                         clock uncertainty          -15.000   988.031    
    SLICE_X90Y45         FDCE (Recov_fdce_C_CLR)     -0.361   987.670    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        987.670    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                980.523    

Slack (MET) :             980.523ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.642ns (15.769%)  route 3.429ns (84.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.275     7.147    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X90Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.622  1002.801    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.230  1003.031    
                         clock uncertainty          -15.000   988.031    
    SLICE_X90Y45         FDCE (Recov_fdce_C_CLR)     -0.361   987.670    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        987.670    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                980.523    

Slack (MET) :             980.565ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.642ns (15.769%)  route 3.429ns (84.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.275     7.147    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X90Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.622  1002.801    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.230  1003.031    
                         clock uncertainty          -15.000   988.031    
    SLICE_X90Y45         FDCE (Recov_fdce_C_CLR)     -0.319   987.712    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        987.712    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                980.565    

Slack (MET) :             980.565ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.642ns (15.769%)  route 3.429ns (84.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.275     7.147    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X90Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.622  1002.801    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.230  1003.031    
                         clock uncertainty          -15.000   988.031    
    SLICE_X90Y45         FDCE (Recov_fdce_C_CLR)     -0.319   987.712    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        987.712    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                980.565    

Slack (MET) :             980.678ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.642ns (16.391%)  route 3.275ns (83.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.121     6.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X94Y42         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.623  1002.802    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y42         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.230  1003.032    
                         clock uncertainty          -15.000   988.032    
    SLICE_X94Y42         FDCE (Recov_fdce_C_CLR)     -0.361   987.671    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        987.671    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                980.678    

Slack (MET) :             980.720ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.642ns (16.391%)  route 3.275ns (83.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.121     6.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X94Y42         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.623  1002.802    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X94Y42         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.230  1003.032    
                         clock uncertainty          -15.000   988.032    
    SLICE_X94Y42         FDCE (Recov_fdce_C_CLR)     -0.319   987.713    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        987.713    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                980.720    

Slack (MET) :             980.768ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.642ns (16.599%)  route 3.226ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 1002.802 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.072     6.944    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X90Y44         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.622  1002.801    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism              0.230  1003.031    
                         clock uncertainty          -15.000   988.031    
    SLICE_X90Y44         FDCE (Recov_fdce_C_CLR)     -0.319   987.712    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                        987.712    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                980.768    

Slack (MET) :             980.963ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.642ns (18.206%)  route 2.884ns (81.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 1002.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.730     6.602    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y40         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.561  1002.740    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                         clock pessimism              0.230  1002.970    
                         clock uncertainty          -15.000   987.970    
    SLICE_X89Y40         FDCE (Recov_fdce_C_CLR)     -0.405   987.565    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]
  -------------------------------------------------------------------
                         required time                        987.565    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                980.963    

Slack (MET) :             980.963ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.642ns (18.206%)  route 2.884ns (81.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 1002.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.730     6.602    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y40         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.561  1002.740    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
                         clock pessimism              0.230  1002.970    
                         clock uncertainty          -15.000   987.970    
    SLICE_X89Y40         FDCE (Recov_fdce_C_CLR)     -0.405   987.565    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]
  -------------------------------------------------------------------
                         required time                        987.565    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                980.963    

Slack (MET) :             980.963ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.642ns (18.206%)  route 2.884ns (81.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 1002.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.782     3.076    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.518     3.594 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.154     3.748    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.872 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.730     6.602    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y40         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.561  1002.740    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                         clock pessimism              0.230  1002.970    
                         clock uncertainty          -15.000   987.970    
    SLICE_X89Y40         FDCE (Recov_fdce_C_CLR)     -0.405   987.565    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]
  -------------------------------------------------------------------
                         required time                        987.565    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                980.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.738%)  route 0.393ns (65.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.341     1.537    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X90Y28         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.869     1.235    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism             -0.263     0.972    
    SLICE_X90Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.905    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.738%)  route 0.393ns (65.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.341     1.537    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X90Y28         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.869     1.235    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
                         clock pessimism             -0.263     0.972    
    SLICE_X90Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.905    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.738%)  route 0.393ns (65.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.341     1.537    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X90Y28         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.869     1.235    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                         clock pessimism             -0.263     0.972    
    SLICE_X90Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.905    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.738%)  route 0.393ns (65.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.341     1.537    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X90Y28         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.869     1.235    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X90Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
                         clock pessimism             -0.263     0.972    
    SLICE_X90Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.905    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.209ns (29.007%)  route 0.512ns (70.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.459     1.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X93Y30         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.872     1.238    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X93Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.883    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.209ns (29.007%)  route 0.512ns (70.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.459     1.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X93Y30         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.872     1.238    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[5]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X93Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.883    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.209ns (29.007%)  route 0.512ns (70.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.459     1.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X93Y30         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.872     1.238    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X93Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.883    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.209ns (29.007%)  route 0.512ns (70.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.459     1.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X93Y30         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.872     1.238    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X93Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.883    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.209ns (29.007%)  route 0.512ns (70.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.459     1.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X93Y30         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.872     1.238    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X93Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.883    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.209ns (29.007%)  route 0.512ns (70.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.600     0.936    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X92Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.052     1.152    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X93Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.459     1.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X93Y30         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.872     1.238    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X93Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[9]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X93Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.883    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.774    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       93.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.809ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.718ns (12.583%)  route 4.988ns (87.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 105.295 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         3.197    11.741    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X20Y16         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.569   105.295    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]/C
                         clock pessimism              0.609   105.904    
                         clock uncertainty           -0.035   105.869    
    SLICE_X20Y16         FDCE (Recov_fdce_C_CLR)     -0.319   105.550    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]
  -------------------------------------------------------------------
                         required time                        105.550    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                 93.809    

Slack (MET) :             93.809ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[14]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.718ns (12.583%)  route 4.988ns (87.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 105.295 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         3.197    11.741    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X20Y16         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.569   105.295    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[14]/C
                         clock pessimism              0.609   105.904    
                         clock uncertainty           -0.035   105.869    
    SLICE_X20Y16         FDCE (Recov_fdce_C_CLR)     -0.319   105.550    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[14]
  -------------------------------------------------------------------
                         required time                        105.550    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                 93.809    

Slack (MET) :             94.103ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.718ns (13.383%)  route 4.647ns (86.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 105.290 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         2.856    11.400    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X20Y21         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.564   105.290    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/C
                         clock pessimism              0.609   105.899    
                         clock uncertainty           -0.035   105.864    
    SLICE_X20Y21         FDCE (Recov_fdce_C_CLR)     -0.361   105.503    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]
  -------------------------------------------------------------------
                         required time                        105.503    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 94.103    

Slack (MET) :             94.103ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[31]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.718ns (13.383%)  route 4.647ns (86.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 105.290 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         2.856    11.400    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X20Y21         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.564   105.290    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[31]/C
                         clock pessimism              0.609   105.899    
                         clock uncertainty           -0.035   105.864    
    SLICE_X20Y21         FDCE (Recov_fdce_C_CLR)     -0.361   105.503    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        105.503    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 94.103    

Slack (MET) :             94.103ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[9]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.718ns (13.383%)  route 4.647ns (86.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 105.290 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         2.856    11.400    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X20Y21         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.564   105.290    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[9]/C
                         clock pessimism              0.609   105.899    
                         clock uncertainty           -0.035   105.864    
    SLICE_X20Y21         FDCE (Recov_fdce_C_CLR)     -0.361   105.503    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[9]
  -------------------------------------------------------------------
                         required time                        105.503    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 94.103    

Slack (MET) :             94.145ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.718ns (13.383%)  route 4.647ns (86.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 105.290 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         2.856    11.400    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X20Y21         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.564   105.290    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]/C
                         clock pessimism              0.609   105.899    
                         clock uncertainty           -0.035   105.864    
    SLICE_X20Y21         FDCE (Recov_fdce_C_CLR)     -0.319   105.545    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                        105.545    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 94.145    

Slack (MET) :             94.145ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.718ns (13.383%)  route 4.647ns (86.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 105.290 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         2.856    11.400    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X20Y21         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.564   105.290    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]/C
                         clock pessimism              0.609   105.899    
                         clock uncertainty           -0.035   105.864    
    SLICE_X20Y21         FDCE (Recov_fdce_C_CLR)     -0.319   105.545    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]
  -------------------------------------------------------------------
                         required time                        105.545    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 94.145    

Slack (MET) :             94.145ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.718ns (13.383%)  route 4.647ns (86.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 105.290 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         2.856    11.400    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X20Y21         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.564   105.290    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]/C
                         clock pessimism              0.609   105.899    
                         clock uncertainty           -0.035   105.864    
    SLICE_X20Y21         FDCE (Recov_fdce_C_CLR)     -0.319   105.545    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        105.545    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 94.145    

Slack (MET) :             94.145ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[25]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.718ns (13.383%)  route 4.647ns (86.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 105.290 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         2.856    11.400    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X20Y21         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.564   105.290    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[25]/C
                         clock pessimism              0.609   105.899    
                         clock uncertainty           -0.035   105.864    
    SLICE_X20Y21         FDCE (Recov_fdce_C_CLR)     -0.319   105.545    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[25]
  -------------------------------------------------------------------
                         required time                        105.545    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 94.145    

Slack (MET) :             94.149ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[16]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.718ns (13.405%)  route 4.638ns (86.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.112     4.119    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.220 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.815     6.035    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y24          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     6.454 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.791     8.245    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     8.544 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         2.847    11.391    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X18Y25         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.669   103.634    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.725 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.560   105.286    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X18Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[16]/C
                         clock pessimism              0.609   105.895    
                         clock uncertainty           -0.035   105.860    
    SLICE_X18Y25         FDCE (Recov_fdce_C_CLR)     -0.319   105.541    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[16]
  -------------------------------------------------------------------
                         required time                        105.541    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                 94.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[1]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.268%)  route 0.288ns (60.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.101     2.682    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.045     2.727 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.187     2.914    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X6Y24          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.876     2.940    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y24          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[1]/C
                         clock pessimism             -0.470     2.469    
    SLICE_X6Y24          FDCE (Remov_fdce_C_CLR)     -0.067     2.402    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_addrinc_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.268%)  route 0.288ns (60.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.101     2.682    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.045     2.727 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.187     2.914    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X7Y24          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_addrinc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.876     2.940    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X7Y24          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_addrinc_reg[0]/C
                         clock pessimism             -0.470     2.469    
    SLICE_X7Y24          FDCE (Remov_fdce_C_CLR)     -0.092     2.377    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_addrinc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_addrinc_reg[1]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.268%)  route 0.288ns (60.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.101     2.682    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.045     2.727 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.187     2.914    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X7Y24          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_addrinc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.876     2.940    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X7Y24          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_addrinc_reg[1]/C
                         clock pessimism             -0.470     2.469    
    SLICE_X7Y24          FDCE (Remov_fdce_C_CLR)     -0.092     2.377    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_addrinc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_busy_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.487%)  route 0.324ns (63.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.101     2.682    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.045     2.727 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.223     2.950    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X4Y20          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.881     2.945    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_busy_reg/C
                         clock pessimism             -0.470     2.474    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.067     2.407    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_busy_reg
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_rec_dly_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.487%)  route 0.324ns (63.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.101     2.682    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.045     2.727 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.223     2.950    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X4Y20          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_rec_dly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.881     2.945    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_rec_dly_reg/C
                         clock pessimism             -0.470     2.474    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.067     2.407    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_rec_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.205%)  route 0.301ns (61.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[2]/Q
                         net (fo=19, routed)          0.175     2.756    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg_n_0_[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.045     2.801 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rstn_async_d1_i_1__1/O
                         net (fo=4, routed)           0.126     2.927    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg_1
    SLICE_X1Y20          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.882     2.946    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X1Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/C
                         clock pessimism             -0.470     2.475    
    SLICE_X1Y20          FDCE (Remov_fdce_C_CLR)     -0.092     2.383    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.205%)  route 0.301ns (61.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[2]/Q
                         net (fo=19, routed)          0.175     2.756    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg_n_0_[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.045     2.801 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rstn_async_d1_i_1__1/O
                         net (fo=4, routed)           0.126     2.927    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg_1
    SLICE_X1Y20          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.882     2.946    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X1Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                         clock pessimism             -0.470     2.475    
    SLICE_X1Y20          FDCE (Remov_fdce_C_CLR)     -0.092     2.383    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_sector_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.567%)  route 0.385ns (67.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.101     2.682    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.045     2.727 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.284     3.011    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X8Y20          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_sector_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.916    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X8Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_sector_reg/C
                         clock pessimism             -0.470     2.445    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067     2.378    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_sector_reg
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_slverr_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.308%)  route 0.449ns (70.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y20          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.581 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.101     2.682    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.045     2.727 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.348     3.075    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X4Y19          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_slverr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.882     2.946    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_slverr_reg/C
                         clock pessimism             -0.470     2.475    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.067     2.408    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_slverr_reg
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.797%)  route 0.438ns (70.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.330     1.801    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.827 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.440    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X1Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     2.581 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.219     2.800    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045     2.845 f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/wptr[5]_i_2/O
                         net (fo=6, routed)           0.219     3.064    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1_n_0
    SLICE_X5Y19          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.035    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.064 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.882     2.946    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X5Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[0]/C
                         clock pessimism             -0.470     2.475    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092     2.383    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.681    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack       13.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.192ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.608ns (10.101%)  route 5.411ns (89.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         4.000    11.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X69Y18         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.548    24.510    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X69Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]/C
                         clock pessimism              0.364    24.874    
                         clock uncertainty           -0.035    24.839    
    SLICE_X69Y18         FDCE (Recov_fdce_C_CLR)     -0.629    24.210    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         24.210    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 13.192    

Slack (MET) :             13.192ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][29]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.608ns (10.101%)  route 5.411ns (89.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         4.000    11.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X69Y18         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.548    24.510    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X69Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][29]/C
                         clock pessimism              0.364    24.874    
                         clock uncertainty           -0.035    24.839    
    SLICE_X69Y18         FDCE (Recov_fdce_C_CLR)     -0.629    24.210    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][29]
  -------------------------------------------------------------------
                         required time                         24.210    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 13.192    

Slack (MET) :             13.192ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][6]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.608ns (10.101%)  route 5.411ns (89.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         4.000    11.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X69Y18         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.548    24.510    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X69Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][6]/C
                         clock pessimism              0.364    24.874    
                         clock uncertainty           -0.035    24.839    
    SLICE_X69Y18         FDCE (Recov_fdce_C_CLR)     -0.629    24.210    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][6]
  -------------------------------------------------------------------
                         required time                         24.210    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 13.192    

Slack (MET) :             13.332ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.608ns (10.339%)  route 5.273ns (89.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.862    10.880    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X70Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X70Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X70Y17         FDCE (Recov_fdce_C_CLR)     -0.629    24.212    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                 13.332    

Slack (MET) :             13.332ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.608ns (10.339%)  route 5.273ns (89.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.862    10.880    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X70Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X70Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X70Y17         FDCE (Recov_fdce_C_CLR)     -0.629    24.212    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                 13.332    

Slack (MET) :             13.332ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][24]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.608ns (10.339%)  route 5.273ns (89.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.862    10.880    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X70Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X70Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][24]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X70Y17         FDCE (Recov_fdce_C_CLR)     -0.629    24.212    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][24]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                 13.332    

Slack (MET) :             13.332ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][4]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.608ns (10.339%)  route 5.273ns (89.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.862    10.880    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X70Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X70Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][4]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X70Y17         FDCE (Recov_fdce_C_CLR)     -0.629    24.212    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][4]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                 13.332    

Slack (MET) :             13.336ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.608ns (10.346%)  route 5.268ns (89.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.857    10.876    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X71Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X71Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_cnt_reg[1]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X71Y17         FDCE (Recov_fdce_C_CLR)     -0.629    24.212    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                 13.336    

Slack (MET) :             13.336ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[18]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.608ns (10.346%)  route 5.268ns (89.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.857    10.876    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X71Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X71Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[18]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X71Y17         FDCE (Recov_fdce_C_CLR)     -0.629    24.212    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[18]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                 13.336    

Slack (MET) :             13.336ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.608ns (10.346%)  route 5.268ns (89.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.788     4.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.456     5.455 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           1.411     6.866    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.152     7.018 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.857    10.876    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X71Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X71Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X71Y17         FDCE (Recov_fdce_C_CLR)     -0.629    24.212    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                 13.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[1]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.700%)  route 0.671ns (78.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.317     2.131    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.176 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.354     2.530    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X111Y22        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.900     2.061    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X111Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[1]/C
                         clock pessimism             -0.324     1.737    
    SLICE_X111Y22        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[2]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.700%)  route 0.671ns (78.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.317     2.131    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.176 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.354     2.530    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X111Y22        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.900     2.061    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X111Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[2]/C
                         clock pessimism             -0.324     1.737    
    SLICE_X111Y22        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[3]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.700%)  route 0.671ns (78.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.317     2.131    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.176 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.354     2.530    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X111Y22        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.900     2.061    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X111Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[3]/C
                         clock pessimism             -0.324     1.737    
    SLICE_X111Y22        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[4]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.700%)  route 0.671ns (78.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.317     2.131    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.176 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.354     2.530    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X111Y22        FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.900     2.061    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X111Y22        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[4]/C
                         clock pessimism             -0.324     1.737    
    SLICE_X111Y22        FDPE (Remov_fdpe_C_PRE)     -0.095     1.642    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[0]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.591%)  route 0.675ns (78.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.317     2.131    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.176 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.359     2.534    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X110Y22        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.900     2.061    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X110Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[0]/C
                         clock pessimism             -0.324     1.737    
    SLICE_X110Y22        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.690%)  route 0.759ns (80.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.317     2.131    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.176 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.442     2.617    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X112Y22        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.900     2.061    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                         clock pessimism             -0.324     1.737    
    SLICE_X112Y22        FDCE (Remov_fdce_C_CLR)     -0.067     1.670    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.690%)  route 0.759ns (80.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.317     2.131    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.176 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.442     2.617    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X112Y22        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.900     2.061    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                         clock pessimism             -0.324     1.737    
    SLICE_X112Y22        FDCE (Remov_fdce_C_CLR)     -0.067     1.670    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.185ns (19.360%)  route 0.771ns (80.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.541     2.355    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.044     2.399 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.230     2.628    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X104Y22        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.871     2.032    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X104Y22        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/C
                         clock pessimism             -0.324     1.708    
    SLICE_X104Y22        FDCE (Remov_fdce_C_CLR)     -0.140     1.568    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.185ns (17.881%)  route 0.850ns (82.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.541     2.355    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.044     2.399 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.309     2.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X97Y22         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.870     2.031    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X97Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism             -0.345     1.686    
    SLICE_X97Y22         FDCE (Remov_fdce_C_CLR)     -0.165     1.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.185ns (17.881%)  route 0.850ns (82.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.603     1.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X97Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.541     2.355    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X104Y23        LUT1 (Prop_lut1_I0_O)        0.044     2.399 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.309     2.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X97Y22         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.870     2.031    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X97Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/C
                         clock pessimism             -0.345     1.686    
    SLICE_X97Y22         FDCE (Remov_fdce_C_CLR)     -0.165     1.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  1.187    





