$date
	Wed Mar  4 10:58:29 2015
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module set_t $end
$var wire 16 ! data_out [0:15] $end
$var wire 1 " dirty $end
$var wire 1 # hit $end
$var wire 5 $ tag_out [0:4] $end
$var wire 1 % valid $end
$var reg 1 & cmp $end
$var reg 16 ' data_in [0:15] $end
$var reg 1 ( enable $end
$var reg 5 ) tag [0:4] $end
$var reg 2 * word [0:1] $end
$var reg 1 + write $end
$scope module st $end
$var wire 1 , comp $end
$var wire 16 - data_in [0:15] $end
$var wire 1 . enable $end
$var wire 1 / rst $end
$var wire 5 0 tag_in [0:4] $end
$var wire 1 1 valid_in $end
$var wire 2 2 word [0:1] $end
$var wire 1 3 write $end
$var reg 16 4 data_out [0:15] $end
$var reg 1 5 dirty $end
$var reg 1 6 hit $end
$var reg 5 7 tag [0:4] $end
$var reg 5 8 tag_out [0:4] $end
$var reg 1 9 valid $end
$scope begin genblk1 $end
$scope module ins $end
$var wire 16 : data_in [0:15] $end
$var wire 1 ; enable $end
$var wire 1 < write $end
$var reg 16 = data [0:15] $end
$var reg 16 > data_out [0:15] $end
$upscope $end
$upscope $end
$scope begin genblk01 $end
$scope module ins $end
$var wire 16 ? data_in [0:15] $end
$var wire 1 @ enable $end
$var wire 1 A write $end
$var reg 16 B data [0:15] $end
$var reg 16 C data_out [0:15] $end
$upscope $end
$upscope $end
$scope begin genblk001 $end
$scope module ins $end
$var wire 16 D data_in [0:15] $end
$var wire 1 E enable $end
$var wire 1 F write $end
$var reg 16 G data [0:15] $end
$var reg 16 H data_out [0:15] $end
$upscope $end
$upscope $end
$scope begin genblk0001 $end
$scope module ins $end
$var wire 16 I data_in [0:15] $end
$var wire 1 J enable $end
$var wire 1 K write $end
$var reg 16 L data [0:15] $end
$var reg 16 M data_out [0:15] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx M
bx L
0K
0J
bz I
bx H
bx G
zF
zE
bz D
bx C
bx B
zA
z@
bz ?
bx >
bx =
z<
z;
bz :
x9
bx 8
bx 7
06
x5
bx 4
x3
b11 2
01
b11101 0
0/
0.
b111100001111 -
x,
x+
b11 *
b11101 )
0(
b111100001111 '
x&
x%
bx $
0#
x"
bx !
$end
#50
b111100001111 M
b111100001111 L
1J
1K
b111100001111 I
b11101 7
0&
0,
1+
13
1(
1.
#100
0K
0J
0(
0.
#150
1J
b111100001111 4
b111100001111 !
16
1#
1&
1,
0+
03
1(
1.
#250
