#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 11 13:10:56 2024
# Process ID: 8015
# Current directory: /home/seshan/6.111_final_project/base/fpga/top_level.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /home/seshan/6.111_final_project/base/fpga/top_level.runs/impl_1/top_level.vdi
# Journal file: /home/seshan/6.111_final_project/base/fpga/top_level.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: link_design -top top_level -part xcvu095-ffva2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/seshan/6.111_final_project/base/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'user_sma_clk_p'. [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_sma_clk_n'. [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'user_sma_clk_p'. [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:35]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports user_sma_clk_p]'. [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:48]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:54]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:64]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:108]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:110]
Finished Parsing XDC File [/home/seshan/6.111_final_project/base/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

13 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1826.406 ; gain = 653.539 ; free physical = 4594 ; free virtual = 122170
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2021.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.441 ; gain = 77.031 ; free physical = 4588 ; free virtual = 122163
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:48]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:54]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:64]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:108]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:110]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eb118b97

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2217.098 ; gain = 0.000 ; free physical = 4373 ; free virtual = 121948
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 34 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9298f92f

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2217.098 ; gain = 0.000 ; free physical = 4373 ; free virtual = 121948
INFO: [Opt 31-389] Phase Constant propagation created 51 cells and removed 476 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bd1a2a30

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2217.098 ; gain = 0.000 ; free physical = 4373 ; free virtual = 121948
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4912 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bd1a2a30

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2217.098 ; gain = 0.000 ; free physical = 4373 ; free virtual = 121948
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bd1a2a30

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2217.098 ; gain = 0.000 ; free physical = 4373 ; free virtual = 121948
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.098 ; gain = 0.000 ; free physical = 4373 ; free virtual = 121948
Ending Logic Optimization Task | Checksum: bd1a2a30

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2217.098 ; gain = 0.000 ; free physical = 4373 ; free virtual = 121948

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 55e26565

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2217.098 ; gain = 0.000 ; free physical = 4373 ; free virtual = 121948
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2217.098 ; gain = 390.691 ; free physical = 4373 ; free virtual = 121948
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2241.109 ; gain = 0.000 ; free physical = 4372 ; free virtual = 121950
INFO: [Common 17-1381] The checkpoint '/home/seshan/6.111_final_project/base/fpga/top_level.runs/impl_1/top_level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/csail.mit.edu/group/csg/tools_lx86/xilinx2017/vivado2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seshan/6.111_final_project/base/fpga/top_level.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2347.309 ; gain = 106.199 ; free physical = 4228 ; free virtual = 121804
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2021.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.309 ; gain = 0.000 ; free physical = 4224 ; free virtual = 121800
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0dc92b62

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2350.309 ; gain = 0.000 ; free physical = 4224 ; free virtual = 121800
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:48]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:54]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:64]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:108]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:110]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.309 ; gain = 0.000 ; free physical = 4224 ; free virtual = 121800

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:48]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:54]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:64]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:108]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:110]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0dc92b62

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3152.215 ; gain = 801.906 ; free physical = 3835 ; free virtual = 121410

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 109eaf9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3184.230 ; gain = 833.922 ; free physical = 3807 ; free virtual = 121382

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 109eaf9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3184.230 ; gain = 833.922 ; free physical = 3807 ; free virtual = 121382
Phase 1 Placer Initialization | Checksum: 109eaf9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3184.230 ; gain = 833.922 ; free physical = 3807 ; free virtual = 121382

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 109eaf9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3184.230 ; gain = 833.922 ; free physical = 3807 ; free virtual = 121382
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 0dc92b62

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3184.230 ; gain = 833.922 ; free physical = 3825 ; free virtual = 121401
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3184.230 ; gain = 836.922 ; free physical = 3825 ; free virtual = 121401
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3184.230 ; gain = 0.000 ; free physical = 3824 ; free virtual = 121402
INFO: [Common 17-1381] The checkpoint '/home/seshan/6.111_final_project/base/fpga/top_level.runs/impl_1/top_level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3184.230 ; gain = 0.000 ; free physical = 3775 ; free virtual = 121352
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3184.230 ; gain = 0.000 ; free physical = 3824 ; free virtual = 121401
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3184.230 ; gain = 0.000 ; free physical = 3824 ; free virtual = 121401
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2021.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 23cf56b ConstDB: 0 ShapeSum: b8c35f7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12701a2ae

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 3216.227 ; gain = 31.996 ; free physical = 3405 ; free virtual = 120981
Post Restoration Checksum: NetGraph: d0e3c166 NumContArr: 561de148 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:48]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:54]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:64]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:108]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:110]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 12701a2ae

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 3216.227 ; gain = 31.996 ; free physical = 3398 ; free virtual = 120975

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12701a2ae

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 3273.793 ; gain = 89.562 ; free physical = 3323 ; free virtual = 120900

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12701a2ae

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 3273.793 ; gain = 89.562 ; free physical = 3323 ; free virtual = 120900

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 12701a2ae

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 3390.707 ; gain = 206.477 ; free physical = 3190 ; free virtual = 120767

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 12701a2ae

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 3390.707 ; gain = 206.477 ; free physical = 3193 ; free virtual = 120770
Phase 2 Router Initialization | Checksum: 12701a2ae

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 3390.707 ; gain = 206.477 ; free physical = 3191 ; free virtual = 120768

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3396.707 ; gain = 212.477 ; free physical = 3154 ; free virtual = 120731

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3398.738 ; gain = 214.508 ; free physical = 3154 ; free virtual = 120731

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3398.738 ; gain = 214.508 ; free physical = 3154 ; free virtual = 120731
Phase 4 Rip-up And Reroute | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3398.738 ; gain = 214.508 ; free physical = 3154 ; free virtual = 120731

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3398.738 ; gain = 214.508 ; free physical = 3154 ; free virtual = 120731

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3398.738 ; gain = 214.508 ; free physical = 3154 ; free virtual = 120731
Phase 5 Delay and Skew Optimization | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3398.738 ; gain = 214.508 ; free physical = 3154 ; free virtual = 120731

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3398.738 ; gain = 214.508 ; free physical = 3153 ; free virtual = 120730
Phase 6.1 Hold Fix Iter | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3398.738 ; gain = 214.508 ; free physical = 3153 ; free virtual = 120730
Phase 6 Post Hold Fix | Checksum: 174bc7c41

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3398.738 ; gain = 214.508 ; free physical = 3153 ; free virtual = 120730

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 174bc7c41

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3399.738 ; gain = 215.508 ; free physical = 3149 ; free virtual = 120726

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 174bc7c41

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3402.785 ; gain = 218.555 ; free physical = 3149 ; free virtual = 120726

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174bc7c41

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3402.785 ; gain = 218.555 ; free physical = 3148 ; free virtual = 120725

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 174bc7c41

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3402.785 ; gain = 218.555 ; free physical = 3154 ; free virtual = 120730
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3402.785 ; gain = 218.555 ; free physical = 3251 ; free virtual = 120828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 3402.785 ; gain = 218.555 ; free physical = 3251 ; free virtual = 120828
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3402.785 ; gain = 0.000 ; free physical = 3250 ; free virtual = 120829
INFO: [Common 17-1381] The checkpoint '/home/seshan/6.111_final_project/base/fpga/top_level.runs/impl_1/top_level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seshan/6.111_final_project/base/fpga/top_level.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:48]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:54]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:64]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:108]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:110]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:48]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:54]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:64]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:108]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:110]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/seshan/6.111_final_project/base/fpga/top_level.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:48]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:54]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:64]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:108]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/seshan/6.111_final_project/base/xdc/top_level.xdc:110]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3490.828 ; gain = 0.000 ; free physical = 3273 ; free virtual = 120850
INFO: [runtcl-4] Executing : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3490.828 ; gain = 0.000 ; free physical = 3281 ; free virtual = 120858
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 13:12:55 2024...
