INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:47:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.557ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.054ns (32.088%)  route 4.347ns (67.912%))
  Logic Levels:           21  (CARRY4=10 LUT1=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1524, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X40Y68         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf0/operator/sigProdExt_c2_reg[2]/Q
                         net (fo=1, routed)           0.603     1.365    mulf0/operator/sigProdExt_c2[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.043     1.408 r  mulf0/operator/ltOp_carry_i_11/O
                         net (fo=1, routed)           0.189     1.597    mulf0/operator/ltOp_carry_i_11_n_0
    SLICE_X39Y69         LUT5 (Prop_lut5_I1_O)        0.043     1.640 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     1.640    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.891 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.891    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.940 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.940    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.989 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.989    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.038 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.038    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.087 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.087    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.136 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.007     2.143    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.288 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/O[3]
                         net (fo=6, routed)           0.458     2.746    mulf0/operator/RoundingAdder/ip_result[27]
    SLICE_X41Y74         LUT4 (Prop_lut4_I1_O)        0.120     2.866 r  mulf0/operator/RoundingAdder/ltOp_carry_i_10/O
                         net (fo=1, routed)           0.089     2.954    mulf0/operator/RoundingAdder/ltOp_carry_i_10_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.043     2.997 r  mulf0/operator/RoundingAdder/ltOp_carry_i_8/O
                         net (fo=33, routed)          0.363     3.360    mulf0/operator/RoundingAdder/ltOp_carry_i_8_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.043     3.403 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_13/O
                         net (fo=1, routed)           0.391     3.793    mulf0/operator/RoundingAdder/ltOp_carry__2_i_13_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.043     3.836 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O
                         net (fo=1, routed)           0.438     4.274    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.043     4.317 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.099     4.416    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.043     4.459 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.183     4.642    addf0/operator/level5_c1_reg[3][0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     4.838 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.454     5.292    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.043     5.335 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.304     5.639    addf0/operator/ps_c1_reg[0][0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.830 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.830    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     5.975 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=5, routed)           0.455     6.430    mulf0/operator/RoundingAdder/ps_c1_reg[4][3]
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.120     6.550 f  mulf0/operator/RoundingAdder/level4_c1[25]_i_2/O
                         net (fo=20, routed)          0.105     6.656    mulf0/operator/RoundingAdder/level4_c1[25]_i_2_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I0_O)        0.043     6.699 r  mulf0/operator/RoundingAdder/level4_c1[22]_i_1__0/O
                         net (fo=9, routed)           0.211     6.909    addf0/operator/RightShifterComponent/level4_c1_reg[22]_0
    SLICE_X49Y76         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1524, unset)         0.483     4.683    addf0/operator/RightShifterComponent/clk
    SLICE_X49Y76         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X49Y76         FDRE (Setup_fdre_C_R)       -0.295     4.352    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                 -2.557    




