Jason F. Cantin , Mikko H. Lipasti , James E. Smith, Stealth prefetching, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006[doi>10.1145/1168917.1168892]
Jason F. Cantin , James E. Smith , Mikko H. Lipasti , Andreas Moshovos , Babak Falsafi, Coarse-Grain Coherence Tracking: RegionScout and Region Coherence Arrays, IEEE Micro, v.26 n.1, p.70-79, January 2006[doi>2006-02-17 02:00:03.800]
Jichuan Chang , Gurindar S. Sohi, Cooperative cache partitioning for chip multiprocessors, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington[doi>10.1145/1274971.1275005]
Choi, Y., et al. 2012. A 20nm 1.8v 8Gb PRAM with 40MB/s program bandwidth. In Proceedings of the IEEE International Solid-State Circuits Conference.
Hanzawa, S., Kitai, N., Osada, K., Kotabe, A., Matsui, Y., et al. 2007. A 512kB embedded phase change memory with 416kB/s write throughput at 100μA cell write current. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC’07). 474--616.
John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006[doi>10.1145/1186736.1186737]
HP-Laboratories. 2008. Cacti 5.3. Retrieved from http://quid.hpl.hp.com:9081/cacti.
Aamer Jaleel , William Hasenplaugh , Moinuddin Qureshi , Julien Sebot , Simon Steely, Jr. , Joel Emer, Adaptive insertion policies for managing shared caches, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454145]
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
Xiaowei Jiang , Niti Madan , Li Zhao , Mike Upton , Ravi Iyer , Srihari Makineni , Don Newell , Yan Solihin , Rajeev Balasubramonian, CHOP: Integrating DRAM Caches for CMP Server Platforms, IEEE Micro, v.31 n.1, p.99-108, January 2011[doi>10.1109/MM.2010.100]
Yongsoo Joo , Dimin Niu , Xiangyu Dong , Guangyu Sun , Naehyuck Chang , Yuan Xie, Energy- and endurance-aware design of phase change memory caches, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Samira M. Khan , Zhe Wang , Daniel A. Jimenez, Decoupled dynamic cache segmentation, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169030]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Lee, C. J., Narasiman, V., Ebrahimi, E., Mutlu, O., and Patt, Y. N. 2010. DRAM-aware last level cache writeback: Reducing write-caused interference in memory system. HPS Technical Report.
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, USA[doi>10.1145/360128.360132]
Avadh Patel , Furat Afram , Shunfei Chen , Kanad Ghose, MARSS: a full system simulator for multicore x86 CPUs, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024954]
Pellizzer, F., Pirovano, A., Ottogalli, F., Magistretti, M., Scaravaggi, M., et al. 2004. Novel μTrench phase-change memory cell for embedded and stand-alone non-volatile memory applications. In Proceedings of the 2004 Symposium on VLSI Technology. 18--19.
Moinuddin K. Qureshi , Michele M. Franceschini , Ashish Jagmohan , Luis A. Lastras, PreSET: improving performance of phase change memories by exploiting asymmetry in write times, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Qureshi, M. K., Franceschini, M. M., and Lastras-Montao, L. A. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In International Symposium on High Performance Computer Architecture (HPCA’10). 1--11.
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Daniel N. Lynch , Onur Mutlu , Yale N. Patt, A Case for MLP-Aware Cache Replacement, Proceedings of the 33rd annual international symposium on Computer Architecture, p.167-178, June 17-21, 2006[doi>10.1109/ISCA.2006.5]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Luiz E. Ramos , Eugene Gorbatov , Ricardo Bianchini, Page placement in hybrid memory systems, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995911]
S. Raoux , G. W. Burr , M. J. Breitwisch , C. T. Rettner , Y.-C. Chen , R. M. Shelby , M. Salinga , D. Krebs , S.-H. Chen , H.-L. Lung , C. H. Lam, Phase-change random access memory: a scalable technology, IBM Journal of Research and Development, v.52 n.4, p.465-479, July 2008[doi>10.1147/rd.524.0465]
Paul Rosenfeld , Elliott Cooper-Balis , Bruce Jacob, DRAMSim2: A Cycle Accurate Memory System Simulator, IEEE Computer Architecture Letters, v.10 n.1, p.16-19, January 2011[doi>10.1109/L-CA.2011.4]
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Jeffrey Stuecheli , Dimitris Kaseridis , David Daly , Hillery C. Hunter , Lizy K. John, The virtual write queue: coordinating DRAM and last-level cache policies, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815972]
Kshitij Sudan , Niladrish Chatterjee , David Nellans , Manu Awasthi , Rajeev Balasubramonian , Al Davis, Micro-pages: increasing DRAM efficiency with locality-aware data placement, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736045]
Sun, G., Dong, X., Xie, Y., Li, J., and Chen, Y. 2009. A novel architecture of the 3d stacked mRAM L2 cache for CMPs. In HPCA. 239--249.
Zhe Wang , Samira M. Khan , Daniel A. Jiménez, Improving writeback efficiency with decoupled last-write prediction, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Carole-Jean Wu , Aamer Jaleel , Will Hasenplaugh , Margaret Martonosi , Simon C. Steely, Jr. , Joel Emer, SHiP: signature-based hit predictor for high performance caching, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155671]
Yuan Xie, Modeling, Architecture, and Applications for Emerging Memory Technologies, IEEE Design & Test, v.28 n.1, p.44-51, January 2011[doi>10.1109/MDT.2011.20]
Yuejian Xie , Gabriel H. Loh, PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555778]
HanBin Yoon, Row buffer locality aware caching policies for hybrid memories, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.337-344, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378661]
Miao Zhou , Yu Du , Bruce Childers , Rami Melhem , Daniel Mossé, Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-21, January 2012[doi>10.1145/2086696.2086732]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
