//D flipflop:
module d_ff (
    input d,      // Data input to the flip-flop wire 
    input clk,    // Clock input for triggering on rising edge wire
    output reg q   // Output representing the state of the flip-flop
);
    always @(posedge clk) begin
        // This block represents a positive-edge-triggered D flip-flop behavior.
        // On the rising edge of the clock (posedge clk),
        // Update the value of the output (q) with the value of the input (d).
        q <= d;
    end
endmodule