// Seed: 3418611665
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  reg id_3;
  always #1 id_3 <= 1;
  assign id_3 = (1);
  integer id_4 (
      .id_0(1),
      .id_1(1 && 1'h0 / 1'b0),
      .id_2(id_2),
      .id_3(id_1),
      .id_4(id_3),
      .id_5(1 + 1 + ^1),
      .id_6(id_3)
  );
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    output wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
