Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\FACULTATE\PSN\PROIECT\Numarator_0_9\MINUTE_UNIT.vhd" into library work
Parsing entity <Numarator_0_9>.
Parsing architecture <Behavioral> of entity <numarator_0_9>.
Parsing VHDL file "D:\FACULTATE\PSN\PROIECT\Numarator_0_6\MINUTE_ZECI.vhd" into library work
Parsing entity <Numarator_0_6>.
Parsing architecture <Behavioral> of entity <numarator_0_6>.
Parsing VHDL file "D:\FACULTATE\PSN\PROIECT\Numarator_0_3\Numarator_0_3.vhd" into library work
Parsing entity <Numarator_0_3>.
Parsing architecture <Behavioral> of entity <numarator_0_3>.
Parsing VHDL file "D:\FACULTATE\PSN\PROIECT\Numarator_0_2\Numarator_0_2.vhd" into library work
Parsing entity <Numarator_0_2>.
Parsing architecture <Behavioral> of entity <numarator_0_2>.
Parsing VHDL file "D:\FACULTATE\PSN\PROIECT\Main\Numarator_0_13.vhd" into library work
Parsing entity <Numarator_0_13>.
Parsing architecture <Behavioral> of entity <numarator_0_13>.
Parsing VHDL file "D:\FACULTATE\PSN\PROIECT\Main\Main.vhd" into library work
Parsing entity <Main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Main> (architecture <Behavioral>) from library <work>.

Elaborating entity <Numarator_0_9> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\FACULTATE\PSN\PROIECT\Numarator_0_9\MINUTE_UNIT.vhd" Line 67: temp should be on the sensitivity list of the process

Elaborating entity <Numarator_0_6> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\FACULTATE\PSN\PROIECT\Numarator_0_6\MINUTE_ZECI.vhd" Line 67: temp should be on the sensitivity list of the process

Elaborating entity <Numarator_0_2> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\FACULTATE\PSN\PROIECT\Numarator_0_2\Numarator_0_2.vhd" Line 71: temp should be on the sensitivity list of the process

Elaborating entity <Numarator_0_3> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\FACULTATE\PSN\PROIECT\Numarator_0_3\Numarator_0_3.vhd" Line 68: temp should be on the sensitivity list of the process

Elaborating entity <Numarator_0_13> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\FACULTATE\PSN\PROIECT\Main\Numarator_0_13.vhd" Line 68: temp should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "D:\FACULTATE\PSN\PROIECT\Main\Main.vhd".
WARNING:Xst:647 - Input <ZI_DIN_SAPT_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALARMA_ORA_UNIT_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALARMA_ORA_ZECI_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALARMA_MIN_UNIT_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALARMA_MIN_ZECI_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALARMA_ON_OFF_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\FACULTATE\PSN\PROIECT\Main\Main.vhd" line 268: Output port <STOP> of the instance <numarare_9> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Main> synthesized.

Synthesizing Unit <Numarator_0_9>.
    Related source file is "D:\FACULTATE\PSN\PROIECT\Numarator_0_9\MINUTE_UNIT.vhd".
    Found 1-bit register for signal <STOP>.
    Found 1-bit register for signal <temp<3>>.
    Found 1-bit register for signal <temp<2>>.
    Found 1-bit register for signal <temp<1>>.
    Found 1-bit register for signal <temp<0>>.
    Found 4-bit adder for signal <temp[3]_GND_6_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Numarator_0_9> synthesized.

Synthesizing Unit <Numarator_0_6>.
    Related source file is "D:\FACULTATE\PSN\PROIECT\Numarator_0_6\MINUTE_ZECI.vhd".
    Found 1-bit register for signal <STOP>.
    Found 1-bit register for signal <temp<3>>.
    Found 1-bit register for signal <temp<2>>.
    Found 1-bit register for signal <temp<1>>.
    Found 1-bit register for signal <temp<0>>.
    Found 4-bit adder for signal <temp[3]_GND_7_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Numarator_0_6> synthesized.

Synthesizing Unit <Numarator_0_2>.
    Related source file is "D:\FACULTATE\PSN\PROIECT\Numarator_0_2\Numarator_0_2.vhd".
    Found 1-bit register for signal <STOP>.
    Found 1-bit register for signal <temp<3>>.
    Found 1-bit register for signal <temp<2>>.
    Found 1-bit register for signal <temp<1>>.
    Found 1-bit register for signal <temp<0>>.
    Found 4-bit adder for signal <temp[3]_GND_8_o_add_0_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <Numarator_0_2> synthesized.

Synthesizing Unit <Numarator_0_3>.
    Related source file is "D:\FACULTATE\PSN\PROIECT\Numarator_0_3\Numarator_0_3.vhd".
    Found 1-bit register for signal <STOP>.
    Found 1-bit register for signal <temp<3>>.
    Found 1-bit register for signal <temp<2>>.
    Found 1-bit register for signal <temp<1>>.
    Found 1-bit register for signal <temp<0>>.
    Found 4-bit adder for signal <temp[3]_GND_9_o_add_0_OUT> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Numarator_0_3> synthesized.

Synthesizing Unit <Numarator_0_13>.
    Related source file is "D:\FACULTATE\PSN\PROIECT\Main\Numarator_0_13.vhd".
    Found 1-bit register for signal <STOP>.
    Found 1-bit register for signal <temp<3>>.
    Found 1-bit register for signal <temp<2>>.
    Found 1-bit register for signal <temp<1>>.
    Found 1-bit register for signal <temp<0>>.
    Found 4-bit adder for signal <temp[3]_GND_10_o_add_0_OUT> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Numarator_0_13> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 9
# Registers                                            : 45
 1-bit register                                        : 45
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 36
 4-bit 2-to-1 multiplexer                              : 19

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 9
# Registers                                            : 45
 Flip-Flops                                            : 45
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 36
 4-bit 2-to-1 multiplexer                              : 19

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    temp_3 in unit <Numarator_0_6>
    temp_0 in unit <Numarator_0_6>
    temp_2 in unit <Numarator_0_6>
    temp_1 in unit <Numarator_0_6>
    temp_3 in unit <Numarator_0_2>
    temp_0 in unit <Numarator_0_2>
    temp_1 in unit <Numarator_0_2>
    temp_2 in unit <Numarator_0_2>
    temp_3 in unit <Numarator_0_3>
    temp_0 in unit <Numarator_0_3>
    temp_2 in unit <Numarator_0_3>
    temp_1 in unit <Numarator_0_3>
    temp_3 in unit <Numarator_0_13>
    temp_0 in unit <Numarator_0_13>
    temp_2 in unit <Numarator_0_13>
    temp_1 in unit <Numarator_0_13>
    temp_3 in unit <Numarator_0_9>
    temp_0 in unit <Numarator_0_9>
    temp_2 in unit <Numarator_0_9>
    temp_1 in unit <Numarator_0_9>


Optimizing unit <Main> ...

Optimizing unit <Numarator_0_9> ...

Optimizing unit <Numarator_0_13> ...

Optimizing unit <Numarator_0_3> ...

Optimizing unit <Numarator_0_2> ...

Optimizing unit <Numarator_0_6> ...
WARNING:Xst:2677 - Node <numarare_9/STOP> of sequential type is unconnected in block <Main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 170
#      LUT2                        : 1
#      LUT3                        : 122
#      LUT4                        : 7
#      LUT5                        : 21
#      LUT6                        : 18
#      VCC                         : 1
# FlipFlops/Latches                : 116
#      FD                          : 7
#      FDC                         : 36
#      FDE                         : 1
#      FDP                         : 36
#      LDC                         : 36
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 75
#      IBUF                        : 39
#      OBUF                        : 36

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             116  out of  126800     0%  
 Number of Slice LUTs:                  169  out of  63400     0%  
    Number used as Logic:               169  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    241
   Number with an unused Flip Flop:     125  out of    241    51%  
   Number with an unused LUT:            72  out of    241    29%  
   Number of fully used LUT-FF pairs:    44  out of    241    18%  
   Number of unique control sets:       110

IO Utilization: 
 Number of IOs:                         124
 Number of bonded IOBs:                  76  out of    210    36%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)         | Load  |
-----------------------------------------------------------------------------+-------------------------------+-------+
CLOCK_IN                                                                     | BUFGP                         | 80    |
numarare_1/LOAD_VALUE_IN[3]_AND_2_o(numarare_1/LOAD_VALUE_IN[3]_AND_2_o1:O)  | NONE(*)(numarare_1/temp_3_LDC)| 1     |
numarare_1/LOAD_VALUE_IN[0]_AND_8_o(numarare_1/LOAD_VALUE_IN[0]_AND_8_o1:O)  | NONE(*)(numarare_1/temp_0_LDC)| 1     |
numarare_1/LOAD_VALUE_IN[2]_AND_4_o(numarare_1/LOAD_VALUE_IN[2]_AND_4_o1:O)  | NONE(*)(numarare_1/temp_2_LDC)| 1     |
numarare_1/LOAD_VALUE_IN[1]_AND_6_o(numarare_1/LOAD_VALUE_IN[1]_AND_6_o1:O)  | NONE(*)(numarare_1/temp_1_LDC)| 1     |
numarare_3/LOAD_VALUE_IN[3]_AND_2_o(numarare_3/LOAD_VALUE_IN[3]_AND_2_o1:O)  | NONE(*)(numarare_3/temp_3_LDC)| 1     |
numarare_3/LOAD_VALUE_IN[0]_AND_8_o(numarare_3/LOAD_VALUE_IN[0]_AND_8_o1:O)  | NONE(*)(numarare_3/temp_0_LDC)| 1     |
numarare_3/LOAD_VALUE_IN[2]_AND_4_o(numarare_3/LOAD_VALUE_IN[2]_AND_4_o1:O)  | NONE(*)(numarare_3/temp_2_LDC)| 1     |
numarare_3/LOAD_VALUE_IN[1]_AND_6_o(numarare_3/LOAD_VALUE_IN[1]_AND_6_o1:O)  | NONE(*)(numarare_3/temp_1_LDC)| 1     |
numarare_5/LOAD_VALUE_IN[3]_AND_2_o(numarare_5/LOAD_VALUE_IN[3]_AND_2_o1:O)  | NONE(*)(numarare_5/temp_3_LDC)| 1     |
numarare_5/LOAD_VALUE_IN[0]_AND_8_o(numarare_5/LOAD_VALUE_IN[0]_AND_8_o1:O)  | NONE(*)(numarare_5/temp_0_LDC)| 1     |
numarare_5/LOAD_VALUE_IN[2]_AND_4_o(numarare_5/LOAD_VALUE_IN[2]_AND_4_o1:O)  | NONE(*)(numarare_5/temp_2_LDC)| 1     |
numarare_5/LOAD_VALUE_IN[1]_AND_6_o(numarare_5/LOAD_VALUE_IN[1]_AND_6_o1:O)  | NONE(*)(numarare_5/temp_1_LDC)| 1     |
numarare_9/LOAD_VALUE_IN[3]_AND_2_o(numarare_9/LOAD_VALUE_IN[3]_AND_2_o1:O)  | NONE(*)(numarare_9/temp_3_LDC)| 1     |
numarare_9/LOAD_VALUE_IN[0]_AND_8_o(numarare_9/LOAD_VALUE_IN[0]_AND_8_o1:O)  | NONE(*)(numarare_9/temp_0_LDC)| 1     |
numarare_9/LOAD_VALUE_IN[2]_AND_4_o(numarare_9/LOAD_VALUE_IN[2]_AND_4_o1:O)  | NONE(*)(numarare_9/temp_2_LDC)| 1     |
numarare_9/LOAD_VALUE_IN[1]_AND_6_o(numarare_9/LOAD_VALUE_IN[1]_AND_6_o1:O)  | NONE(*)(numarare_9/temp_1_LDC)| 1     |
numarare_8/LOAD_VALUE_IN[3]_AND_2_o(numarare_8/LOAD_VALUE_IN[3]_AND_2_o1:O)  | NONE(*)(numarare_8/temp_3_LDC)| 1     |
numarare_8/LOAD_VALUE_IN[0]_AND_8_o(numarare_8/LOAD_VALUE_IN[0]_AND_8_o1:O)  | NONE(*)(numarare_8/temp_0_LDC)| 1     |
numarare_8/LOAD_VALUE_IN[2]_AND_4_o(numarare_8/LOAD_VALUE_IN[2]_AND_4_o1:O)  | NONE(*)(numarare_8/temp_2_LDC)| 1     |
numarare_8/LOAD_VALUE_IN[1]_AND_6_o(numarare_8/LOAD_VALUE_IN[1]_AND_6_o1:O)  | NONE(*)(numarare_8/temp_1_LDC)| 1     |
numarare_7/LOAD_VALUE_IN[3]_AND_38_o(numarare_7/LOAD_VALUE_IN[3]_AND_38_o1:O)| NONE(*)(numarare_7/temp_3_LDC)| 1     |
numarare_7/LOAD_VALUE_IN[0]_AND_44_o(numarare_7/LOAD_VALUE_IN[0]_AND_44_o1:O)| NONE(*)(numarare_7/temp_0_LDC)| 1     |
numarare_7/LOAD_VALUE_IN[2]_AND_40_o(numarare_7/LOAD_VALUE_IN[2]_AND_40_o1:O)| NONE(*)(numarare_7/temp_2_LDC)| 1     |
numarare_7/LOAD_VALUE_IN[1]_AND_42_o(numarare_7/LOAD_VALUE_IN[1]_AND_42_o1:O)| NONE(*)(numarare_7/temp_1_LDC)| 1     |
numarare_6/LOAD_VALUE_IN[3]_AND_29_o(numarare_6/LOAD_VALUE_IN[3]_AND_29_o1:O)| NONE(*)(numarare_6/temp_3_LDC)| 1     |
numarare_6/LOAD_VALUE_IN[0]_AND_35_o(numarare_6/LOAD_VALUE_IN[0]_AND_35_o1:O)| NONE(*)(numarare_6/temp_0_LDC)| 1     |
numarare_6/LOAD_VALUE_IN[2]_AND_31_o(numarare_6/LOAD_VALUE_IN[2]_AND_31_o1:O)| NONE(*)(numarare_6/temp_2_LDC)| 1     |
numarare_6/LOAD_VALUE_IN[1]_AND_33_o(numarare_6/LOAD_VALUE_IN[1]_AND_33_o1:O)| NONE(*)(numarare_6/temp_1_LDC)| 1     |
numarare_4/LOAD_VALUE_IN[3]_AND_20_o(numarare_4/LOAD_VALUE_IN[3]_AND_20_o1:O)| NONE(*)(numarare_4/temp_3_LDC)| 1     |
numarare_4/LOAD_VALUE_IN[0]_AND_26_o(numarare_4/LOAD_VALUE_IN[0]_AND_26_o1:O)| NONE(*)(numarare_4/temp_0_LDC)| 1     |
numarare_4/LOAD_VALUE_IN[1]_AND_24_o(numarare_4/LOAD_VALUE_IN[1]_AND_24_o1:O)| NONE(*)(numarare_4/temp_1_LDC)| 1     |
numarare_4/LOAD_VALUE_IN[2]_AND_22_o(numarare_4/LOAD_VALUE_IN[2]_AND_22_o1:O)| NONE(*)(numarare_4/temp_2_LDC)| 1     |
numarare_2/LOAD_VALUE_IN[3]_AND_11_o(numarare_2/LOAD_VALUE_IN[3]_AND_11_o1:O)| NONE(*)(numarare_2/temp_3_LDC)| 1     |
numarare_2/LOAD_VALUE_IN[0]_AND_17_o(numarare_2/LOAD_VALUE_IN[0]_AND_17_o1:O)| NONE(*)(numarare_2/temp_0_LDC)| 1     |
numarare_2/LOAD_VALUE_IN[2]_AND_13_o(numarare_2/LOAD_VALUE_IN[2]_AND_13_o1:O)| NONE(*)(numarare_2/temp_2_LDC)| 1     |
numarare_2/LOAD_VALUE_IN[1]_AND_15_o(numarare_2/LOAD_VALUE_IN[1]_AND_15_o1:O)| NONE(*)(numarare_2/temp_1_LDC)| 1     |
-----------------------------------------------------------------------------+-------------------------------+-------+
(*) These 36 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.049ns (Maximum Frequency: 487.948MHz)
   Minimum input arrival time before clock: 1.756ns
   Maximum output required time after clock: 1.392ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_IN'
  Clock period: 2.049ns (frequency: 487.948MHz)
  Total number of paths / destination ports: 642 / 81
-------------------------------------------------------------------------
Delay:               2.049ns (Levels of Logic = 3)
  Source:            numarare_3/temp_1_P_1 (FF)
  Destination:       numarare_4/temp_0_C_0 (FF)
  Source Clock:      CLOCK_IN rising
  Destination Clock: CLOCK_IN rising

  Data Path: numarare_3/temp_1_P_1 to numarare_4/temp_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.361   0.383  numarare_3/temp_1_P_1 (numarare_3/temp_1_P_1)
     LUT3:I1->O            6   0.097   0.706  numarare_3/temp_11 (numarare_3/temp_1)
     LUT6:I1->O            2   0.097   0.299  numarare_4/Mmux_temp[3]_temp[3]_mux_5_OUT211 (numarare_4/Mmux_temp[3]_temp[3]_mux_5_OUT21)
     LUT6:I5->O            2   0.097   0.000  numarare_4/Mmux_temp[3]_temp[3]_mux_5_OUT21 (numarare_4/temp[3]_temp[3]_mux_5_OUT<1>)
     FDC:D                     0.008          numarare_4/temp_1_C_1
    ----------------------------------------
    Total                      2.049ns (0.660ns logic, 1.389ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_IN'
  Total number of paths / destination ports: 241 / 88
-------------------------------------------------------------------------
Offset:              1.756ns (Levels of Logic = 3)
  Source:            RESET_IN (PAD)
  Destination:       numarare_4/STOP (FF)
  Destination Clock: CLOCK_IN rising

  Data Path: RESET_IN to numarare_4/STOP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.493  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT2:I0->O            1   0.097   0.693  numarare_4/_n0052_inv_SW0 (N2)
     LUT6:I0->O            1   0.097   0.279  numarare_4/_n0052_inv (numarare_4/_n0052_inv)
     FDE:CE                    0.095          numarare_4/STOP
    ----------------------------------------
    Total                      1.756ns (0.290ns logic, 1.466ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_1/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_1/temp_3_LDC (LATCH)
  Destination Clock: numarare_1/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: RESET_IN to numarare_1/temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_1/LOAD_VALUE_IN[3]_AND_3_o1 (numarare_1/LOAD_VALUE_IN[3]_AND_3_o)
     LDC:CLR                   0.349          numarare_1/temp_3_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_1/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_1/temp_0_LDC (LATCH)
  Destination Clock: numarare_1/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: RESET_IN to numarare_1/temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_1/LOAD_VALUE_IN[0]_AND_9_o1 (numarare_1/LOAD_VALUE_IN[0]_AND_9_o)
     LDC:CLR                   0.349          numarare_1/temp_0_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_1/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_1/temp_2_LDC (LATCH)
  Destination Clock: numarare_1/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: RESET_IN to numarare_1/temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_1/LOAD_VALUE_IN[2]_AND_5_o1 (numarare_1/LOAD_VALUE_IN[2]_AND_5_o)
     LDC:CLR                   0.349          numarare_1/temp_2_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_1/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_1/temp_1_LDC (LATCH)
  Destination Clock: numarare_1/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: RESET_IN to numarare_1/temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_1/LOAD_VALUE_IN[1]_AND_7_o1 (numarare_1/LOAD_VALUE_IN[1]_AND_7_o)
     LDC:CLR                   0.349          numarare_1/temp_1_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_3/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_3/temp_3_LDC (LATCH)
  Destination Clock: numarare_3/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: RESET_IN to numarare_3/temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_3/LOAD_VALUE_IN[3]_AND_3_o1 (numarare_3/LOAD_VALUE_IN[3]_AND_3_o)
     LDC:CLR                   0.349          numarare_3/temp_3_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_3/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_3/temp_0_LDC (LATCH)
  Destination Clock: numarare_3/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: RESET_IN to numarare_3/temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_3/LOAD_VALUE_IN[0]_AND_9_o1 (numarare_3/LOAD_VALUE_IN[0]_AND_9_o)
     LDC:CLR                   0.349          numarare_3/temp_0_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_3/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_3/temp_2_LDC (LATCH)
  Destination Clock: numarare_3/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: RESET_IN to numarare_3/temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_3/LOAD_VALUE_IN[2]_AND_5_o1 (numarare_3/LOAD_VALUE_IN[2]_AND_5_o)
     LDC:CLR                   0.349          numarare_3/temp_2_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_3/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_3/temp_1_LDC (LATCH)
  Destination Clock: numarare_3/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: RESET_IN to numarare_3/temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_3/LOAD_VALUE_IN[1]_AND_7_o1 (numarare_3/LOAD_VALUE_IN[1]_AND_7_o)
     LDC:CLR                   0.349          numarare_3/temp_1_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_5/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_5/temp_3_LDC (LATCH)
  Destination Clock: numarare_5/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: RESET_IN to numarare_5/temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_5/LOAD_VALUE_IN[3]_AND_3_o1 (numarare_5/LOAD_VALUE_IN[3]_AND_3_o)
     LDC:CLR                   0.349          numarare_5/temp_3_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_5/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_5/temp_0_LDC (LATCH)
  Destination Clock: numarare_5/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: RESET_IN to numarare_5/temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_5/LOAD_VALUE_IN[0]_AND_9_o1 (numarare_5/LOAD_VALUE_IN[0]_AND_9_o)
     LDC:CLR                   0.349          numarare_5/temp_0_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_5/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_5/temp_2_LDC (LATCH)
  Destination Clock: numarare_5/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: RESET_IN to numarare_5/temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_5/LOAD_VALUE_IN[2]_AND_5_o1 (numarare_5/LOAD_VALUE_IN[2]_AND_5_o)
     LDC:CLR                   0.349          numarare_5/temp_2_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_5/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_5/temp_1_LDC (LATCH)
  Destination Clock: numarare_5/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: RESET_IN to numarare_5/temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_5/LOAD_VALUE_IN[1]_AND_7_o1 (numarare_5/LOAD_VALUE_IN[1]_AND_7_o)
     LDC:CLR                   0.349          numarare_5/temp_1_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_9/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_9/temp_3_LDC (LATCH)
  Destination Clock: numarare_9/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: RESET_IN to numarare_9/temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_9/LOAD_VALUE_IN[3]_AND_3_o1 (numarare_9/LOAD_VALUE_IN[3]_AND_3_o)
     LDC:CLR                   0.349          numarare_9/temp_3_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_9/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_9/temp_0_LDC (LATCH)
  Destination Clock: numarare_9/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: RESET_IN to numarare_9/temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_9/LOAD_VALUE_IN[0]_AND_9_o1 (numarare_9/LOAD_VALUE_IN[0]_AND_9_o)
     LDC:CLR                   0.349          numarare_9/temp_0_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_9/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_9/temp_2_LDC (LATCH)
  Destination Clock: numarare_9/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: RESET_IN to numarare_9/temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_9/LOAD_VALUE_IN[2]_AND_5_o1 (numarare_9/LOAD_VALUE_IN[2]_AND_5_o)
     LDC:CLR                   0.349          numarare_9/temp_2_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_9/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_9/temp_1_LDC (LATCH)
  Destination Clock: numarare_9/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: RESET_IN to numarare_9/temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_9/LOAD_VALUE_IN[1]_AND_7_o1 (numarare_9/LOAD_VALUE_IN[1]_AND_7_o)
     LDC:CLR                   0.349          numarare_9/temp_1_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_8/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_8/temp_3_LDC (LATCH)
  Destination Clock: numarare_8/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: RESET_IN to numarare_8/temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_8/LOAD_VALUE_IN[3]_AND_3_o1 (numarare_8/LOAD_VALUE_IN[3]_AND_3_o)
     LDC:CLR                   0.349          numarare_8/temp_3_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_8/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_8/temp_0_LDC (LATCH)
  Destination Clock: numarare_8/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: RESET_IN to numarare_8/temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_8/LOAD_VALUE_IN[0]_AND_9_o1 (numarare_8/LOAD_VALUE_IN[0]_AND_9_o)
     LDC:CLR                   0.349          numarare_8/temp_0_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_8/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_8/temp_2_LDC (LATCH)
  Destination Clock: numarare_8/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: RESET_IN to numarare_8/temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_8/LOAD_VALUE_IN[2]_AND_5_o1 (numarare_8/LOAD_VALUE_IN[2]_AND_5_o)
     LDC:CLR                   0.349          numarare_8/temp_2_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_8/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_8/temp_1_LDC (LATCH)
  Destination Clock: numarare_8/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: RESET_IN to numarare_8/temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_8/LOAD_VALUE_IN[1]_AND_7_o1 (numarare_8/LOAD_VALUE_IN[1]_AND_7_o)
     LDC:CLR                   0.349          numarare_8/temp_1_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_7/LOAD_VALUE_IN[3]_AND_38_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_7/temp_3_LDC (LATCH)
  Destination Clock: numarare_7/LOAD_VALUE_IN[3]_AND_38_o falling

  Data Path: RESET_IN to numarare_7/temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_7/LOAD_VALUE_IN[3]_AND_39_o1 (numarare_7/LOAD_VALUE_IN[3]_AND_39_o)
     LDC:CLR                   0.349          numarare_7/temp_3_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_7/LOAD_VALUE_IN[0]_AND_44_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_7/temp_0_LDC (LATCH)
  Destination Clock: numarare_7/LOAD_VALUE_IN[0]_AND_44_o falling

  Data Path: RESET_IN to numarare_7/temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_7/LOAD_VALUE_IN[0]_AND_45_o1 (numarare_7/LOAD_VALUE_IN[0]_AND_45_o)
     LDC:CLR                   0.349          numarare_7/temp_0_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_7/LOAD_VALUE_IN[2]_AND_40_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_7/temp_2_LDC (LATCH)
  Destination Clock: numarare_7/LOAD_VALUE_IN[2]_AND_40_o falling

  Data Path: RESET_IN to numarare_7/temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_7/LOAD_VALUE_IN[2]_AND_41_o1 (numarare_7/LOAD_VALUE_IN[2]_AND_41_o)
     LDC:CLR                   0.349          numarare_7/temp_2_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_7/LOAD_VALUE_IN[1]_AND_42_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_7/temp_1_LDC (LATCH)
  Destination Clock: numarare_7/LOAD_VALUE_IN[1]_AND_42_o falling

  Data Path: RESET_IN to numarare_7/temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_7/LOAD_VALUE_IN[1]_AND_43_o1 (numarare_7/LOAD_VALUE_IN[1]_AND_43_o)
     LDC:CLR                   0.349          numarare_7/temp_1_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_6/LOAD_VALUE_IN[3]_AND_29_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_6/temp_3_LDC (LATCH)
  Destination Clock: numarare_6/LOAD_VALUE_IN[3]_AND_29_o falling

  Data Path: RESET_IN to numarare_6/temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_6/LOAD_VALUE_IN[3]_AND_30_o1 (numarare_6/LOAD_VALUE_IN[3]_AND_30_o)
     LDC:CLR                   0.349          numarare_6/temp_3_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_6/LOAD_VALUE_IN[0]_AND_35_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_6/temp_0_LDC (LATCH)
  Destination Clock: numarare_6/LOAD_VALUE_IN[0]_AND_35_o falling

  Data Path: RESET_IN to numarare_6/temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_6/LOAD_VALUE_IN[0]_AND_36_o1 (numarare_6/LOAD_VALUE_IN[0]_AND_36_o)
     LDC:CLR                   0.349          numarare_6/temp_0_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_6/LOAD_VALUE_IN[2]_AND_31_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_6/temp_2_LDC (LATCH)
  Destination Clock: numarare_6/LOAD_VALUE_IN[2]_AND_31_o falling

  Data Path: RESET_IN to numarare_6/temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_6/LOAD_VALUE_IN[2]_AND_32_o1 (numarare_6/LOAD_VALUE_IN[2]_AND_32_o)
     LDC:CLR                   0.349          numarare_6/temp_2_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_6/LOAD_VALUE_IN[1]_AND_33_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_6/temp_1_LDC (LATCH)
  Destination Clock: numarare_6/LOAD_VALUE_IN[1]_AND_33_o falling

  Data Path: RESET_IN to numarare_6/temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_6/LOAD_VALUE_IN[1]_AND_34_o1 (numarare_6/LOAD_VALUE_IN[1]_AND_34_o)
     LDC:CLR                   0.349          numarare_6/temp_1_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_4/LOAD_VALUE_IN[3]_AND_20_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_4/temp_3_LDC (LATCH)
  Destination Clock: numarare_4/LOAD_VALUE_IN[3]_AND_20_o falling

  Data Path: RESET_IN to numarare_4/temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_4/LOAD_VALUE_IN[3]_AND_21_o1 (numarare_4/LOAD_VALUE_IN[3]_AND_21_o)
     LDC:CLR                   0.349          numarare_4/temp_3_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_4/LOAD_VALUE_IN[0]_AND_26_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_4/temp_0_LDC (LATCH)
  Destination Clock: numarare_4/LOAD_VALUE_IN[0]_AND_26_o falling

  Data Path: RESET_IN to numarare_4/temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_4/LOAD_VALUE_IN[0]_AND_27_o1 (numarare_4/LOAD_VALUE_IN[0]_AND_27_o)
     LDC:CLR                   0.349          numarare_4/temp_0_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_4/LOAD_VALUE_IN[1]_AND_24_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_4/temp_1_LDC (LATCH)
  Destination Clock: numarare_4/LOAD_VALUE_IN[1]_AND_24_o falling

  Data Path: RESET_IN to numarare_4/temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_4/LOAD_VALUE_IN[1]_AND_25_o1 (numarare_4/LOAD_VALUE_IN[1]_AND_25_o)
     LDC:CLR                   0.349          numarare_4/temp_1_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_4/LOAD_VALUE_IN[2]_AND_22_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_4/temp_2_LDC (LATCH)
  Destination Clock: numarare_4/LOAD_VALUE_IN[2]_AND_22_o falling

  Data Path: RESET_IN to numarare_4/temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_4/LOAD_VALUE_IN[2]_AND_23_o1 (numarare_4/LOAD_VALUE_IN[2]_AND_23_o)
     LDC:CLR                   0.349          numarare_4/temp_2_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_2/LOAD_VALUE_IN[3]_AND_11_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_2/temp_3_LDC (LATCH)
  Destination Clock: numarare_2/LOAD_VALUE_IN[3]_AND_11_o falling

  Data Path: RESET_IN to numarare_2/temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_2/LOAD_VALUE_IN[3]_AND_12_o1 (numarare_2/LOAD_VALUE_IN[3]_AND_12_o)
     LDC:CLR                   0.349          numarare_2/temp_3_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_2/LOAD_VALUE_IN[0]_AND_17_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_2/temp_0_LDC (LATCH)
  Destination Clock: numarare_2/LOAD_VALUE_IN[0]_AND_17_o falling

  Data Path: RESET_IN to numarare_2/temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_2/LOAD_VALUE_IN[0]_AND_18_o1 (numarare_2/LOAD_VALUE_IN[0]_AND_18_o)
     LDC:CLR                   0.349          numarare_2/temp_0_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_2/LOAD_VALUE_IN[2]_AND_13_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_2/temp_2_LDC (LATCH)
  Destination Clock: numarare_2/LOAD_VALUE_IN[2]_AND_13_o falling

  Data Path: RESET_IN to numarare_2/temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_2/LOAD_VALUE_IN[2]_AND_14_o1 (numarare_2/LOAD_VALUE_IN[2]_AND_14_o)
     LDC:CLR                   0.349          numarare_2/temp_2_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numarare_2/LOAD_VALUE_IN[1]_AND_15_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 2)
  Source:            RESET_IN (PAD)
  Destination:       numarare_2/temp_1_LDC (LATCH)
  Destination Clock: numarare_2/LOAD_VALUE_IN[1]_AND_15_o falling

  Data Path: RESET_IN to numarare_2/temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.625  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT3:I0->O            2   0.097   0.283  numarare_2/LOAD_VALUE_IN[1]_AND_16_o1 (numarare_2/LOAD_VALUE_IN[1]_AND_16_o)
     LDC:CLR                   0.349          numarare_2/temp_1_LDC
    ----------------------------------------
    Total                      1.356ns (0.447ns logic, 0.909ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_8/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            numarare_8/temp_3_LDC (LATCH)
  Destination:       AN_UNIT_OUT<3> (PAD)
  Source Clock:      numarare_8/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: numarare_8/temp_3_LDC to AN_UNIT_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_8/temp_3_LDC (numarare_8/temp_3_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_8/temp_31 (numarare_8/temp_3)
     OBUF:I->O                 0.000          AN_UNIT_OUT_3_OBUF (AN_UNIT_OUT<3>)
    ----------------------------------------
    Total                      1.374ns (0.569ns logic, 0.805ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_IN'
  Total number of paths / destination ports: 72 / 36
-------------------------------------------------------------------------
Offset:              1.149ns (Levels of Logic = 2)
  Source:            numarare_3/temp_0_P_0 (FF)
  Destination:       ORA_UNIT_OUT<0> (PAD)
  Source Clock:      CLOCK_IN rising

  Data Path: numarare_3/temp_0_P_0 to ORA_UNIT_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.361   0.383  numarare_3/temp_0_P_0 (numarare_3/temp_0_P_0)
     LUT3:I1->O            7   0.097   0.307  numarare_3/temp_01 (numarare_3/temp_0)
     OBUF:I->O                 0.000          ORA_UNIT_OUT_0_OBUF (ORA_UNIT_OUT<0>)
    ----------------------------------------
    Total                      1.149ns (0.458ns logic, 0.691ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_8/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_8/temp_2_LDC (LATCH)
  Destination:       AN_UNIT_OUT<2> (PAD)
  Source Clock:      numarare_8/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: numarare_8/temp_2_LDC to AN_UNIT_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_8/temp_2_LDC (numarare_8/temp_2_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_8/temp_21 (numarare_8/temp_2)
     OBUF:I->O                 0.000          AN_UNIT_OUT_2_OBUF (AN_UNIT_OUT<2>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_8/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_8/temp_1_LDC (LATCH)
  Destination:       AN_UNIT_OUT<1> (PAD)
  Source Clock:      numarare_8/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: numarare_8/temp_1_LDC to AN_UNIT_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_8/temp_1_LDC (numarare_8/temp_1_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_8/temp_11 (numarare_8/temp_1)
     OBUF:I->O                 0.000          AN_UNIT_OUT_1_OBUF (AN_UNIT_OUT<1>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_8/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_8/temp_0_LDC (LATCH)
  Destination:       AN_UNIT_OUT<0> (PAD)
  Source Clock:      numarare_8/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: numarare_8/temp_0_LDC to AN_UNIT_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_8/temp_0_LDC (numarare_8/temp_0_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_8/temp_01 (numarare_8/temp_0)
     OBUF:I->O                 0.000          AN_UNIT_OUT_0_OBUF (AN_UNIT_OUT<0>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_9/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.369ns (Levels of Logic = 2)
  Source:            numarare_9/temp_3_LDC (LATCH)
  Destination:       AN_ZECI_OUT<3> (PAD)
  Source Clock:      numarare_9/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: numarare_9/temp_3_LDC to AN_ZECI_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_9/temp_3_LDC (numarare_9/temp_3_LDC)
     LUT3:I0->O            3   0.097   0.289  numarare_9/temp_31 (numarare_9/temp_3)
     OBUF:I->O                 0.000          AN_ZECI_OUT_3_OBUF (AN_ZECI_OUT<3>)
    ----------------------------------------
    Total                      1.369ns (0.569ns logic, 0.800ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_9/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            numarare_9/temp_2_LDC (LATCH)
  Destination:       AN_ZECI_OUT<2> (PAD)
  Source Clock:      numarare_9/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: numarare_9/temp_2_LDC to AN_ZECI_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_9/temp_2_LDC (numarare_9/temp_2_LDC)
     LUT3:I0->O            3   0.097   0.289  numarare_9/temp_21 (numarare_9/temp_2)
     OBUF:I->O                 0.000          AN_ZECI_OUT_2_OBUF (AN_ZECI_OUT<2>)
    ----------------------------------------
    Total                      1.374ns (0.569ns logic, 0.805ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_9/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            numarare_9/temp_1_LDC (LATCH)
  Destination:       AN_ZECI_OUT<1> (PAD)
  Source Clock:      numarare_9/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: numarare_9/temp_1_LDC to AN_ZECI_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_9/temp_1_LDC (numarare_9/temp_1_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_9/temp_11 (numarare_9/temp_1)
     OBUF:I->O                 0.000          AN_ZECI_OUT_1_OBUF (AN_ZECI_OUT<1>)
    ----------------------------------------
    Total                      1.374ns (0.569ns logic, 0.805ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_9/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_9/temp_0_LDC (LATCH)
  Destination:       AN_ZECI_OUT<0> (PAD)
  Source Clock:      numarare_9/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: numarare_9/temp_0_LDC to AN_ZECI_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_9/temp_0_LDC (numarare_9/temp_0_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_9/temp_01 (numarare_9/temp_0)
     OBUF:I->O                 0.000          AN_ZECI_OUT_0_OBUF (AN_ZECI_OUT<0>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_7/LOAD_VALUE_IN[3]_AND_38_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_7/temp_3_LDC (LATCH)
  Destination:       LUNA_OUT<3> (PAD)
  Source Clock:      numarare_7/LOAD_VALUE_IN[3]_AND_38_o falling

  Data Path: numarare_7/temp_3_LDC to LUNA_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_7/temp_3_LDC (numarare_7/temp_3_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_7/temp_31 (numarare_7/temp_3)
     OBUF:I->O                 0.000          LUNA_OUT_3_OBUF (LUNA_OUT<3>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_7/LOAD_VALUE_IN[2]_AND_40_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_7/temp_2_LDC (LATCH)
  Destination:       LUNA_OUT<2> (PAD)
  Source Clock:      numarare_7/LOAD_VALUE_IN[2]_AND_40_o falling

  Data Path: numarare_7/temp_2_LDC to LUNA_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_7/temp_2_LDC (numarare_7/temp_2_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_7/temp_21 (numarare_7/temp_2)
     OBUF:I->O                 0.000          LUNA_OUT_2_OBUF (LUNA_OUT<2>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_7/LOAD_VALUE_IN[1]_AND_42_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_7/temp_1_LDC (LATCH)
  Destination:       LUNA_OUT<1> (PAD)
  Source Clock:      numarare_7/LOAD_VALUE_IN[1]_AND_42_o falling

  Data Path: numarare_7/temp_1_LDC to LUNA_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_7/temp_1_LDC (numarare_7/temp_1_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_7/temp_11 (numarare_7/temp_1)
     OBUF:I->O                 0.000          LUNA_OUT_1_OBUF (LUNA_OUT<1>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_7/LOAD_VALUE_IN[0]_AND_44_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_7/temp_0_LDC (LATCH)
  Destination:       LUNA_OUT<0> (PAD)
  Source Clock:      numarare_7/LOAD_VALUE_IN[0]_AND_44_o falling

  Data Path: numarare_7/temp_0_LDC to LUNA_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_7/temp_0_LDC (numarare_7/temp_0_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_7/temp_01 (numarare_7/temp_0)
     OBUF:I->O                 0.000          LUNA_OUT_0_OBUF (LUNA_OUT<0>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_5/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            numarare_5/temp_3_LDC (LATCH)
  Destination:       ZIUA_UNIT_OUT<3> (PAD)
  Source Clock:      numarare_5/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: numarare_5/temp_3_LDC to ZIUA_UNIT_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_5/temp_3_LDC (numarare_5/temp_3_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_5/temp_31 (numarare_5/temp_3)
     OBUF:I->O                 0.000          ZIUA_UNIT_OUT_3_OBUF (ZIUA_UNIT_OUT<3>)
    ----------------------------------------
    Total                      1.374ns (0.569ns logic, 0.805ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_5/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_5/temp_2_LDC (LATCH)
  Destination:       ZIUA_UNIT_OUT<2> (PAD)
  Source Clock:      numarare_5/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: numarare_5/temp_2_LDC to ZIUA_UNIT_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_5/temp_2_LDC (numarare_5/temp_2_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_5/temp_21 (numarare_5/temp_2)
     OBUF:I->O                 0.000          ZIUA_UNIT_OUT_2_OBUF (ZIUA_UNIT_OUT<2>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_5/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_5/temp_1_LDC (LATCH)
  Destination:       ZIUA_UNIT_OUT<1> (PAD)
  Source Clock:      numarare_5/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: numarare_5/temp_1_LDC to ZIUA_UNIT_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_5/temp_1_LDC (numarare_5/temp_1_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_5/temp_11 (numarare_5/temp_1)
     OBUF:I->O                 0.000          ZIUA_UNIT_OUT_1_OBUF (ZIUA_UNIT_OUT<1>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_5/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_5/temp_0_LDC (LATCH)
  Destination:       ZIUA_UNIT_OUT<0> (PAD)
  Source Clock:      numarare_5/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: numarare_5/temp_0_LDC to ZIUA_UNIT_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_5/temp_0_LDC (numarare_5/temp_0_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_5/temp_01 (numarare_5/temp_0)
     OBUF:I->O                 0.000          ZIUA_UNIT_OUT_0_OBUF (ZIUA_UNIT_OUT<0>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_6/LOAD_VALUE_IN[3]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            numarare_6/temp_3_LDC (LATCH)
  Destination:       ZIUA_ZECI_OUT<3> (PAD)
  Source Clock:      numarare_6/LOAD_VALUE_IN[3]_AND_29_o falling

  Data Path: numarare_6/temp_3_LDC to ZIUA_ZECI_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_6/temp_3_LDC (numarare_6/temp_3_LDC)
     LUT3:I0->O            3   0.097   0.289  numarare_6/temp_31 (numarare_6/temp_3)
     OBUF:I->O                 0.000          ZIUA_ZECI_OUT_3_OBUF (ZIUA_ZECI_OUT<3>)
    ----------------------------------------
    Total                      1.374ns (0.569ns logic, 0.805ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_6/LOAD_VALUE_IN[2]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            numarare_6/temp_2_LDC (LATCH)
  Destination:       ZIUA_ZECI_OUT<2> (PAD)
  Source Clock:      numarare_6/LOAD_VALUE_IN[2]_AND_31_o falling

  Data Path: numarare_6/temp_2_LDC to ZIUA_ZECI_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_6/temp_2_LDC (numarare_6/temp_2_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_6/temp_21 (numarare_6/temp_2)
     OBUF:I->O                 0.000          ZIUA_ZECI_OUT_2_OBUF (ZIUA_ZECI_OUT<2>)
    ----------------------------------------
    Total                      1.374ns (0.569ns logic, 0.805ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_6/LOAD_VALUE_IN[1]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_6/temp_1_LDC (LATCH)
  Destination:       ZIUA_ZECI_OUT<1> (PAD)
  Source Clock:      numarare_6/LOAD_VALUE_IN[1]_AND_33_o falling

  Data Path: numarare_6/temp_1_LDC to ZIUA_ZECI_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_6/temp_1_LDC (numarare_6/temp_1_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_6/temp_11 (numarare_6/temp_1)
     OBUF:I->O                 0.000          ZIUA_ZECI_OUT_1_OBUF (ZIUA_ZECI_OUT<1>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_6/LOAD_VALUE_IN[0]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_6/temp_0_LDC (LATCH)
  Destination:       ZIUA_ZECI_OUT<0> (PAD)
  Source Clock:      numarare_6/LOAD_VALUE_IN[0]_AND_35_o falling

  Data Path: numarare_6/temp_0_LDC to ZIUA_ZECI_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_6/temp_0_LDC (numarare_6/temp_0_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_6/temp_01 (numarare_6/temp_0)
     OBUF:I->O                 0.000          ZIUA_ZECI_OUT_0_OBUF (ZIUA_ZECI_OUT<0>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_3/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_3/temp_3_LDC (LATCH)
  Destination:       ORA_UNIT_OUT<3> (PAD)
  Source Clock:      numarare_3/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: numarare_3/temp_3_LDC to ORA_UNIT_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_3/temp_3_LDC (numarare_3/temp_3_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_3/temp_31 (numarare_3/temp_3)
     OBUF:I->O                 0.000          ORA_UNIT_OUT_3_OBUF (ORA_UNIT_OUT<3>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_3/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.387ns (Levels of Logic = 2)
  Source:            numarare_3/temp_2_LDC (LATCH)
  Destination:       ORA_UNIT_OUT<2> (PAD)
  Source Clock:      numarare_3/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: numarare_3/temp_2_LDC to ORA_UNIT_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_3/temp_2_LDC (numarare_3/temp_2_LDC)
     LUT3:I0->O            6   0.097   0.302  numarare_3/temp_21 (numarare_3/temp_2)
     OBUF:I->O                 0.000          ORA_UNIT_OUT_2_OBUF (ORA_UNIT_OUT<2>)
    ----------------------------------------
    Total                      1.387ns (0.569ns logic, 0.818ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_3/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.387ns (Levels of Logic = 2)
  Source:            numarare_3/temp_1_LDC (LATCH)
  Destination:       ORA_UNIT_OUT<1> (PAD)
  Source Clock:      numarare_3/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: numarare_3/temp_1_LDC to ORA_UNIT_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_3/temp_1_LDC (numarare_3/temp_1_LDC)
     LUT3:I0->O            6   0.097   0.302  numarare_3/temp_11 (numarare_3/temp_1)
     OBUF:I->O                 0.000          ORA_UNIT_OUT_1_OBUF (ORA_UNIT_OUT<1>)
    ----------------------------------------
    Total                      1.387ns (0.569ns logic, 0.818ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_3/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.392ns (Levels of Logic = 2)
  Source:            numarare_3/temp_0_LDC (LATCH)
  Destination:       ORA_UNIT_OUT<0> (PAD)
  Source Clock:      numarare_3/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: numarare_3/temp_0_LDC to ORA_UNIT_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_3/temp_0_LDC (numarare_3/temp_0_LDC)
     LUT3:I0->O            7   0.097   0.307  numarare_3/temp_01 (numarare_3/temp_0)
     OBUF:I->O                 0.000          ORA_UNIT_OUT_0_OBUF (ORA_UNIT_OUT<0>)
    ----------------------------------------
    Total                      1.392ns (0.569ns logic, 0.823ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_4/LOAD_VALUE_IN[3]_AND_20_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            numarare_4/temp_3_LDC (LATCH)
  Destination:       ORA_ZECI_OUT<3> (PAD)
  Source Clock:      numarare_4/LOAD_VALUE_IN[3]_AND_20_o falling

  Data Path: numarare_4/temp_3_LDC to ORA_ZECI_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_4/temp_3_LDC (numarare_4/temp_3_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_4/temp_31 (numarare_4/temp_3)
     OBUF:I->O                 0.000          ORA_ZECI_OUT_3_OBUF (ORA_ZECI_OUT<3>)
    ----------------------------------------
    Total                      1.374ns (0.569ns logic, 0.805ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_4/LOAD_VALUE_IN[2]_AND_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_4/temp_2_LDC (LATCH)
  Destination:       ORA_ZECI_OUT<2> (PAD)
  Source Clock:      numarare_4/LOAD_VALUE_IN[2]_AND_22_o falling

  Data Path: numarare_4/temp_2_LDC to ORA_ZECI_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_4/temp_2_LDC (numarare_4/temp_2_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_4/temp_21 (numarare_4/temp_2)
     OBUF:I->O                 0.000          ORA_ZECI_OUT_2_OBUF (ORA_ZECI_OUT<2>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_4/LOAD_VALUE_IN[1]_AND_24_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_4/temp_1_LDC (LATCH)
  Destination:       ORA_ZECI_OUT<1> (PAD)
  Source Clock:      numarare_4/LOAD_VALUE_IN[1]_AND_24_o falling

  Data Path: numarare_4/temp_1_LDC to ORA_ZECI_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_4/temp_1_LDC (numarare_4/temp_1_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_4/temp_11 (numarare_4/temp_1)
     OBUF:I->O                 0.000          ORA_ZECI_OUT_1_OBUF (ORA_ZECI_OUT<1>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_4/LOAD_VALUE_IN[0]_AND_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_4/temp_0_LDC (LATCH)
  Destination:       ORA_ZECI_OUT<0> (PAD)
  Source Clock:      numarare_4/LOAD_VALUE_IN[0]_AND_26_o falling

  Data Path: numarare_4/temp_0_LDC to ORA_ZECI_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_4/temp_0_LDC (numarare_4/temp_0_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_4/temp_01 (numarare_4/temp_0)
     OBUF:I->O                 0.000          ORA_ZECI_OUT_0_OBUF (ORA_ZECI_OUT<0>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_1/LOAD_VALUE_IN[3]_AND_2_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            numarare_1/temp_3_LDC (LATCH)
  Destination:       MINUTE_UNIT_OUT<3> (PAD)
  Source Clock:      numarare_1/LOAD_VALUE_IN[3]_AND_2_o falling

  Data Path: numarare_1/temp_3_LDC to MINUTE_UNIT_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_1/temp_3_LDC (numarare_1/temp_3_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_1/temp_31 (numarare_1/temp_3)
     OBUF:I->O                 0.000          MINUTE_UNIT_OUT_3_OBUF (MINUTE_UNIT_OUT<3>)
    ----------------------------------------
    Total                      1.374ns (0.569ns logic, 0.805ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_1/LOAD_VALUE_IN[2]_AND_4_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_1/temp_2_LDC (LATCH)
  Destination:       MINUTE_UNIT_OUT<2> (PAD)
  Source Clock:      numarare_1/LOAD_VALUE_IN[2]_AND_4_o falling

  Data Path: numarare_1/temp_2_LDC to MINUTE_UNIT_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_1/temp_2_LDC (numarare_1/temp_2_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_1/temp_21 (numarare_1/temp_2)
     OBUF:I->O                 0.000          MINUTE_UNIT_OUT_2_OBUF (MINUTE_UNIT_OUT<2>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_1/LOAD_VALUE_IN[1]_AND_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            numarare_1/temp_1_LDC (LATCH)
  Destination:       MINUTE_UNIT_OUT<1> (PAD)
  Source Clock:      numarare_1/LOAD_VALUE_IN[1]_AND_6_o falling

  Data Path: numarare_1/temp_1_LDC to MINUTE_UNIT_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_1/temp_1_LDC (numarare_1/temp_1_LDC)
     LUT3:I0->O            4   0.097   0.293  numarare_1/temp_11 (numarare_1/temp_1)
     OBUF:I->O                 0.000          MINUTE_UNIT_OUT_1_OBUF (MINUTE_UNIT_OUT<1>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_1/LOAD_VALUE_IN[0]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_1/temp_0_LDC (LATCH)
  Destination:       MINUTE_UNIT_OUT<0> (PAD)
  Source Clock:      numarare_1/LOAD_VALUE_IN[0]_AND_8_o falling

  Data Path: numarare_1/temp_0_LDC to MINUTE_UNIT_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_1/temp_0_LDC (numarare_1/temp_0_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_1/temp_01 (numarare_1/temp_0)
     OBUF:I->O                 0.000          MINUTE_UNIT_OUT_0_OBUF (MINUTE_UNIT_OUT<0>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_2/LOAD_VALUE_IN[3]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_2/temp_3_LDC (LATCH)
  Destination:       MINUTE_ZECI_OUT<3> (PAD)
  Source Clock:      numarare_2/LOAD_VALUE_IN[3]_AND_11_o falling

  Data Path: numarare_2/temp_3_LDC to MINUTE_ZECI_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_2/temp_3_LDC (numarare_2/temp_3_LDC)
     LUT3:I0->O            6   0.097   0.302  numarare_2/temp_31 (numarare_2/temp_3)
     OBUF:I->O                 0.000          MINUTE_ZECI_OUT_3_OBUF (MINUTE_ZECI_OUT<3>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_2/LOAD_VALUE_IN[2]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_2/temp_2_LDC (LATCH)
  Destination:       MINUTE_ZECI_OUT<2> (PAD)
  Source Clock:      numarare_2/LOAD_VALUE_IN[2]_AND_13_o falling

  Data Path: numarare_2/temp_2_LDC to MINUTE_ZECI_OUT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_2/temp_2_LDC (numarare_2/temp_2_LDC)
     LUT3:I0->O            6   0.097   0.302  numarare_2/temp_21 (numarare_2/temp_2)
     OBUF:I->O                 0.000          MINUTE_ZECI_OUT_2_OBUF (MINUTE_ZECI_OUT<2>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_2/LOAD_VALUE_IN[1]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_2/temp_1_LDC (LATCH)
  Destination:       MINUTE_ZECI_OUT<1> (PAD)
  Source Clock:      numarare_2/LOAD_VALUE_IN[1]_AND_15_o falling

  Data Path: numarare_2/temp_1_LDC to MINUTE_ZECI_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  numarare_2/temp_1_LDC (numarare_2/temp_1_LDC)
     LUT3:I0->O            6   0.097   0.302  numarare_2/temp_11 (numarare_2/temp_1)
     OBUF:I->O                 0.000          MINUTE_ZECI_OUT_1_OBUF (MINUTE_ZECI_OUT<1>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numarare_2/LOAD_VALUE_IN[0]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            numarare_2/temp_0_LDC (LATCH)
  Destination:       MINUTE_ZECI_OUT<0> (PAD)
  Source Clock:      numarare_2/LOAD_VALUE_IN[0]_AND_17_o falling

  Data Path: numarare_2/temp_0_LDC to MINUTE_ZECI_OUT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  numarare_2/temp_0_LDC (numarare_2/temp_0_LDC)
     LUT3:I0->O            5   0.097   0.298  numarare_2/temp_01 (numarare_2/temp_0)
     OBUF:I->O                 0.000          MINUTE_ZECI_OUT_0_OBUF (MINUTE_ZECI_OUT<0>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_IN
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_IN                            |    2.049|         |         |         |
numarare_1/LOAD_VALUE_IN[0]_AND_8_o |         |    1.980|         |         |
numarare_1/LOAD_VALUE_IN[1]_AND_6_o |         |    1.751|         |         |
numarare_1/LOAD_VALUE_IN[2]_AND_4_o |         |    2.059|         |         |
numarare_1/LOAD_VALUE_IN[3]_AND_2_o |         |    2.187|         |         |
numarare_2/LOAD_VALUE_IN[0]_AND_17_o|         |    1.765|         |         |
numarare_2/LOAD_VALUE_IN[1]_AND_15_o|         |    2.064|         |         |
numarare_2/LOAD_VALUE_IN[2]_AND_13_o|         |    2.196|         |         |
numarare_2/LOAD_VALUE_IN[3]_AND_11_o|         |    1.980|         |         |
numarare_3/LOAD_VALUE_IN[0]_AND_8_o |         |    1.989|         |         |
numarare_3/LOAD_VALUE_IN[1]_AND_6_o |         |    2.292|         |         |
numarare_3/LOAD_VALUE_IN[2]_AND_4_o |         |    2.068|         |         |
numarare_3/LOAD_VALUE_IN[3]_AND_2_o |         |    2.196|         |         |
numarare_4/LOAD_VALUE_IN[0]_AND_26_o|         |    1.954|         |         |
numarare_4/LOAD_VALUE_IN[1]_AND_24_o|         |    1.870|         |         |
numarare_4/LOAD_VALUE_IN[2]_AND_22_o|         |    2.111|         |         |
numarare_4/LOAD_VALUE_IN[3]_AND_20_o|         |    2.289|         |         |
numarare_5/LOAD_VALUE_IN[0]_AND_8_o |         |    1.980|         |         |
numarare_5/LOAD_VALUE_IN[1]_AND_6_o |         |    1.751|         |         |
numarare_5/LOAD_VALUE_IN[2]_AND_4_o |         |    2.059|         |         |
numarare_5/LOAD_VALUE_IN[3]_AND_2_o |         |    2.187|         |         |
numarare_6/LOAD_VALUE_IN[0]_AND_35_o|         |    1.980|         |         |
numarare_6/LOAD_VALUE_IN[1]_AND_33_o|         |    2.059|         |         |
numarare_6/LOAD_VALUE_IN[2]_AND_31_o|         |    2.187|         |         |
numarare_6/LOAD_VALUE_IN[3]_AND_29_o|         |    1.756|         |         |
numarare_7/LOAD_VALUE_IN[0]_AND_44_o|         |    1.980|         |         |
numarare_7/LOAD_VALUE_IN[1]_AND_42_o|         |    2.060|         |         |
numarare_7/LOAD_VALUE_IN[2]_AND_40_o|         |    2.192|         |         |
numarare_7/LOAD_VALUE_IN[3]_AND_38_o|         |    1.760|         |         |
numarare_8/LOAD_VALUE_IN[0]_AND_8_o |         |    1.980|         |         |
numarare_8/LOAD_VALUE_IN[1]_AND_6_o |         |    1.751|         |         |
numarare_8/LOAD_VALUE_IN[2]_AND_4_o |         |    2.059|         |         |
numarare_8/LOAD_VALUE_IN[3]_AND_2_o |         |    2.187|         |         |
numarare_9/LOAD_VALUE_IN[0]_AND_8_o |         |    1.715|         |         |
numarare_9/LOAD_VALUE_IN[1]_AND_6_o |         |    1.883|         |         |
numarare_9/LOAD_VALUE_IN[2]_AND_4_o |         |    1.883|         |         |
numarare_9/LOAD_VALUE_IN[3]_AND_2_o |         |    1.751|         |         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.15 secs
 
--> 

Total memory usage is 4616520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    2 (   0 filtered)

