Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/shifter_4.v" into library work
Parsing module <shifter_4>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v" into library work
Parsing module <reset_conditioner_5>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/logic_operator_3.v" into library work
Parsing module <logic_operator_3>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/comparer_2.v" into library work
Parsing module <comparer_2>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/adder_1.v" into library work
Parsing module <adder_1>.
Analyzing Verilog file "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <adder_1>.
WARNING:HDLCompiler:1127 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 38: Assignment to M_my_adder_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 39: Assignment to M_my_adder_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 40: Assignment to M_my_adder_n ignored, since the identifier is never used

Elaborating module <comparer_2>.

Elaborating module <logic_operator_3>.

Elaborating module <shifter_4>.

Elaborating module <reset_conditioner_5>.
WARNING:HDLCompiler:413 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 104: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 89: Assignment to rst ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 83. All outputs of instance <reset_cond> of block <reset_conditioner_5> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 33: Output port <z> of the instance <my_adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 33: Output port <v> of the instance <my_adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 33: Output port <n> of the instance <my_adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 83: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
    Found 8-bit 4-to-1 multiplexer for signal <led> created at line 110.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <adder_1>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/adder_1.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit subtractor for signal <sub> created at line 34.
    Found 9-bit adder for signal <n0038> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder_1> synthesized.

Synthesizing Unit <comparer_2>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/comparer_2.v".
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <_n0025> created at line 17.
    Summary:
	inferred   2 Multiplexer(s).
Unit <comparer_2> synthesized.

Synthesizing Unit <logic_operator_3>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/logic_operator_3.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <logic_operator_3> synthesized.

Synthesizing Unit <shifter_4>.
    Related source file is "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/shifter_4.v".
WARNING:Xst:647 - Input <alufn<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit shifter logical left for signal <a[7]_b[7]_shift_left_0_OUT> created at line 20
    Found 8-bit shifter logical right for signal <a[7]_b[7]_shift_right_1_OUT> created at line 23
    Found 8-bit shifter arithmetic right for signal <a[7]_b[7]_shift_right_2_OUT> created at line 26
    Found 8-bit 4-to-1 multiplexer for signal <ans> created at line 18.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 115
#      GND                         : 1
#      LUT2                        : 9
#      LUT3                        : 5
#      LUT4                        : 10
#      LUT5                        : 10
#      LUT6                        : 44
#      MUXCY                       : 15
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 17
# IO Buffers                       : 66
#      IBUF                        : 22
#      OBUF                        : 44

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                   78  out of   5720     1%  
    Number used as Logic:                78  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     78
   Number with an unused Flip Flop:      78  out of     78   100%  
   Number with an unused LUT:             0  out of     78     0%  
   Number of fully used LUT-FF pairs:     0  out of     78     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  66  out of    102    64%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 11.595ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 713 / 8
-------------------------------------------------------------------------
Delay:               11.595ns (Levels of Logic = 10)
  Source:            io_dip<0> (PAD)
  Destination:       led<0> (PAD)

  Data Path: io_dip<0> to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.420  io_dip_0_IBUF (io_dip_0_IBUF)
     begin scope: 'my_adder:b<0>'
     LUT2:I1->O            1   0.254   0.000  Msub_sub_lut<0> (Msub_sub_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Msub_sub_cy<0> (Msub_sub_cy<0>)
     XORCY:CI->O           1   0.206   0.958  Msub_sub_xor<1> (sub<1>)
     end scope: 'my_adder:sub<1>'
     LUT5:I1->O            1   0.254   1.137  Mmux_led38 (Mmux_led37)
     LUT6:I0->O            1   0.254   0.682  Mmux_led39 (Mmux_led38)
     LUT4:I3->O            1   0.254   0.790  Mmux_led310_SW0 (N12)
     LUT6:I4->O            1   0.250   0.681  Mmux_led310 (led_0_OBUF)
     OBUF:I->O                 2.912          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                     11.595ns (5.927ns logic, 5.668ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.60 secs
 
--> 

Total memory usage is 292912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    4 (   0 filtered)

