Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder_top_isim_beh.exe -prj /media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder_top_beh.prj work.five_four_bit_adder_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/full_adder.v" into library work
Analyzing Verilog file "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/six_bit_adder.v" into library work
WARNING:HDLCompiler:1818 - "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/six_bit_adder.v" Line 28: Invalid size of integer constant literal
Analyzing Verilog file "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/four_bit_adder.v" into library work
WARNING:HDLCompiler:1818 - "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/four_bit_adder.v" Line 28: Invalid size of integer constant literal
Analyzing Verilog file "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_bit_adder.v" into library work
WARNING:HDLCompiler:1818 - "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_bit_adder.v" Line 28: Invalid size of integer constant literal
Analyzing Verilog file "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder.v" into library work
Analyzing Verilog file "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder.v" Line 64: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/four_bit_adder.v" Line 28: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_bit_adder.v" Line 28: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/six_bit_adder.v" Line 28: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder.v" Line 64: Size mismatch in connection of port <b>. Formal port size is 6-bit while actual signal size is 68-bit.
Completed static elaboration
Fuse Memory Usage: 94624 KB
Fuse CPU Usage: 1000 ms
Compiling module full_adder
Compiling module four_bit_adder
Compiling module five_bit_adder
Compiling module six_bit_adder
Compiling module five_four_bit_adder
Compiling module five_four_bit_adder_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder_top_isim_beh.exe
Fuse Memory Usage: 1179200 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 600 ms
