In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMDWARFLinker.a_gcc_-O3:

DWARFLinkerCompileUnit.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>:
       0:	stp	x29, x30, [sp, #-16]!
       4:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
       8:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
       c:	mov	x29, sp
      10:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
      14:	add	x3, x3, #0x0
      18:	add	x1, x1, #0x0
      1c:	add	x0, x0, #0x0
      20:	mov	w2, #0x47d                 	// #1149
      24:	bl	0 <__assert_fail>

0000000000000028 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv.isra.0.part.0>:
      28:	stp	x29, x30, [sp, #-16]!
      2c:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
      30:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
      34:	mov	x29, sp
      38:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
      3c:	add	x3, x3, #0x0
      40:	add	x1, x1, #0x0
      44:	add	x0, x0, #0x0
      48:	mov	w2, #0x521                 	// #1313
      4c:	bl	0 <__assert_fail>

0000000000000050 <_ZN4llvm11CompileUnit11getLanguageEv>:
      50:	stp	x29, x30, [sp, #-128]!
      54:	mov	x29, sp
      58:	stp	x19, x20, [sp, #16]
      5c:	ldrh	w20, [x0, #730]
      60:	cbz	w20, 74 <_ZN4llvm11CompileUnit11getLanguageEv+0x24>
      64:	mov	w0, w20
      68:	ldp	x19, x20, [sp, #16]
      6c:	ldp	x29, x30, [sp], #128
      70:	ret
      74:	stp	x21, x22, [sp, #32]
      78:	mov	x19, x0
      7c:	mov	w1, #0x1                   	// #1
      80:	ldr	x21, [x0]
      84:	mov	x0, x21
      88:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
      8c:	ldr	x2, [x21, #544]
      90:	ldr	x0, [x21, #552]
      94:	cmp	x2, x0
      98:	b.eq	ec <_ZN4llvm11CompileUnit11getLanguageEv+0x9c>  // b.none
      9c:	add	x22, sp, #0x48
      a0:	add	x0, sp, #0x38
      a4:	mov	x8, x22
      a8:	mov	w1, #0x13                  	// #19
      ac:	stp	x21, x2, [sp, #56]
      b0:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
      b4:	ldrb	w0, [sp, #120]
      b8:	cbnz	w0, d4 <_ZN4llvm11CompileUnit11getLanguageEv+0x84>
      bc:	strh	w20, [x19, #730]
      c0:	mov	w0, w20
      c4:	ldp	x19, x20, [sp, #16]
      c8:	ldp	x21, x22, [sp, #32]
      cc:	ldp	x29, x30, [sp], #128
      d0:	ret
      d4:	mov	x0, x22
      d8:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
      dc:	tst	w1, #0xff
      e0:	b.eq	bc <_ZN4llvm11CompileUnit11getLanguageEv+0x6c>  // b.none
      e4:	and	w20, w0, #0xffff
      e8:	b	bc <_ZN4llvm11CompileUnit11getLanguageEv+0x6c>
      ec:	mov	x2, #0x0                   	// #0
      f0:	mov	x21, #0x0                   	// #0
      f4:	b	9c <_ZN4llvm11CompileUnit11getLanguageEv+0x4c>

00000000000000f8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv>:
      f8:	stp	x29, x30, [sp, #-256]!
      fc:	mov	w1, #0x1                   	// #1
     100:	mov	x29, sp
     104:	stp	x21, x22, [sp, #32]
     108:	stp	x23, x24, [sp, #48]
     10c:	ldp	x21, x24, [x0, #16]
     110:	strb	w1, [x0, #729]
     114:	cmp	x21, x24
     118:	b.eq	268 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x170>  // b.none
     11c:	add	x22, sp, #0x60
     120:	add	x23, sp, #0xc8
     124:	stp	x19, x20, [sp, #16]
     128:	mov	x19, x0
     12c:	add	x20, sp, #0xb0
     130:	stp	x25, x26, [sp, #64]
     134:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     138:	mov	w2, #0x0                   	// #0
     13c:	str	x27, [sp, #80]
     140:	add	x27, sp, #0xa0
     144:	movk	x25, #0xaaab
     148:	ldr	x0, [x19]
     14c:	add	w26, w2, #0x1
     150:	ldrb	w3, [x21, #28]
     154:	ldr	x5, [x0, #544]
     158:	ubfx	x4, x3, #2, #1
     15c:	ldr	x1, [x0, #552]
     160:	eor	w4, w4, #0x1
     164:	sub	x1, x1, x5
     168:	bfxil	w3, w4, #0, #1
     16c:	strb	w3, [x21, #28]
     170:	asr	x1, x1, #3
     174:	mul	x1, x1, x25
     178:	cmp	x1, w2, uxtw
     17c:	b.ls	318 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x220>  // b.plast
     180:	mov	w1, #0x18                  	// #24
     184:	umaddl	x2, w2, w1, x5
     188:	stp	x0, x2, [sp, #160]
     18c:	cbz	x2, 23c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x144>
     190:	ldr	x0, [x2, #16]
     194:	cbz	x0, 228 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x130>
     198:	ldrh	w0, [x0, #4]
     19c:	cmp	w0, #0x34
     1a0:	b.eq	1ac <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0xb4>  // b.none
     1a4:	cmp	w0, #0x27
     1a8:	b.ne	228 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x130>  // b.any
     1ac:	mov	x0, x27
     1b0:	mov	w1, #0x2                   	// #2
     1b4:	mov	x8, x22
     1b8:	strb	wzr, [sp, #200]
     1bc:	strb	wzr, [sp, #248]
     1c0:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     1c4:	ldp	x0, x1, [x22]
     1c8:	stp	x0, x1, [x23]
     1cc:	ldp	x0, x1, [x22, #16]
     1d0:	stp	x0, x1, [x23, #16]
     1d4:	ldp	x0, x1, [x22, #32]
     1d8:	stp	x0, x1, [x23, #32]
     1dc:	ldr	x0, [x22, #48]
     1e0:	str	x0, [x23, #48]
     1e4:	tst	w0, #0xff
     1e8:	b.eq	278 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x180>  // b.none
     1ec:	mov	x0, x23
     1f0:	mov	x8, x20
     1f4:	bl	0 <_ZNK4llvm14DWARFFormValue10getAsBlockEv>
     1f8:	ldrb	w0, [sp, #192]
     1fc:	cbz	w0, 228 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x130>
     200:	ldr	x1, [x19]
     204:	ldr	x0, [sp, #184]
     208:	ldrb	w1, [x1, #34]
     20c:	cmp	x1, x0
     210:	b.cs	228 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x130>  // b.hs, b.nlast
     214:	ldr	x0, [sp, #176]
     218:	ldrb	w0, [x0]
     21c:	cmp	w0, #0x3
     220:	b.eq	308 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x210>  // b.none
     224:	nop
     228:	add	x21, x21, #0x20
     22c:	cmp	x24, x21
     230:	b.eq	25c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x164>  // b.none
     234:	mov	w2, w26
     238:	b	148 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x50>
     23c:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     240:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     244:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     248:	add	x3, x3, #0x0
     24c:	add	x1, x1, #0x0
     250:	add	x0, x0, #0x0
     254:	mov	w2, #0x3c                  	// #60
     258:	bl	0 <__assert_fail>
     25c:	ldp	x19, x20, [sp, #16]
     260:	ldp	x25, x26, [sp, #64]
     264:	ldr	x27, [sp, #80]
     268:	ldp	x21, x22, [sp, #32]
     26c:	ldp	x23, x24, [sp, #48]
     270:	ldp	x29, x30, [sp], #256
     274:	ret
     278:	mov	x0, x27
     27c:	mov	w1, #0x1c                  	// #28
     280:	mov	x8, x22
     284:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     288:	ldp	x0, x1, [x22]
     28c:	stp	x0, x1, [x23]
     290:	ldp	x0, x1, [x22, #16]
     294:	stp	x0, x1, [x23, #16]
     298:	ldp	x0, x1, [x22, #32]
     29c:	stp	x0, x1, [x23, #32]
     2a0:	ldr	x0, [x22, #48]
     2a4:	str	x0, [x23, #48]
     2a8:	tst	w0, #0xff
     2ac:	b.eq	228 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x130>  // b.none
     2b0:	ldr	w0, [x21, #24]
     2b4:	cbz	w0, 308 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x210>
     2b8:	ldr	x1, [x19]
     2bc:	mov	w4, #0x18                  	// #24
     2c0:	ldr	x3, [x1, #544]
     2c4:	ldr	x1, [x1, #552]
     2c8:	sub	x1, x1, x3
     2cc:	asr	x1, x1, #3
     2d0:	mul	x1, x1, x25
     2d4:	cmp	x1, w0, uxtw
     2d8:	mov	w2, w0
     2dc:	b.ls	318 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x220>  // b.plast
     2e0:	umaddl	x0, w0, w4, x3
     2e4:	ldr	x0, [x0, #16]
     2e8:	cbz	x0, 2f8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x200>
     2ec:	ldrh	w0, [x0, #4]
     2f0:	cmp	w0, #0x2e
     2f4:	b.eq	228 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x130>  // b.none
     2f8:	ldr	x0, [x19, #16]
     2fc:	add	x2, x0, x2, lsl #5
     300:	ldr	w0, [x2, #24]
     304:	cbnz	w0, 2d4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1dc>
     308:	ldrb	w0, [x21, #28]
     30c:	orr	w0, w0, #0x2
     310:	strb	w0, [x21, #28]
     314:	b	228 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x130>
     318:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     31c:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     320:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     324:	add	x3, x3, #0x0
     328:	add	x1, x1, #0x0
     32c:	add	x0, x0, #0x0
     330:	mov	w2, #0x1e2                 	// #482
     334:	bl	0 <__assert_fail>

0000000000000338 <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv>:
     338:	mov	x1, x0
     33c:	ldrb	w2, [x0, #120]
     340:	ldr	x0, [x0, #136]
     344:	str	x0, [x1, #144]
     348:	cbz	w2, 35c <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv+0x24>
     34c:	ldr	w2, [x1, #68]
     350:	add	x0, x0, #0xb
     354:	add	x0, x0, x2
     358:	str	x0, [x1, #144]
     35c:	ret

0000000000000360 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE>:
     360:	stp	x29, x30, [sp, #-112]!
     364:	mov	x29, sp
     368:	stp	x21, x22, [sp, #32]
     36c:	add	x21, x0, #0xa8
     370:	stp	x19, x20, [sp, #16]
     374:	mov	x20, x0
     378:	ldp	x19, x0, [x21, #8]
     37c:	cmp	x19, x0
     380:	b.eq	3a4 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x44>  // b.none
     384:	stp	x4, x3, [x19]
     388:	add	x0, x19, #0x20
     38c:	stp	x2, x1, [x19, #16]
     390:	str	x0, [x21, #8]
     394:	ldp	x19, x20, [sp, #16]
     398:	ldp	x21, x22, [sp, #32]
     39c:	ldp	x29, x30, [sp], #112
     3a0:	ret
     3a4:	stp	x23, x24, [sp, #48]
     3a8:	mov	x5, #0x3ffffffffffffff     	// #288230376151711743
     3ac:	ldr	x24, [x20, #168]
     3b0:	stp	x25, x26, [sp, #64]
     3b4:	sub	x25, x19, x24
     3b8:	asr	x0, x25, #5
     3bc:	cmp	x5, x25, asr #5
     3c0:	b.eq	4a4 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x144>  // b.none
     3c4:	cbz	x0, 49c <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x13c>
     3c8:	cmp	x0, x0, lsl #1
     3cc:	mov	x26, #0x7fffffffffffffe0    	// #9223372036854775776
     3d0:	lsl	x0, x0, #1
     3d4:	b.ls	488 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x128>  // b.plast
     3d8:	mov	x0, x26
     3dc:	stp	x1, x2, [sp, #80]
     3e0:	stp	x3, x4, [sp, #96]
     3e4:	bl	0 <_Znwm>
     3e8:	mov	x22, x0
     3ec:	ldp	x1, x2, [sp, #80]
     3f0:	add	x26, x0, x26
     3f4:	ldp	x3, x4, [sp, #96]
     3f8:	add	x23, x0, #0x20
     3fc:	add	x0, x22, x25
     400:	str	x4, [x22, x25]
     404:	cmp	x19, x24
     408:	stp	x3, x2, [x0, #8]
     40c:	str	x1, [x0, #24]
     410:	b.eq	45c <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0xfc>  // b.none
     414:	mov	x2, x22
     418:	mov	x1, x24
     41c:	nop
     420:	ldr	x3, [x1]
     424:	str	x3, [x2]
     428:	ldr	x3, [x1, #8]
     42c:	str	x3, [x2, #8]
     430:	ldr	x3, [x1, #16]
     434:	str	x3, [x2, #16]
     438:	ldr	x3, [x1, #24]
     43c:	str	x3, [x2, #24]
     440:	add	x1, x1, #0x20
     444:	add	x2, x2, #0x20
     448:	cmp	x19, x1
     44c:	b.ne	420 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0xc0>  // b.any
     450:	sub	x23, x19, x24
     454:	add	x23, x23, #0x20
     458:	add	x23, x22, x23
     45c:	cbz	x24, 468 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x108>
     460:	mov	x0, x24
     464:	bl	0 <_ZdlPv>
     468:	str	x22, [x20, #168]
     46c:	stp	x23, x26, [x21, #8]
     470:	ldp	x19, x20, [sp, #16]
     474:	ldp	x21, x22, [sp, #32]
     478:	ldp	x23, x24, [sp, #48]
     47c:	ldp	x25, x26, [sp, #64]
     480:	ldp	x29, x30, [sp], #112
     484:	ret
     488:	cbnz	x0, 4b0 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x150>
     48c:	mov	x23, #0x20                  	// #32
     490:	mov	x26, #0x0                   	// #0
     494:	mov	x22, #0x0                   	// #0
     498:	b	3fc <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x9c>
     49c:	mov	x26, #0x20                  	// #32
     4a0:	b	3d8 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x78>
     4a4:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     4a8:	add	x0, x0, #0x0
     4ac:	bl	0 <_ZSt20__throw_length_errorPKc>
     4b0:	cmp	x0, x5
     4b4:	csel	x0, x0, x5, ls  // ls = plast
     4b8:	lsl	x26, x0, #5
     4bc:	b	3d8 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x78>

00000000000004c0 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv>:
     4c0:	ldp	x1, x4, [x0, #168]
     4c4:	cmp	x1, x4
     4c8:	b.eq	54c <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x8c>  // b.none
     4cc:	stp	x29, x30, [sp, #-16]!
     4d0:	mov	x29, sp
     4d4:	b	50c <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x4c>
     4d8:	ldp	x3, x2, [x1, #16]
     4dc:	ldr	x3, [x3, #136]
     4e0:	ldr	w2, [x2, #16]
     4e4:	add	x2, x2, x3
     4e8:	cbz	x0, 524 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x64>
     4ec:	ldr	w3, [x0, #8]
     4f0:	cmp	w3, #0x1
     4f4:	b.ne	550 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x90>  // b.any
     4f8:	str	w3, [x0, #8]
     4fc:	add	x1, x1, #0x20
     500:	str	x2, [x0, #16]
     504:	cmp	x4, x1
     508:	b.eq	544 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x84>  // b.none
     50c:	ldp	x0, x2, [x1]
     510:	cbz	x2, 4d8 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x18>
     514:	ldr	w2, [x2, #76]
     518:	cbz	w2, 4d8 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x18>
     51c:	mov	w2, w2
     520:	cbnz	x0, 4ec <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x2c>
     524:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     528:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     52c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     530:	add	x3, x3, #0x0
     534:	add	x1, x1, #0x0
     538:	add	x0, x0, #0x0
     53c:	mov	w2, #0x24                  	// #36
     540:	bl	0 <__assert_fail>
     544:	ldp	x29, x30, [sp], #16
     548:	ret
     54c:	ret
     550:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     554:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     558:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     55c:	add	x3, x3, #0x0
     560:	add	x1, x1, #0x0
     564:	add	x0, x0, #0x0
     568:	mov	w2, #0x26                  	// #38
     56c:	bl	0 <__assert_fail>

0000000000000570 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE>:
     570:	stp	x29, x30, [sp, #-96]!
     574:	mov	x29, sp
     578:	stp	x19, x20, [sp, #16]
     57c:	mov	x19, x0
     580:	ldrh	w0, [x1, #28]
     584:	cmp	w0, #0x11
     588:	b.ne	5bc <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x4c>  // b.any
     58c:	ldrb	w0, [x19, #576]
     590:	cbnz	w0, 5ac <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x3c>
     594:	mov	w0, #0x1                   	// #1
     598:	str	x2, [x19, #568]
     59c:	strb	w0, [x19, #576]
     5a0:	ldp	x19, x20, [sp, #16]
     5a4:	ldp	x29, x30, [sp], #96
     5a8:	ret
     5ac:	str	x2, [x19, #568]
     5b0:	ldp	x19, x20, [sp, #16]
     5b4:	ldp	x29, x30, [sp], #96
     5b8:	ret
     5bc:	stp	x21, x22, [sp, #32]
     5c0:	add	x21, x19, #0x220
     5c4:	ldp	x20, x0, [x21, #8]
     5c8:	cmp	x20, x0
     5cc:	b.eq	5e8 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x78>  // b.none
     5d0:	str	x2, [x20], #8
     5d4:	str	x20, [x21, #8]
     5d8:	ldp	x19, x20, [sp, #16]
     5dc:	ldp	x21, x22, [sp, #32]
     5e0:	ldp	x29, x30, [sp], #96
     5e4:	ret
     5e8:	stp	x23, x24, [sp, #48]
     5ec:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
     5f0:	ldr	x23, [x19, #544]
     5f4:	stp	x25, x26, [sp, #64]
     5f8:	sub	x26, x20, x23
     5fc:	asr	x0, x26, #3
     600:	cmp	x1, x26, asr #3
     604:	b.eq	700 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x190>  // b.none
     608:	cbz	x0, 6dc <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x16c>
     60c:	cmp	x0, x0, lsl #1
     610:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
     614:	lsl	x0, x0, #1
     618:	b.ls	6c8 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x158>  // b.plast
     61c:	mov	x0, x25
     620:	str	x2, [sp, #88]
     624:	bl	0 <_Znwm>
     628:	mov	x22, x0
     62c:	ldr	x2, [sp, #88]
     630:	add	x25, x0, x25
     634:	add	x24, x0, #0x8
     638:	str	x2, [x22, x26]
     63c:	cmp	x20, x23
     640:	b.eq	6a4 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x134>  // b.none
     644:	sub	x20, x20, #0x8
     648:	add	x0, x22, #0xf
     64c:	sub	x20, x20, x23
     650:	sub	x0, x0, x23
     654:	cmp	x20, #0x48
     658:	ccmp	x0, #0x1e, #0x0, hi  // hi = pmore
     65c:	lsr	x2, x20, #3
     660:	b.ls	6e4 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x174>  // b.plast
     664:	add	x2, x2, #0x1
     668:	mov	x1, #0x0                   	// #0
     66c:	lsr	x0, x2, #1
     670:	lsl	x0, x0, #4
     674:	nop
     678:	ldr	q0, [x23, x1]
     67c:	str	q0, [x22, x1]
     680:	add	x1, x1, #0x10
     684:	cmp	x1, x0
     688:	b.ne	678 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x108>  // b.any
     68c:	and	x0, x2, #0xfffffffffffffffe
     690:	tbz	w2, #0, 69c <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x12c>
     694:	ldr	x1, [x23, x0, lsl #3]
     698:	str	x1, [x22, x0, lsl #3]
     69c:	add	x20, x20, #0x10
     6a0:	add	x24, x22, x20
     6a4:	cbz	x23, 6b0 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x140>
     6a8:	mov	x0, x23
     6ac:	bl	0 <_ZdlPv>
     6b0:	str	x22, [x19, #544]
     6b4:	stp	x24, x25, [x21, #8]
     6b8:	ldp	x21, x22, [sp, #32]
     6bc:	ldp	x23, x24, [sp, #48]
     6c0:	ldp	x25, x26, [sp, #64]
     6c4:	b	5a0 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x30>
     6c8:	cbnz	x0, 70c <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x19c>
     6cc:	mov	x24, #0x8                   	// #8
     6d0:	mov	x25, #0x0                   	// #0
     6d4:	mov	x22, #0x0                   	// #0
     6d8:	b	638 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0xc8>
     6dc:	mov	x25, #0x8                   	// #8
     6e0:	b	61c <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0xac>
     6e4:	mov	x0, #0x0                   	// #0
     6e8:	ldr	x1, [x23, x0]
     6ec:	str	x1, [x22, x0]
     6f0:	cmp	x20, x0
     6f4:	add	x0, x0, #0x8
     6f8:	b.ne	6e8 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x178>  // b.any
     6fc:	b	69c <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x12c>
     700:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     704:	add	x0, x0, #0x0
     708:	bl	0 <_ZSt20__throw_length_errorPKc>
     70c:	cmp	x0, x1
     710:	csel	x0, x0, x1, ls  // ls = plast
     714:	lsl	x25, x0, #3
     718:	b	61c <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0xac>
     71c:	nop

0000000000000720 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE>:
     720:	stp	x29, x30, [sp, #-96]!
     724:	mov	x29, sp
     728:	stp	x21, x22, [sp, #32]
     72c:	add	x22, x0, #0x290
     730:	stp	x19, x20, [sp, #16]
     734:	mov	x20, x0
     738:	ldp	x19, x0, [x22, #8]
     73c:	cmp	x19, x0
     740:	b.eq	764 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x44>  // b.none
     744:	stp	x2, x1, [x19]
     748:	add	x0, x19, #0x18
     74c:	strb	wzr, [x19, #20]
     750:	str	x0, [x22, #8]
     754:	ldp	x19, x20, [sp, #16]
     758:	ldp	x21, x22, [sp, #32]
     75c:	ldp	x29, x30, [sp], #96
     760:	ret
     764:	stp	x23, x24, [sp, #48]
     768:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     76c:	movk	x4, #0xaaab
     770:	ldr	x24, [x20, #656]
     774:	stp	x25, x26, [sp, #64]
     778:	mov	x3, #0x5555555555555555    	// #6148914691236517205
     77c:	sub	x26, x19, x24
     780:	movk	x3, #0x555, lsl #48
     784:	asr	x0, x26, #3
     788:	mul	x0, x0, x4
     78c:	cmp	x0, x3
     790:	b.eq	880 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x160>  // b.none
     794:	cbz	x0, 878 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x158>
     798:	cmp	x0, x0, lsl #1
     79c:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
     7a0:	lsl	x0, x0, #1
     7a4:	b.ls	864 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x144>  // b.plast
     7a8:	mov	x0, x25
     7ac:	stp	x2, x1, [sp, #80]
     7b0:	bl	0 <_Znwm>
     7b4:	ldp	x2, x1, [sp, #80]
     7b8:	mov	x23, x0
     7bc:	add	x25, x0, x25
     7c0:	add	x21, x0, #0x18
     7c4:	add	x0, x23, x26
     7c8:	str	x2, [x23, x26]
     7cc:	cmp	x19, x24
     7d0:	str	x1, [x0, #8]
     7d4:	strb	wzr, [x0, #20]
     7d8:	b.eq	838 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x118>  // b.none
     7dc:	mov	x2, x23
     7e0:	mov	x1, x24
     7e4:	nop
     7e8:	ldp	x4, x5, [x1]
     7ec:	stp	x4, x5, [x2]
     7f0:	add	x1, x1, #0x18
     7f4:	ldur	x3, [x1, #-8]
     7f8:	str	x3, [x2, #16]
     7fc:	cmp	x19, x1
     800:	add	x2, x2, #0x18
     804:	b.ne	7e8 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0xc8>  // b.any
     808:	sub	x21, x19, #0x18
     80c:	mov	x0, #0xaaab                	// #43691
     810:	sub	x21, x21, x24
     814:	movk	x0, #0xaaaa, lsl #16
     818:	movk	x0, #0xaaaa, lsl #32
     81c:	lsr	x21, x21, #3
     820:	movk	x0, #0xaaa, lsl #48
     824:	mul	x21, x21, x0
     828:	and	x21, x21, #0x1fffffffffffffff
     82c:	add	x21, x21, #0x2
     830:	add	x21, x21, x21, lsl #1
     834:	add	x21, x23, x21, lsl #3
     838:	cbz	x24, 844 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x124>
     83c:	mov	x0, x24
     840:	bl	0 <_ZdlPv>
     844:	str	x23, [x20, #656]
     848:	ldp	x23, x24, [sp, #48]
     84c:	stp	x21, x25, [x22, #8]
     850:	ldp	x19, x20, [sp, #16]
     854:	ldp	x21, x22, [sp, #32]
     858:	ldp	x25, x26, [sp, #64]
     85c:	ldp	x29, x30, [sp], #96
     860:	ret
     864:	cbnz	x0, 88c <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x16c>
     868:	mov	x21, #0x18                  	// #24
     86c:	mov	x25, #0x0                   	// #0
     870:	mov	x23, #0x0                   	// #0
     874:	b	7c4 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0xa4>
     878:	mov	x25, #0x18                  	// #24
     87c:	b	7a8 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x88>
     880:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     884:	add	x0, x0, #0x0
     888:	bl	0 <_ZSt20__throw_length_errorPKc>
     88c:	cmp	x0, x3
     890:	mov	x21, #0x18                  	// #24
     894:	csel	x0, x0, x3, ls  // ls = plast
     898:	mul	x25, x0, x21
     89c:	b	7a8 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x88>

00000000000008a0 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
     8a0:	stp	x29, x30, [sp, #-112]!
     8a4:	mov	x29, sp
     8a8:	stp	x21, x22, [sp, #32]
     8ac:	add	x22, x0, #0x2a8
     8b0:	stp	x19, x20, [sp, #16]
     8b4:	mov	x20, x0
     8b8:	ldp	x19, x0, [x22, #8]
     8bc:	stp	x23, x24, [sp, #48]
     8c0:	and	w23, w3, #0xff
     8c4:	cmp	x19, x0
     8c8:	b.eq	8f0 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x50>  // b.none
     8cc:	stp	x2, x1, [x19]
     8d0:	add	x0, x19, #0x18
     8d4:	strb	w23, [x19, #20]
     8d8:	str	x0, [x22, #8]
     8dc:	ldp	x19, x20, [sp, #16]
     8e0:	ldp	x21, x22, [sp, #32]
     8e4:	ldp	x23, x24, [sp, #48]
     8e8:	ldp	x29, x30, [sp], #112
     8ec:	ret
     8f0:	stp	x25, x26, [sp, #64]
     8f4:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     8f8:	movk	x4, #0xaaab
     8fc:	ldr	x25, [x20, #680]
     900:	str	x27, [sp, #80]
     904:	mov	x3, #0x5555555555555555    	// #6148914691236517205
     908:	sub	x27, x19, x25
     90c:	movk	x3, #0x555, lsl #48
     910:	asr	x0, x27, #3
     914:	mul	x0, x0, x4
     918:	cmp	x0, x3
     91c:	b.eq	a0c <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x16c>  // b.none
     920:	cbz	x0, a04 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x164>
     924:	cmp	x0, x0, lsl #1
     928:	mov	x26, #0x7ffffffffffffff8    	// #9223372036854775800
     92c:	lsl	x0, x0, #1
     930:	b.ls	9f0 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x150>  // b.plast
     934:	mov	x0, x26
     938:	stp	x1, x2, [sp, #96]
     93c:	bl	0 <_Znwm>
     940:	ldp	x1, x2, [sp, #96]
     944:	mov	x24, x0
     948:	add	x26, x0, x26
     94c:	add	x21, x0, #0x18
     950:	add	x0, x24, x27
     954:	str	x2, [x24, x27]
     958:	cmp	x19, x25
     95c:	str	x1, [x0, #8]
     960:	strb	w23, [x0, #20]
     964:	b.eq	9c0 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x120>  // b.none
     968:	mov	x2, x24
     96c:	mov	x1, x25
     970:	ldp	x4, x5, [x1]
     974:	stp	x4, x5, [x2]
     978:	add	x1, x1, #0x18
     97c:	ldur	x3, [x1, #-8]
     980:	str	x3, [x2, #16]
     984:	cmp	x19, x1
     988:	add	x2, x2, #0x18
     98c:	b.ne	970 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0xd0>  // b.any
     990:	sub	x21, x19, #0x18
     994:	mov	x0, #0xaaab                	// #43691
     998:	sub	x21, x21, x25
     99c:	movk	x0, #0xaaaa, lsl #16
     9a0:	movk	x0, #0xaaaa, lsl #32
     9a4:	lsr	x21, x21, #3
     9a8:	movk	x0, #0xaaa, lsl #48
     9ac:	mul	x21, x21, x0
     9b0:	and	x21, x21, #0x1fffffffffffffff
     9b4:	add	x21, x21, #0x2
     9b8:	add	x21, x21, x21, lsl #1
     9bc:	add	x21, x24, x21, lsl #3
     9c0:	cbz	x25, 9cc <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x12c>
     9c4:	mov	x0, x25
     9c8:	bl	0 <_ZdlPv>
     9cc:	ldr	x27, [sp, #80]
     9d0:	str	x24, [x20, #680]
     9d4:	stp	x21, x26, [x22, #8]
     9d8:	ldp	x19, x20, [sp, #16]
     9dc:	ldp	x21, x22, [sp, #32]
     9e0:	ldp	x23, x24, [sp, #48]
     9e4:	ldp	x25, x26, [sp, #64]
     9e8:	ldp	x29, x30, [sp], #112
     9ec:	ret
     9f0:	cbnz	x0, a18 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x178>
     9f4:	mov	x21, #0x18                  	// #24
     9f8:	mov	x26, #0x0                   	// #0
     9fc:	mov	x24, #0x0                   	// #0
     a00:	b	950 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0xb0>
     a04:	mov	x26, #0x18                  	// #24
     a08:	b	934 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x94>
     a0c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     a10:	add	x0, x0, #0x0
     a14:	bl	0 <_ZSt20__throw_length_errorPKc>
     a18:	cmp	x0, x3
     a1c:	mov	x21, #0x18                  	// #24
     a20:	csel	x0, x0, x3, ls  // ls = plast
     a24:	mul	x26, x0, x21
     a28:	b	934 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x94>
     a2c:	nop

0000000000000a30 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
     a30:	stp	x29, x30, [sp, #-112]!
     a34:	mov	x29, sp
     a38:	stp	x21, x22, [sp, #32]
     a3c:	add	x22, x0, #0x260
     a40:	stp	x19, x20, [sp, #16]
     a44:	mov	x20, x0
     a48:	ldp	x19, x0, [x22, #8]
     a4c:	stp	x23, x24, [sp, #48]
     a50:	and	w23, w3, #0xff
     a54:	cmp	x19, x0
     a58:	b.eq	a80 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x50>  // b.none
     a5c:	stp	x2, x1, [x19]
     a60:	add	x0, x19, #0x18
     a64:	strb	w23, [x19, #20]
     a68:	str	x0, [x22, #8]
     a6c:	ldp	x19, x20, [sp, #16]
     a70:	ldp	x21, x22, [sp, #32]
     a74:	ldp	x23, x24, [sp, #48]
     a78:	ldp	x29, x30, [sp], #112
     a7c:	ret
     a80:	stp	x25, x26, [sp, #64]
     a84:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     a88:	movk	x4, #0xaaab
     a8c:	ldr	x25, [x20, #608]
     a90:	str	x27, [sp, #80]
     a94:	mov	x3, #0x5555555555555555    	// #6148914691236517205
     a98:	sub	x27, x19, x25
     a9c:	movk	x3, #0x555, lsl #48
     aa0:	asr	x0, x27, #3
     aa4:	mul	x0, x0, x4
     aa8:	cmp	x0, x3
     aac:	b.eq	b9c <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x16c>  // b.none
     ab0:	cbz	x0, b94 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x164>
     ab4:	cmp	x0, x0, lsl #1
     ab8:	mov	x26, #0x7ffffffffffffff8    	// #9223372036854775800
     abc:	lsl	x0, x0, #1
     ac0:	b.ls	b80 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x150>  // b.plast
     ac4:	mov	x0, x26
     ac8:	stp	x1, x2, [sp, #96]
     acc:	bl	0 <_Znwm>
     ad0:	ldp	x1, x2, [sp, #96]
     ad4:	mov	x24, x0
     ad8:	add	x26, x0, x26
     adc:	add	x21, x0, #0x18
     ae0:	add	x0, x24, x27
     ae4:	str	x2, [x24, x27]
     ae8:	cmp	x19, x25
     aec:	str	x1, [x0, #8]
     af0:	strb	w23, [x0, #20]
     af4:	b.eq	b50 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x120>  // b.none
     af8:	mov	x2, x24
     afc:	mov	x1, x25
     b00:	ldp	x4, x5, [x1]
     b04:	stp	x4, x5, [x2]
     b08:	add	x1, x1, #0x18
     b0c:	ldur	x3, [x1, #-8]
     b10:	str	x3, [x2, #16]
     b14:	cmp	x19, x1
     b18:	add	x2, x2, #0x18
     b1c:	b.ne	b00 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0xd0>  // b.any
     b20:	sub	x21, x19, #0x18
     b24:	mov	x0, #0xaaab                	// #43691
     b28:	sub	x21, x21, x25
     b2c:	movk	x0, #0xaaaa, lsl #16
     b30:	movk	x0, #0xaaaa, lsl #32
     b34:	lsr	x21, x21, #3
     b38:	movk	x0, #0xaaa, lsl #48
     b3c:	mul	x21, x21, x0
     b40:	and	x21, x21, #0x1fffffffffffffff
     b44:	add	x21, x21, #0x2
     b48:	add	x21, x21, x21, lsl #1
     b4c:	add	x21, x24, x21, lsl #3
     b50:	cbz	x25, b5c <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x12c>
     b54:	mov	x0, x25
     b58:	bl	0 <_ZdlPv>
     b5c:	ldr	x27, [sp, #80]
     b60:	str	x24, [x20, #608]
     b64:	stp	x21, x26, [x22, #8]
     b68:	ldp	x19, x20, [sp, #16]
     b6c:	ldp	x21, x22, [sp, #32]
     b70:	ldp	x23, x24, [sp, #48]
     b74:	ldp	x25, x26, [sp, #64]
     b78:	ldp	x29, x30, [sp], #112
     b7c:	ret
     b80:	cbnz	x0, ba8 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x178>
     b84:	mov	x21, #0x18                  	// #24
     b88:	mov	x26, #0x0                   	// #0
     b8c:	mov	x24, #0x0                   	// #0
     b90:	b	ae0 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0xb0>
     b94:	mov	x26, #0x18                  	// #24
     b98:	b	ac4 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x94>
     b9c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     ba0:	add	x0, x0, #0x0
     ba4:	bl	0 <_ZSt20__throw_length_errorPKc>
     ba8:	cmp	x0, x3
     bac:	mov	x21, #0x18                  	// #24
     bb0:	csel	x0, x0, x3, ls  // ls = plast
     bb4:	mul	x26, x0, x21
     bb8:	b	ac4 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x94>
     bbc:	nop

0000000000000bc0 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj>:
     bc0:	stp	x29, x30, [sp, #-128]!
     bc4:	mov	x29, sp
     bc8:	stp	x21, x22, [sp, #32]
     bcc:	add	x21, x0, #0x278
     bd0:	stp	x19, x20, [sp, #16]
     bd4:	mov	x20, x0
     bd8:	ldp	x19, x0, [x21, #8]
     bdc:	stp	x23, x24, [sp, #48]
     be0:	and	w23, w3, #0xff
     be4:	cmp	x19, x0
     be8:	b.eq	c18 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x58>  // b.none
     bec:	stp	x2, x1, [x19]
     bf0:	add	x0, x19, #0x18
     bf4:	str	w4, [x19, #16]
     bf8:	strb	wzr, [x19, #20]
     bfc:	strb	w23, [x19, #21]
     c00:	str	x0, [x21, #8]
     c04:	ldp	x19, x20, [sp, #16]
     c08:	ldp	x21, x22, [sp, #32]
     c0c:	ldp	x23, x24, [sp, #48]
     c10:	ldp	x29, x30, [sp], #128
     c14:	ret
     c18:	stp	x25, x26, [sp, #64]
     c1c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     c20:	movk	x5, #0xaaab
     c24:	ldr	x25, [x20, #632]
     c28:	str	x27, [sp, #80]
     c2c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
     c30:	sub	x27, x19, x25
     c34:	movk	x3, #0x555, lsl #48
     c38:	asr	x0, x27, #3
     c3c:	mul	x0, x0, x5
     c40:	cmp	x0, x3
     c44:	b.eq	d44 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x184>  // b.none
     c48:	cbz	x0, d3c <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x17c>
     c4c:	cmp	x0, x0, lsl #1
     c50:	mov	x26, #0x7ffffffffffffff8    	// #9223372036854775800
     c54:	lsl	x0, x0, #1
     c58:	b.ls	d28 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x168>  // b.plast
     c5c:	mov	x0, x26
     c60:	stp	x1, x2, [sp, #104]
     c64:	str	w4, [sp, #124]
     c68:	bl	0 <_Znwm>
     c6c:	ldp	x1, x2, [sp, #104]
     c70:	mov	x24, x0
     c74:	ldr	w4, [sp, #124]
     c78:	add	x26, x0, x26
     c7c:	add	x22, x0, #0x18
     c80:	add	x3, x24, x27
     c84:	str	x2, [x24, x27]
     c88:	cmp	x19, x25
     c8c:	str	x1, [x3, #8]
     c90:	str	w4, [x3, #16]
     c94:	strb	wzr, [x3, #20]
     c98:	strb	w23, [x3, #21]
     c9c:	b.eq	cf8 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x138>  // b.none
     ca0:	mov	x2, x24
     ca4:	mov	x1, x25
     ca8:	ldp	x4, x5, [x1]
     cac:	stp	x4, x5, [x2]
     cb0:	add	x1, x1, #0x18
     cb4:	ldur	x3, [x1, #-8]
     cb8:	str	x3, [x2, #16]
     cbc:	cmp	x19, x1
     cc0:	add	x2, x2, #0x18
     cc4:	b.ne	ca8 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0xe8>  // b.any
     cc8:	sub	x22, x19, #0x18
     ccc:	mov	x0, #0xaaab                	// #43691
     cd0:	sub	x22, x22, x25
     cd4:	movk	x0, #0xaaaa, lsl #16
     cd8:	movk	x0, #0xaaaa, lsl #32
     cdc:	lsr	x22, x22, #3
     ce0:	movk	x0, #0xaaa, lsl #48
     ce4:	mul	x22, x22, x0
     ce8:	and	x22, x22, #0x1fffffffffffffff
     cec:	add	x22, x22, #0x2
     cf0:	add	x22, x22, x22, lsl #1
     cf4:	add	x22, x24, x22, lsl #3
     cf8:	cbz	x25, d04 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x144>
     cfc:	mov	x0, x25
     d00:	bl	0 <_ZdlPv>
     d04:	ldr	x27, [sp, #80]
     d08:	str	x24, [x20, #632]
     d0c:	stp	x22, x26, [x21, #8]
     d10:	ldp	x19, x20, [sp, #16]
     d14:	ldp	x21, x22, [sp, #32]
     d18:	ldp	x23, x24, [sp, #48]
     d1c:	ldp	x25, x26, [sp, #64]
     d20:	ldp	x29, x30, [sp], #128
     d24:	ret
     d28:	cbnz	x0, d50 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x190>
     d2c:	mov	x22, #0x18                  	// #24
     d30:	mov	x26, #0x0                   	// #0
     d34:	mov	x24, #0x0                   	// #0
     d38:	b	c80 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0xc0>
     d3c:	mov	x26, #0x18                  	// #24
     d40:	b	c5c <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x9c>
     d44:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     d48:	add	x0, x0, #0x0
     d4c:	bl	0 <_ZSt20__throw_length_errorPKc>
     d50:	cmp	x0, x3
     d54:	mov	x22, #0x18                  	// #24
     d58:	csel	x0, x0, x3, ls  // ls = plast
     d5c:	mul	x26, x0, x22
     d60:	b	c5c <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x9c>
     d64:	nop

0000000000000d68 <_ZN4llvm11CompileUnit21noteLocationAttributeENS_13PatchLocationEl>:
     d68:	add	x0, x0, #0x248
     d6c:	stp	x29, x30, [sp, #-32]!
     d70:	mov	x29, sp
     d74:	ldp	x3, x4, [x0, #8]
     d78:	stp	x2, x1, [sp, #16]
     d7c:	cmp	x3, x4
     d80:	b.eq	d98 <_ZN4llvm11CompileUnit21noteLocationAttributeENS_13PatchLocationEl+0x30>  // b.none
     d84:	stp	x1, x2, [x3]
     d88:	add	x1, x3, #0x10
     d8c:	str	x1, [x0, #8]
     d90:	ldp	x29, x30, [sp], #32
     d94:	ret
     d98:	mov	x1, x3
     d9c:	add	x2, sp, #0x18
     da0:	add	x3, sp, #0x10
     da4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     da8:	ldp	x29, x30, [sp], #32
     dac:	ret

0000000000000db0 <_ZN4llvm11CompileUnit13addLabelLowPcEml>:
     db0:	stp	x29, x30, [sp, #-64]!
     db4:	mov	x29, sp
     db8:	str	x21, [sp, #32]
     dbc:	add	x21, x0, #0x200
     dc0:	stp	x19, x20, [sp, #16]
     dc4:	mov	x19, x1
     dc8:	mov	x20, x0
     dcc:	ldrb	w1, [x21, #8]
     dd0:	and	w6, w1, #0x1
     dd4:	tbz	w1, #0, e20 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x70>
     dd8:	add	x5, x0, #0x210
     ddc:	mov	w1, #0x1                   	// #1
     de0:	cmn	x19, #0x3
     de4:	b.hi	106c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x2bc>  // b.pmore
     de8:	mov	w3, #0x25                  	// #37
     dec:	sub	w1, w1, #0x1
     df0:	mul	w3, w19, w3
     df4:	and	w4, w3, w1
     df8:	and	w3, w3, w1
     dfc:	lsl	x4, x4, #4
     e00:	add	x7, x5, x4
     e04:	ldr	x0, [x5, x4]
     e08:	cmp	x19, x0
     e0c:	b.ne	eb0 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x100>  // b.any
     e10:	ldp	x19, x20, [sp, #16]
     e14:	ldr	x21, [sp, #32]
     e18:	ldp	x29, x30, [sp], #64
     e1c:	ret
     e20:	ldr	w1, [x21, #24]
     e24:	ldr	x5, [x21, #16]
     e28:	cbnz	w1, de0 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x30>
     e2c:	ldr	x0, [x0, #512]
     e30:	mov	x4, #0x0                   	// #0
     e34:	add	x0, x0, #0x1
     e38:	str	x0, [x20, #512]
     e3c:	ldr	w0, [x21, #8]
     e40:	lsr	w0, w0, #1
     e44:	add	w0, w0, #0x1
     e48:	add	w3, w1, w1, lsl #1
     e4c:	cmp	w3, w0, lsl #2
     e50:	b.ls	ef0 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x140>  // b.plast
     e54:	ldr	w3, [x20, #524]
     e58:	sub	w3, w1, w3
     e5c:	sub	w0, w3, w0
     e60:	cmp	w0, w1, lsr #3
     e64:	b.ls	f60 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x1b0>  // b.plast
     e68:	cbz	x4, 1000 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x250>
     e6c:	ldr	w0, [x21, #8]
     e70:	lsr	w1, w0, #1
     e74:	adds	w1, w1, #0x1
     e78:	b.mi	10c0 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x310>  // b.first
     e7c:	bfi	w0, w1, #1, #31
     e80:	str	w0, [x21, #8]
     e84:	ldr	x0, [x4]
     e88:	cmn	x0, #0x1
     e8c:	b.eq	e9c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0xec>  // b.none
     e90:	ldr	w0, [x20, #524]
     e94:	sub	w0, w0, #0x1
     e98:	str	w0, [x20, #524]
     e9c:	stp	x19, x2, [x4]
     ea0:	ldp	x19, x20, [sp, #16]
     ea4:	ldr	x21, [sp, #32]
     ea8:	ldp	x29, x30, [sp], #64
     eac:	ret
     eb0:	mov	w8, #0x1                   	// #1
     eb4:	mov	x4, #0x0                   	// #0
     eb8:	cmn	x0, #0x1
     ebc:	b.ne	1030 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x280>  // b.any
     ec0:	ldr	x0, [x20, #512]
     ec4:	cmp	x4, #0x0
     ec8:	csel	x4, x4, x7, ne  // ne = any
     ecc:	add	x0, x0, #0x1
     ed0:	str	x0, [x20, #512]
     ed4:	ldr	w0, [x21, #8]
     ed8:	lsr	w0, w0, #1
     edc:	add	w0, w0, #0x1
     ee0:	cbz	w6, 10e0 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x330>
     ee4:	mov	w3, #0x3                   	// #3
     ee8:	mov	w1, #0x1                   	// #1
     eec:	b	e4c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x9c>
     ef0:	mov	x0, x21
     ef4:	lsl	w1, w1, #1
     ef8:	str	x2, [sp, #56]
     efc:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     f00:	ldrb	w0, [x21, #8]
     f04:	ldr	x2, [sp, #56]
     f08:	tbz	w0, #0, ff4 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x244>
     f0c:	add	x5, x20, #0x210
     f10:	mov	w1, #0x1                   	// #1
     f14:	cmn	x19, #0x3
     f18:	b.hi	106c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x2bc>  // b.pmore
     f1c:	mov	w0, #0x25                  	// #37
     f20:	sub	w1, w1, #0x1
     f24:	mul	w0, w19, w0
     f28:	and	w3, w0, w1
     f2c:	and	w0, w0, w1
     f30:	lsl	x3, x3, #4
     f34:	add	x4, x5, x3
     f38:	ldr	x3, [x5, x3]
     f3c:	cmp	x19, x3
     f40:	b.eq	e6c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0xbc>  // b.none
     f44:	mov	w7, #0x1                   	// #1
     f48:	mov	x6, #0x0                   	// #0
     f4c:	cmn	x3, #0x1
     f50:	b.ne	108c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x2dc>  // b.any
     f54:	cmp	x6, #0x0
     f58:	csel	x4, x4, x6, eq  // eq = none
     f5c:	b	e6c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0xbc>
     f60:	mov	x0, x21
     f64:	str	x2, [sp, #56]
     f68:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
     f6c:	ldrb	w0, [x21, #8]
     f70:	ldr	x2, [sp, #56]
     f74:	tbz	w0, #0, 1020 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x270>
     f78:	add	x5, x20, #0x210
     f7c:	mov	w1, #0x1                   	// #1
     f80:	cmn	x19, #0x3
     f84:	b.hi	106c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x2bc>  // b.pmore
     f88:	mov	w0, #0x25                  	// #37
     f8c:	sub	w1, w1, #0x1
     f90:	mul	w0, w19, w0
     f94:	and	w3, w0, w1
     f98:	and	w0, w0, w1
     f9c:	lsl	x3, x3, #4
     fa0:	add	x4, x5, x3
     fa4:	ldr	x3, [x5, x3]
     fa8:	cmp	x19, x3
     fac:	b.eq	e6c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0xbc>  // b.none
     fb0:	mov	w7, #0x1                   	// #1
     fb4:	mov	x6, #0x0                   	// #0
     fb8:	cmn	x3, #0x1
     fbc:	b.eq	f54 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x1a4>  // b.none
     fc0:	add	w0, w7, w0
     fc4:	cmp	x6, #0x0
     fc8:	and	w8, w1, w0
     fcc:	ccmn	x3, #0x2, #0x0, eq  // eq = none
     fd0:	csel	x6, x6, x4, ne  // ne = any
     fd4:	add	w7, w7, #0x1
     fd8:	lsl	x3, x8, #4
     fdc:	and	w0, w1, w0
     fe0:	add	x4, x5, x8, lsl #4
     fe4:	ldr	x3, [x5, x3]
     fe8:	cmp	x19, x3
     fec:	b.eq	e6c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0xbc>  // b.none
     ff0:	b	fb8 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x208>
     ff4:	ldr	w1, [x21, #24]
     ff8:	ldr	x5, [x21, #16]
     ffc:	cbnz	w1, f14 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x164>
    1000:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    1004:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    1008:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    100c:	add	x3, x3, #0x0
    1010:	add	x1, x1, #0x0
    1014:	add	x0, x0, #0x0
    1018:	mov	w2, #0x22f                 	// #559
    101c:	bl	0 <__assert_fail>
    1020:	ldr	w1, [x21, #24]
    1024:	ldr	x5, [x21, #16]
    1028:	cbnz	w1, f80 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x1d0>
    102c:	b	1000 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x250>
    1030:	add	w3, w8, w3
    1034:	cmp	x4, #0x0
    1038:	and	w9, w1, w3
    103c:	ccmn	x0, #0x2, #0x0, eq  // eq = none
    1040:	csel	x7, x7, x4, eq  // eq = none
    1044:	add	w8, w8, #0x1
    1048:	lsl	x0, x9, #4
    104c:	and	w3, w1, w3
    1050:	add	x9, x5, x0
    1054:	ldr	x0, [x5, x0]
    1058:	cmp	x19, x0
    105c:	b.eq	e10 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x60>  // b.none
    1060:	mov	x4, x7
    1064:	mov	x7, x9
    1068:	b	eb8 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x108>
    106c:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    1070:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    1074:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    1078:	add	x3, x3, #0x0
    107c:	add	x1, x1, #0x0
    1080:	add	x0, x0, #0x0
    1084:	mov	w2, #0x250                 	// #592
    1088:	bl	0 <__assert_fail>
    108c:	add	w0, w0, w7
    1090:	cmp	x6, #0x0
    1094:	and	w8, w1, w0
    1098:	ccmn	x3, #0x2, #0x0, eq  // eq = none
    109c:	csel	x6, x6, x4, ne  // ne = any
    10a0:	add	w7, w7, #0x1
    10a4:	lsl	x3, x8, #4
    10a8:	and	w0, w1, w0
    10ac:	add	x4, x5, x8, lsl #4
    10b0:	ldr	x3, [x5, x3]
    10b4:	cmp	x19, x3
    10b8:	b.eq	e6c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0xbc>  // b.none
    10bc:	b	f4c <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x19c>
    10c0:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    10c4:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    10c8:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    10cc:	add	x3, x3, #0x0
    10d0:	add	x1, x1, #0x0
    10d4:	add	x0, x0, #0x0
    10d8:	mov	w2, #0x441                 	// #1089
    10dc:	bl	0 <__assert_fail>
    10e0:	ldr	w1, [x21, #24]
    10e4:	b	e48 <_ZN4llvm11CompileUnit13addLabelLowPcEml+0x98>

00000000000010e8 <_ZN4llvm11CompileUnit16addFunctionRangeEmml>:
    10e8:	stp	x29, x30, [sp, #-160]!
    10ec:	cmp	x2, x1
    10f0:	mov	x29, sp
    10f4:	stp	x19, x20, [sp, #16]
    10f8:	mov	x19, x1
    10fc:	mov	x20, x3
    1100:	stp	x21, x22, [sp, #32]
    1104:	mov	x22, x0
    1108:	stp	x23, x24, [sp, #48]
    110c:	mov	x23, x2
    1110:	b.ne	1148 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x60>  // b.any
    1114:	ldp	x1, x5, [x22, #152]
    1118:	add	x19, x20, x19
    111c:	add	x20, x20, x23
    1120:	ldp	x23, x24, [sp, #48]
    1124:	cmp	x19, x1
    1128:	csel	x19, x19, x1, ls  // ls = plast
    112c:	cmp	x20, x5
    1130:	csel	x20, x20, x5, cs  // cs = hs, nlast
    1134:	stp	x19, x20, [x22, #152]
    1138:	ldp	x19, x20, [sp, #16]
    113c:	ldp	x21, x22, [sp, #32]
    1140:	ldp	x29, x30, [sp], #160
    1144:	ret
    1148:	ldr	w6, [x0, #496]
    114c:	add	x21, x0, #0x130
    1150:	cbnz	w6, 12dc <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x1f4>
    1154:	ldr	w2, [x21, #196]
    1158:	cmp	w2, #0x8
    115c:	b.eq	121c <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x134>  // b.none
    1160:	b.hi	135c <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x274>  // b.pmore
    1164:	cbz	w2, 1214 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x12c>
    1168:	ldr	x0, [x21, #8]
    116c:	cmp	x1, x0
    1170:	b.cc	11f0 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x108>  // b.lo, b.ul, b.last
    1174:	cmp	w2, #0x1
    1178:	b.eq	1214 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x12c>  // b.none
    117c:	ldr	x0, [x21, #24]
    1180:	cmp	x1, x0
    1184:	b.cc	1304 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x21c>  // b.lo, b.ul, b.last
    1188:	cmp	w2, #0x2
    118c:	b.eq	1214 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x12c>  // b.none
    1190:	ldr	x0, [x21, #40]
    1194:	cmp	x1, x0
    1198:	b.cc	130c <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x224>  // b.lo, b.ul, b.last
    119c:	cmp	w2, #0x3
    11a0:	b.eq	1214 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x12c>  // b.none
    11a4:	ldr	x0, [x21, #56]
    11a8:	cmp	x1, x0
    11ac:	b.cc	1314 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x22c>  // b.lo, b.ul, b.last
    11b0:	cmp	w2, #0x4
    11b4:	b.eq	12fc <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x214>  // b.none
    11b8:	ldr	x0, [x21, #72]
    11bc:	cmp	x1, x0
    11c0:	b.cc	12fc <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x214>  // b.lo, b.ul, b.last
    11c4:	cmp	w2, #0x5
    11c8:	b.eq	1214 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x12c>  // b.none
    11cc:	ldr	x0, [x21, #88]
    11d0:	cmp	x1, x0
    11d4:	b.cc	131c <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x234>  // b.lo, b.ul, b.last
    11d8:	cmp	w2, #0x6
    11dc:	b.eq	1214 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x12c>  // b.none
    11e0:	ldr	x0, [x21, #104]
    11e4:	cmp	x1, x0
    11e8:	cset	w6, cs  // cs = hs, nlast
    11ec:	add	w6, w6, #0x6
    11f0:	mov	x5, x20
    11f4:	mov	x4, x23
    11f8:	mov	x3, x19
    11fc:	add	x1, sp, #0x48
    1200:	mov	x0, x21
    1204:	str	w6, [sp, #72]
    1208:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    120c:	str	w0, [x21, #196]
    1210:	b	1114 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x2c>
    1214:	mov	w6, w2
    1218:	b	11f0 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x108>
    121c:	add	x24, sp, #0x48
    1220:	mov	w0, #0x4                   	// #4
    1224:	ldr	x1, [x21, #8]
    1228:	add	x3, x24, #0x18
    122c:	stp	x21, x3, [sp, #72]
    1230:	cmp	x19, x1
    1234:	str	w0, [sp, #92]
    1238:	b.cc	1324 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x23c>  // b.lo, b.ul, b.last
    123c:	ldr	x1, [x21, #24]
    1240:	cmp	x19, x1
    1244:	b.cc	132c <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x244>  // b.lo, b.ul, b.last
    1248:	ldr	x1, [x21, #40]
    124c:	cmp	x19, x1
    1250:	b.cc	1334 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x24c>  // b.lo, b.ul, b.last
    1254:	ldr	x1, [x21, #56]
    1258:	cmp	x19, x1
    125c:	b.cc	133c <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x254>  // b.lo, b.ul, b.last
    1260:	ldr	x1, [x21, #72]
    1264:	cmp	x19, x1
    1268:	b.cc	1344 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x25c>  // b.lo, b.ul, b.last
    126c:	ldr	x0, [x21, #88]
    1270:	cmp	x19, x0
    1274:	b.cc	134c <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x264>  // b.lo, b.ul, b.last
    1278:	ldr	x0, [x21, #104]
    127c:	cmp	x19, x0
    1280:	b.cc	1354 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x26c>  // b.lo, b.ul, b.last
    1284:	ldr	x1, [x21, #120]
    1288:	mov	w0, #0x7                   	// #7
    128c:	cmp	x19, x1
    1290:	csel	w2, w2, w0, cs  // cs = hs, nlast
    1294:	mov	x1, #0x8                   	// #8
    1298:	mov	x0, #0x0                   	// #0
    129c:	bfxil	x0, x1, #0, #32
    12a0:	mov	w1, #0x1                   	// #1
    12a4:	str	w1, [sp, #88]
    12a8:	bfi	x0, x2, #32, #32
    12ac:	stp	x21, x0, [sp, #96]
    12b0:	mov	x0, x24
    12b4:	mov	x3, x20
    12b8:	mov	x2, x23
    12bc:	mov	x1, x19
    12c0:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    12c4:	ldr	x0, [sp, #80]
    12c8:	add	x24, x24, #0x18
    12cc:	cmp	x0, x24
    12d0:	b.eq	1114 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x2c>  // b.none
    12d4:	bl	0 <free>
    12d8:	b	1114 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x2c>
    12dc:	add	x24, sp, #0x48
    12e0:	mov	x2, #0x400000000           	// #17179869184
    12e4:	add	x3, x24, #0x18
    12e8:	mov	x0, x24
    12ec:	stp	x21, x3, [sp, #72]
    12f0:	str	x2, [sp, #88]
    12f4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    12f8:	b	12b0 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x1c8>
    12fc:	mov	w6, #0x4                   	// #4
    1300:	b	11f0 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x108>
    1304:	mov	w6, #0x1                   	// #1
    1308:	b	11f0 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x108>
    130c:	mov	w6, #0x2                   	// #2
    1310:	b	11f0 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x108>
    1314:	mov	w6, #0x3                   	// #3
    1318:	b	11f0 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x108>
    131c:	mov	w6, #0x5                   	// #5
    1320:	b	11f0 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x108>
    1324:	mov	w2, #0x0                   	// #0
    1328:	b	1294 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x1ac>
    132c:	mov	w2, #0x1                   	// #1
    1330:	b	1294 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x1ac>
    1334:	mov	w2, #0x2                   	// #2
    1338:	b	1294 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x1ac>
    133c:	mov	w2, #0x3                   	// #3
    1340:	b	1294 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x1ac>
    1344:	mov	w2, w0
    1348:	b	1294 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x1ac>
    134c:	mov	w2, #0x5                   	// #5
    1350:	b	1294 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x1ac>
    1354:	mov	w2, #0x6                   	// #6
    1358:	b	1294 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x1ac>
    135c:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    1360:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    1364:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj.isra.0.part.0>
    1368:	add	x3, x3, #0x0
    136c:	add	x1, x1, #0x0
    1370:	add	x0, x0, #0x0
    1374:	mov	w2, #0x244                 	// #580
    1378:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w7, [x1]
   c:	cmp	w7, w2
  10:	ccmp	w2, #0x8, #0x2, ls  // ls = plast
  14:	b.hi	494 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x494>  // b.pmore
  18:	cmp	x4, x3
  1c:	b.ls	474 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x474>  // b.plast
  20:	mov	x6, x0
  24:	cbnz	w7, 250 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x250>
  28:	cmp	w7, w2
  2c:	b.eq	2ac <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2ac>  // b.none
  30:	ubfiz	x0, x7, #4, #32
  34:	mov	w10, w7
  38:	add	x8, x6, x0
  3c:	ldr	x8, [x8, #8]
  40:	cmp	x8, x3
  44:	b.ls	4b4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4b4>  // b.plast
  48:	ldr	x0, [x6, x0]
  4c:	cmp	x0, x4
  50:	b.cc	4d4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4d4>  // b.lo, b.ul, b.last
  54:	cbz	w7, 84 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x84>
  58:	sub	w0, w7, #0x1
  5c:	add	x8, x0, #0x10
  60:	mov	x9, x0
  64:	ldr	x8, [x6, x8, lsl #3]
  68:	cmp	x8, x5
  6c:	b.eq	2d4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2d4>  // b.none
  70:	cmp	w7, #0x8
  74:	b.eq	2a0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a0>  // b.none
  78:	cmp	w7, w2
  7c:	mov	w10, w7
  80:	b.eq	2b0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2b0>  // b.none
  84:	add	x12, x6, x10, lsl #3
  88:	ldr	x0, [x12, #128]
  8c:	cmp	x0, x5
  90:	b.eq	284 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x284>  // b.none
  94:	cmp	w2, #0x8
  98:	b.eq	2a0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a0>  // b.none
  9c:	sub	w9, w2, w7
  a0:	adds	w11, w7, #0x1
  a4:	b.cs	4f4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4f4>  // b.hs, b.nlast
  a8:	add	w0, w2, #0x1
  ac:	cmp	w0, #0x8
  b0:	b.hi	514 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x514>  // b.pmore
  b4:	sub	w1, w9, #0x1
  b8:	cbz	w9, 234 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x234>
  bc:	add	w8, w7, w1
  c0:	add	w2, w11, w1
  c4:	add	x15, x8, #0x10
  c8:	add	x14, x2, #0x10
  cc:	lsl	x8, x8, #4
  d0:	lsl	x2, x2, #4
  d4:	sub	w13, w9, #0x2
  d8:	ldr	q0, [x6, x8]
  dc:	str	q0, [x6, x2]
  e0:	ldr	x2, [x6, x15, lsl #3]
  e4:	str	x2, [x6, x14, lsl #3]
  e8:	cbz	w1, 234 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x234>
  ec:	add	w2, w7, w13
  f0:	add	w1, w11, w13
  f4:	add	x15, x2, #0x10
  f8:	add	x14, x1, #0x10
  fc:	lsl	x2, x2, #4
 100:	lsl	x1, x1, #4
 104:	sub	w8, w9, #0x3
 108:	ldr	q0, [x6, x2]
 10c:	str	q0, [x6, x1]
 110:	ldr	x1, [x6, x15, lsl #3]
 114:	str	x1, [x6, x14, lsl #3]
 118:	cbz	w13, 234 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x234>
 11c:	add	w2, w7, w8
 120:	add	w1, w11, w8
 124:	add	x15, x2, #0x10
 128:	add	x14, x1, #0x10
 12c:	lsl	x2, x2, #4
 130:	lsl	x1, x1, #4
 134:	sub	w13, w9, #0x4
 138:	ldr	q0, [x6, x2]
 13c:	str	q0, [x6, x1]
 140:	ldr	x1, [x6, x15, lsl #3]
 144:	str	x1, [x6, x14, lsl #3]
 148:	cbz	w8, 234 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x234>
 14c:	add	w2, w7, w13
 150:	add	w1, w11, w13
 154:	add	x15, x2, #0x10
 158:	add	x14, x1, #0x10
 15c:	lsl	x2, x2, #4
 160:	lsl	x1, x1, #4
 164:	sub	w8, w9, #0x5
 168:	ldr	q0, [x6, x2]
 16c:	str	q0, [x6, x1]
 170:	ldr	x1, [x6, x15, lsl #3]
 174:	str	x1, [x6, x14, lsl #3]
 178:	cbz	w13, 234 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x234>
 17c:	add	w2, w7, w8
 180:	add	w1, w11, w8
 184:	add	x15, x2, #0x10
 188:	add	x14, x1, #0x10
 18c:	lsl	x2, x2, #4
 190:	lsl	x1, x1, #4
 194:	sub	w13, w9, #0x6
 198:	ldr	q0, [x6, x2]
 19c:	str	q0, [x6, x1]
 1a0:	ldr	x1, [x6, x15, lsl #3]
 1a4:	str	x1, [x6, x14, lsl #3]
 1a8:	cbz	w8, 234 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x234>
 1ac:	add	w2, w7, w13
 1b0:	add	w1, w11, w13
 1b4:	add	x15, x2, #0x10
 1b8:	add	x8, x1, #0x10
 1bc:	lsl	x2, x2, #4
 1c0:	lsl	x1, x1, #4
 1c4:	sub	w14, w9, #0x7
 1c8:	ldr	q0, [x6, x2]
 1cc:	str	q0, [x6, x1]
 1d0:	ldr	x1, [x6, x15, lsl #3]
 1d4:	str	x1, [x6, x8, lsl #3]
 1d8:	cbz	w13, 234 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x234>
 1dc:	add	w2, w7, w14
 1e0:	add	w1, w11, w14
 1e4:	add	x15, x2, #0x10
 1e8:	add	x13, x1, #0x10
 1ec:	lsl	x8, x2, #4
 1f0:	lsl	x2, x1, #4
 1f4:	sub	w1, w9, #0x8
 1f8:	ldr	q0, [x6, x8]
 1fc:	str	q0, [x6, x2]
 200:	ldr	x2, [x6, x15, lsl #3]
 204:	str	x2, [x6, x13, lsl #3]
 208:	cbz	w14, 234 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x234>
 20c:	add	w7, w7, w1
 210:	add	w1, w11, w1
 214:	add	x8, x7, #0x10
 218:	add	x2, x1, #0x10
 21c:	lsl	x7, x7, #4
 220:	lsl	x1, x1, #4
 224:	ldr	q0, [x6, x7]
 228:	str	q0, [x6, x1]
 22c:	ldr	x1, [x6, x8, lsl #3]
 230:	str	x1, [x6, x2, lsl #3]
 234:	lsl	x10, x10, #4
 238:	add	x1, x6, x10
 23c:	str	x3, [x6, x10]
 240:	str	x4, [x1, #8]
 244:	str	x5, [x12, #128]
 248:	ldp	x29, x30, [sp], #16
 24c:	ret
 250:	sub	w0, w7, #0x1
 254:	add	x0, x6, x0, lsl #4
 258:	ldr	x0, [x0, #8]
 25c:	cmp	x0, x3
 260:	b.ls	28 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x28>  // b.plast
 264:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 268:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 26c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 270:	add	x3, x3, #0x0
 274:	add	x1, x1, #0x0
 278:	add	x0, x0, #0x0
 27c:	mov	w2, #0x279                 	// #633
 280:	bl	0 <__assert_fail>
 284:	lsl	x1, x10, #4
 288:	ldr	x0, [x6, x1]
 28c:	cmp	x0, x4
 290:	b.ne	94 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x94>  // b.any
 294:	mov	w0, w2
 298:	str	x3, [x6, x1]
 29c:	b	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>
 2a0:	mov	w0, #0x9                   	// #9
 2a4:	ldp	x29, x30, [sp], #16
 2a8:	ret
 2ac:	cbnz	w7, 58 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x58>
 2b0:	ubfiz	x1, x2, #4, #32
 2b4:	add	x7, x6, w2, uxtw #3
 2b8:	add	x8, x6, x1
 2bc:	add	w0, w2, #0x1
 2c0:	str	x3, [x6, x1]
 2c4:	str	x4, [x8, #8]
 2c8:	str	x5, [x7, #128]
 2cc:	ldp	x29, x30, [sp], #16
 2d0:	ret
 2d4:	add	x8, x6, x0, lsl #4
 2d8:	ldr	x0, [x8, #8]
 2dc:	cmp	x0, x3
 2e0:	b.ne	70 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x70>  // b.any
 2e4:	str	w9, [x1]
 2e8:	cmp	w7, w2
 2ec:	b.eq	468 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x468>  // b.none
 2f0:	mov	w10, w7
 2f4:	add	x1, x10, #0x10
 2f8:	ldr	x0, [x6, x1, lsl #3]
 2fc:	cmp	x0, x5
 300:	b.ne	468 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x468>  // b.any
 304:	lsl	x10, x10, #4
 308:	add	x3, x6, x10
 30c:	ldr	x0, [x6, x10]
 310:	cmp	x0, x4
 314:	b.ne	468 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x468>  // b.any
 318:	ldr	x0, [x3, #8]
 31c:	str	x0, [x8, #8]
 320:	adds	w3, w7, #0x1
 324:	b.cs	554 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x554>  // b.hs, b.nlast
 328:	sub	w0, w2, #0x1
 32c:	cmp	w0, #0x8
 330:	b.hi	534 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x534>  // b.pmore
 334:	cmp	w2, w3
 338:	b.eq	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>  // b.none
 33c:	ubfiz	x5, x3, #4, #32
 340:	mov	w3, w3
 344:	add	x3, x3, #0x10
 348:	add	w4, w7, #0x2
 34c:	cmp	w2, w4
 350:	ldr	q0, [x6, x5]
 354:	str	q0, [x6, x10]
 358:	ldr	x8, [x6, x3, lsl #3]
 35c:	str	x8, [x6, x1, lsl #3]
 360:	b.eq	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>  // b.none
 364:	ubfiz	x8, x4, #4, #32
 368:	mov	w1, w4
 36c:	add	x1, x1, #0x10
 370:	add	w4, w7, #0x3
 374:	cmp	w2, w4
 378:	ldr	q0, [x6, x8]
 37c:	str	q0, [x6, x5]
 380:	ldr	x5, [x6, x1, lsl #3]
 384:	str	x5, [x6, x3, lsl #3]
 388:	b.eq	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>  // b.none
 38c:	ubfiz	x5, x4, #4, #32
 390:	mov	w3, w4
 394:	add	x3, x3, #0x10
 398:	add	w4, w7, #0x4
 39c:	cmp	w2, w4
 3a0:	ldr	q0, [x6, x5]
 3a4:	str	q0, [x6, x8]
 3a8:	ldr	x8, [x6, x3, lsl #3]
 3ac:	str	x8, [x6, x1, lsl #3]
 3b0:	b.eq	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>  // b.none
 3b4:	ubfiz	x9, x4, #4, #32
 3b8:	mov	w1, w4
 3bc:	add	x1, x1, #0x10
 3c0:	add	w4, w7, #0x5
 3c4:	cmp	w2, w4
 3c8:	ldr	q0, [x6, x9]
 3cc:	str	q0, [x6, x5]
 3d0:	ldr	x5, [x6, x1, lsl #3]
 3d4:	str	x5, [x6, x3, lsl #3]
 3d8:	b.eq	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>  // b.none
 3dc:	ubfiz	x8, x4, #4, #32
 3e0:	add	x4, x4, #0x10
 3e4:	add	w3, w7, #0x6
 3e8:	cmp	w2, w3
 3ec:	ldr	q0, [x6, x8]
 3f0:	str	q0, [x6, x9]
 3f4:	ldr	x5, [x6, x4, lsl #3]
 3f8:	str	x5, [x6, x1, lsl #3]
 3fc:	b.eq	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>  // b.none
 400:	ubfiz	x5, x3, #4, #32
 404:	mov	w1, w3
 408:	add	x1, x1, #0x10
 40c:	add	w3, w7, #0x7
 410:	cmp	w2, w3
 414:	ldr	q0, [x6, x5]
 418:	str	q0, [x6, x8]
 41c:	ldr	x8, [x6, x1, lsl #3]
 420:	str	x8, [x6, x4, lsl #3]
 424:	b.eq	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>  // b.none
 428:	ubfiz	x4, x3, #4, #32
 42c:	add	x3, x3, #0x10
 430:	add	w7, w7, #0x8
 434:	cmp	w2, w7
 438:	ldr	q0, [x6, x4]
 43c:	str	q0, [x6, x5]
 440:	ldr	x2, [x6, x3, lsl #3]
 444:	str	x2, [x6, x1, lsl #3]
 448:	b.eq	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>  // b.none
 44c:	ubfiz	x1, x7, #4, #32
 450:	add	x7, x6, w7, uxtw #3
 454:	ldr	q0, [x6, x1]
 458:	str	q0, [x6, x4]
 45c:	ldr	x1, [x7, #128]
 460:	str	x1, [x6, x3, lsl #3]
 464:	b	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>
 468:	mov	w0, w2
 46c:	str	x4, [x8, #8]
 470:	b	2a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a4>
 474:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 478:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 47c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 480:	add	x3, x3, #0x0
 484:	add	x1, x1, #0x0
 488:	add	x0, x0, #0x0
 48c:	mov	w2, #0x276                 	// #630
 490:	bl	0 <__assert_fail>
 494:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 498:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 49c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4a0:	add	x3, x3, #0x0
 4a4:	add	x1, x1, #0x0
 4a8:	add	x0, x0, #0x0
 4ac:	mov	w2, #0x275                 	// #629
 4b0:	bl	0 <__assert_fail>
 4b4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4b8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4bc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4c0:	add	x3, x3, #0x0
 4c4:	add	x1, x1, #0x0
 4c8:	add	x0, x0, #0x0
 4cc:	mov	w2, #0x27a                 	// #634
 4d0:	bl	0 <__assert_fail>
 4d4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4d8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4dc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4e0:	add	x3, x3, #0x0
 4e4:	add	x1, x1, #0x0
 4e8:	add	x0, x0, #0x0
 4ec:	mov	w2, #0x27b                 	// #635
 4f0:	bl	0 <__assert_fail>
 4f4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4f8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4fc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 500:	add	x3, x3, #0x0
 504:	add	x1, x1, #0x0
 508:	add	x0, x0, #0x0
 50c:	mov	w2, #0x101                 	// #257
 510:	bl	0 <__assert_fail>
 514:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 518:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 51c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 520:	add	x3, x3, #0x0
 524:	add	x1, x1, #0x0
 528:	add	x0, x0, #0x0
 52c:	mov	w2, #0x102                 	// #258
 530:	bl	0 <__assert_fail>
 534:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 538:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 53c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 540:	add	x3, x3, #0x0
 544:	add	x1, x1, #0x0
 548:	add	x0, x0, #0x0
 54c:	mov	w2, #0xec                  	// #236
 550:	bl	0 <__assert_fail>
 554:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 558:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 55c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 560:	add	x3, x3, #0x0
 564:	add	x1, x1, #0x0
 568:	add	x0, x0, #0x0
 56c:	mov	w2, #0xf8                  	// #248
 570:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x4, #0x7ffffffffffffff     	// #576460752303423487
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x1
  14:	stp	x23, x24, [sp, #48]
  18:	ldp	x24, x20, [x0]
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	stp	x27, x28, [sp, #80]
  28:	sub	x1, x20, x24
  2c:	cmp	x4, x1, asr #4
  30:	b.eq	150 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x150>  // b.none
  34:	mov	x23, x0
  38:	mov	x26, x2
  3c:	mov	x27, x3
  40:	asr	x0, x1, #4
  44:	sub	x28, x19, x24
  48:	cbz	x0, 138 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x138>
  4c:	cmp	x0, x0, lsl #1
  50:	mov	x25, #0x7ffffffffffffff0    	// #9223372036854775792
  54:	lsl	x0, x0, #1
  58:	b.ls	124 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x124>  // b.plast
  5c:	mov	x0, x25
  60:	bl	0 <_Znwm>
  64:	mov	x22, x0
  68:	add	x25, x0, x25
  6c:	add	x21, x0, #0x10
  70:	add	x0, x22, x28
  74:	cmp	x19, x24
  78:	ldr	x1, [x26]
  7c:	str	x1, [x22, x28]
  80:	ldr	x1, [x27]
  84:	str	x1, [x0, #8]
  88:	b.eq	bc <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xbc>  // b.none
  8c:	mov	x3, x22
  90:	mov	x2, x24
  94:	nop
  98:	ldp	x4, x1, [x2]
  9c:	stp	x4, x1, [x3]
  a0:	add	x2, x2, #0x10
  a4:	cmp	x19, x2
  a8:	add	x3, x3, #0x10
  ac:	b.ne	98 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x98>  // b.any
  b0:	sub	x21, x19, x24
  b4:	add	x21, x21, #0x10
  b8:	add	x21, x22, x21
  bc:	cmp	x19, x20
  c0:	b.eq	f4 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xf4>  // b.none
  c4:	mov	x2, x19
  c8:	mov	x3, x21
  cc:	nop
  d0:	ldr	x1, [x2, #8]
  d4:	str	x1, [x3, #8]
  d8:	ldr	x1, [x2], #16
  dc:	str	x1, [x3]
  e0:	add	x3, x3, #0x10
  e4:	cmp	x2, x20
  e8:	b.ne	d0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xd0>  // b.any
  ec:	sub	x2, x2, x19
  f0:	add	x21, x21, x2
  f4:	cbz	x24, 100 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x100>
  f8:	mov	x0, x24
  fc:	bl	0 <_ZdlPv>
 100:	ldp	x19, x20, [sp, #16]
 104:	ldp	x27, x28, [sp, #80]
 108:	stp	x22, x21, [x23]
 10c:	str	x25, [x23, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x25, x26, [sp, #64]
 11c:	ldp	x29, x30, [sp], #96
 120:	ret
 124:	cbnz	x0, 140 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x140>
 128:	mov	x21, #0x10                  	// #16
 12c:	mov	x25, #0x0                   	// #0
 130:	mov	x22, #0x0                   	// #0
 134:	b	70 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x70>
 138:	mov	x25, #0x10                  	// #16
 13c:	b	5c <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x5c>
 140:	cmp	x0, x4
 144:	csel	x0, x0, x4, ls  // ls = plast
 148:	lsl	x25, x0, #4
 14c:	b	5c <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x5c>
 150:	adrp	x0, 0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 154:	add	x0, x0, #0x0
 158:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	w5, w1
   8:	mov	w6, #0x1                   	// #1
   c:	mov	x29, sp
  10:	ldr	w1, [x0, #196]
  14:	mov	x3, #0x0                   	// #0
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x0
  20:	mov	w2, #0x8                   	// #8
  24:	stp	x25, x26, [sp, #64]
  28:	add	x26, sp, #0x88
  2c:	mov	x4, x26
  30:	mov	w0, #0x2                   	// #2
  34:	stp	x21, x22, [sp, #32]
  38:	add	x25, sp, #0x90
  3c:	stp	x23, x24, [sp, #48]
  40:	mov	w20, #0x0                   	// #0
  44:	mov	x23, #0x1                   	// #1
  48:	stp	x27, x28, [sp, #80]
  4c:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
  50:	adrp	x28, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  54:	ldr	x24, [x19, #200]
  58:	stp	xzr, xzr, [sp, #144]
  5c:	add	x28, x28, #0x0
  60:	mov	x27, x0
  64:	mov	x22, #0x40000000000         	// #4398046511104
  68:	ldr	x1, [x24]
  6c:	mov	x21, #0x1000                	// #4096
  70:	cbz	x1, 2d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x2d0>
  74:	ldr	x0, [x1]
  78:	str	x0, [x24]
  7c:	ldr	w0, [x19, #192]
  80:	stp	xzr, xzr, [x1]
  84:	stp	xzr, xzr, [x1, #16]
  88:	stp	xzr, xzr, [x1, #32]
  8c:	stp	xzr, xzr, [x1, #48]
  90:	stp	xzr, xzr, [x1, #64]
  94:	stp	xzr, xzr, [x1, #80]
  98:	stp	xzr, xzr, [x1, #96]
  9c:	stp	xzr, xzr, [x1, #112]
  a0:	stp	xzr, xzr, [x1, #128]
  a4:	stp	xzr, xzr, [x1, #144]
  a8:	stp	xzr, xzr, [x1, #160]
  ac:	stp	xzr, xzr, [x1, #176]
  b0:	cbnz	w0, 43c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x43c>
  b4:	add	x0, x26, x23, lsl #2
  b8:	ldur	w2, [x0, #-4]
  bc:	add	w0, w2, w20
  c0:	cmp	w0, #0x8
  c4:	b.hi	41c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x41c>  // b.pmore
  c8:	cmp	w2, #0x8
  cc:	b.hi	3fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x3fc>  // b.pmore
  d0:	cmp	w20, w0
  d4:	b.eq	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1ec>  // b.none
  d8:	ubfiz	x6, x20, #4, #32
  dc:	add	x5, x19, w20, uxtw #3
  e0:	cmp	w2, #0x1
  e4:	add	w3, w20, #0x1
  e8:	ldr	q0, [x19, x6]
  ec:	str	q0, [x1]
  f0:	ldr	x4, [x5, #128]
  f4:	str	x4, [x1, #128]
  f8:	b.eq	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1ec>  // b.none
  fc:	ubfiz	x4, x3, #4, #32
 100:	add	x3, x19, w3, uxtw #3
 104:	cmp	w2, #0x2
 108:	add	w5, w20, #0x2
 10c:	ldr	q0, [x19, x4]
 110:	str	q0, [x1, #16]
 114:	ldr	x3, [x3, #128]
 118:	str	x3, [x1, #136]
 11c:	b.eq	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1ec>  // b.none
 120:	ubfiz	x4, x5, #4, #32
 124:	add	x5, x19, w5, uxtw #3
 128:	cmp	w2, #0x3
 12c:	add	w3, w20, #0x3
 130:	ldr	q0, [x19, x4]
 134:	str	q0, [x1, #32]
 138:	ldr	x4, [x5, #128]
 13c:	str	x4, [x1, #144]
 140:	b.eq	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1ec>  // b.none
 144:	ubfiz	x5, x3, #4, #32
 148:	add	x3, x19, w3, uxtw #3
 14c:	cmp	w2, #0x4
 150:	add	w4, w20, #0x4
 154:	ldr	q0, [x19, x5]
 158:	str	q0, [x1, #48]
 15c:	ldr	x3, [x3, #128]
 160:	str	x3, [x1, #152]
 164:	b.eq	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1ec>  // b.none
 168:	ubfiz	x5, x4, #4, #32
 16c:	add	x4, x19, w4, uxtw #3
 170:	cmp	w2, #0x5
 174:	add	w3, w20, #0x5
 178:	ldr	q0, [x19, x5]
 17c:	str	q0, [x1, #64]
 180:	ldr	x4, [x4, #128]
 184:	str	x4, [x1, #160]
 188:	b.eq	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1ec>  // b.none
 18c:	ubfiz	x5, x3, #4, #32
 190:	add	x3, x19, w3, uxtw #3
 194:	cmp	w2, #0x6
 198:	add	w4, w20, #0x6
 19c:	ldr	q0, [x19, x5]
 1a0:	str	q0, [x1, #80]
 1a4:	ldr	x3, [x3, #128]
 1a8:	str	x3, [x1, #168]
 1ac:	b.eq	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1ec>  // b.none
 1b0:	ubfiz	x3, x4, #4, #32
 1b4:	add	x4, x19, w4, uxtw #3
 1b8:	add	w20, w20, #0x7
 1bc:	cmp	w2, #0x7
 1c0:	ldr	q0, [x19, x3]
 1c4:	str	q0, [x1, #96]
 1c8:	ldr	x3, [x4, #128]
 1cc:	str	x3, [x1, #176]
 1d0:	b.eq	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1ec>  // b.none
 1d4:	ubfiz	x3, x20, #4, #32
 1d8:	add	x20, x19, w20, uxtw #3
 1dc:	ldr	q0, [x19, x3]
 1e0:	str	q0, [x1, #112]
 1e4:	ldr	x3, [x20, #128]
 1e8:	str	x3, [x1, #184]
 1ec:	sub	w2, w2, #0x1
 1f0:	tst	x1, #0x3f
 1f4:	b.ne	3dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x3dc>  // b.any
 1f8:	tst	x2, #0xffffffc0
 1fc:	b.ne	45c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x45c>  // b.any
 200:	add	x3, x25, x23, lsl #3
 204:	and	x1, x1, #0xffffffffffffffc0
 208:	orr	x1, x1, x2
 20c:	cmp	x23, #0x2
 210:	stur	x1, [x3, #-8]
 214:	b.ne	2bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x2bc>  // b.any
 218:	ldp	w3, w2, [sp, #136]
 21c:	mov	w5, #0x1                   	// #1
 220:	ldr	x6, [sp, #144]
 224:	sub	w3, w3, #0x1
 228:	ldp	x21, x22, [sp, #32]
 22c:	and	x4, x6, #0xffffffffffffffc0
 230:	str	w5, [x19, #192]
 234:	add	x3, x4, x3, lsl #4
 238:	ldr	x5, [sp, #152]
 23c:	stp	xzr, xzr, [x19]
 240:	sub	w2, w2, #0x1
 244:	stp	xzr, xzr, [x19, #8]
 248:	and	x7, x5, #0xffffffffffffffc0
 24c:	add	x2, x7, x2, lsl #4
 250:	stp	xzr, xzr, [x19, #24]
 254:	mov	x0, x27
 258:	stp	xzr, xzr, [x19, #40]
 25c:	stp	xzr, xzr, [x19, #56]
 260:	stp	xzr, xzr, [x19, #72]
 264:	str	xzr, [x19, #88]
 268:	stp	xzr, xzr, [x19, #96]
 26c:	stp	xzr, xzr, [x19, #112]
 270:	stp	xzr, xzr, [x19, #128]
 274:	stp	xzr, xzr, [x19, #144]
 278:	stp	xzr, xzr, [x19, #160]
 27c:	str	xzr, [x19, #176]
 280:	ldr	x3, [x3, #8]
 284:	str	x6, [x19, #8]
 288:	str	x3, [x19, #96]
 28c:	ldr	x2, [x2, #8]
 290:	str	x5, [x19, #16]
 294:	str	x2, [x19, #104]
 298:	ldr	x1, [x4]
 29c:	str	x1, [x19]
 2a0:	str	w23, [x19, #196]
 2a4:	ldp	x19, x20, [sp, #16]
 2a8:	ldp	x23, x24, [sp, #48]
 2ac:	ldp	x25, x26, [sp, #64]
 2b0:	ldp	x27, x28, [sp, #80]
 2b4:	ldp	x29, x30, [sp], #160
 2b8:	ret
 2bc:	ldr	x24, [x19, #200]
 2c0:	mov	w20, w0
 2c4:	mov	x23, #0x2                   	// #2
 2c8:	ldr	x1, [x24]
 2cc:	cbnz	x1, 74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x74>
 2d0:	ldr	x2, [x24, #8]
 2d4:	add	x4, x24, #0x8
 2d8:	ldr	x0, [x4, #80]
 2dc:	add	x1, x2, #0x3f
 2e0:	and	x1, x1, #0xffffffffffffffc0
 2e4:	add	x0, x0, #0xc0
 2e8:	str	x0, [x4, #80]
 2ec:	sub	x0, x1, x2
 2f0:	adds	x3, x0, #0xc0
 2f4:	b.cs	47c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x47c>  // b.hs, b.nlast
 2f8:	ldr	x1, [x4, #8]
 2fc:	sub	x1, x1, x2
 300:	cmp	x3, x1
 304:	b.ls	3a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x3a0>  // b.plast
 308:	ldr	w1, [x24, #32]
 30c:	str	w1, [sp, #112]
 310:	str	x4, [sp, #120]
 314:	lsr	w0, w1, #7
 318:	cmp	w0, #0x1e
 31c:	lsl	x0, x21, x0
 320:	csel	x6, x0, x22, cc  // cc = lo, ul, last
 324:	mov	x0, x6
 328:	str	x6, [sp, #104]
 32c:	bl	0 <malloc>
 330:	mov	x5, x0
 334:	ldr	w1, [sp, #112]
 338:	ldr	x6, [sp, #104]
 33c:	ldr	x4, [sp, #120]
 340:	cbz	x0, 49c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x49c>
 344:	ldr	w0, [x24, #36]
 348:	cmp	w1, w0
 34c:	b.cs	3b0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x3b0>  // b.hs, b.nlast
 350:	ldr	x0, [x24, #24]
 354:	str	x5, [x0, w1, uxtw #3]
 358:	ldp	w0, w2, [x24, #32]
 35c:	mov	w1, w0
 360:	add	x1, x1, #0x1
 364:	cmp	x1, x2
 368:	b.hi	4fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x4fc>  // b.pmore
 36c:	add	w0, w0, #0x1
 370:	str	x5, [x24, #8]
 374:	str	w0, [x24, #32]
 378:	add	x6, x5, x6
 37c:	str	x6, [x4, #8]
 380:	adds	x1, x5, #0x3f
 384:	b.cs	4dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x4dc>  // b.hs, b.nlast
 388:	and	x1, x1, #0xffffffffffffffc0
 38c:	add	x0, x1, #0xc0
 390:	cmp	x6, x0
 394:	b.cc	4bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x4bc>  // b.lo, b.ul, b.last
 398:	str	x0, [x24, #8]
 39c:	b	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x7c>
 3a0:	add	x1, x2, x0
 3a4:	add	x0, x1, #0xc0
 3a8:	str	x0, [x24, #8]
 3ac:	b	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x7c>
 3b0:	add	x1, x24, #0x28
 3b4:	add	x0, x24, #0x18
 3b8:	mov	x3, #0x8                   	// #8
 3bc:	mov	x2, #0x0                   	// #0
 3c0:	stp	x6, x5, [sp, #104]
 3c4:	str	x4, [sp, #120]
 3c8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 3cc:	ldr	w1, [x24, #32]
 3d0:	ldp	x6, x5, [sp, #104]
 3d4:	ldr	x4, [sp, #120]
 3d8:	b	350 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x350>
 3dc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 3e0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 3e4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 3e8:	add	x3, x3, #0x0
 3ec:	add	x1, x1, #0x0
 3f0:	add	x0, x0, #0x0
 3f4:	mov	w2, #0xb2                  	// #178
 3f8:	bl	0 <__assert_fail>
 3fc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 400:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 404:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 408:	add	x3, x3, #0x0
 40c:	add	x1, x1, #0x0
 410:	add	x0, x0, #0x0
 414:	mov	w2, #0xec                  	// #236
 418:	bl	0 <__assert_fail>
 41c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 420:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 424:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 428:	add	x3, x3, #0x0
 42c:	add	x1, x1, #0x0
 430:	add	x0, x0, #0x0
 434:	mov	w2, #0xeb                  	// #235
 438:	bl	0 <__assert_fail>
 43c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 440:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 444:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 448:	add	x3, x3, #0x0
 44c:	add	x1, x1, #0x0
 450:	add	x0, x0, #0x0
 454:	mov	w2, #0x3e0                 	// #992
 458:	bl	0 <__assert_fail>
 45c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 460:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 464:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 468:	add	x3, x3, #0x0
 46c:	add	x1, x1, #0x0
 470:	add	x0, x0, #0x0
 474:	mov	w2, #0xba                  	// #186
 478:	bl	0 <__assert_fail>
 47c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 480:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 484:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 488:	add	x3, x3, #0x0
 48c:	add	x1, x1, #0x0
 490:	add	x0, x0, #0x0
 494:	mov	w2, #0xdc                  	// #220
 498:	bl	0 <__assert_fail>
 49c:	mov	w1, #0x1                   	// #1
 4a0:	mov	x0, x28
 4a4:	str	x5, [sp, #112]
 4a8:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 4ac:	ldr	w1, [x24, #32]
 4b0:	ldp	x6, x5, [sp, #104]
 4b4:	ldr	x4, [sp, #120]
 4b8:	b	344 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x344>
 4bc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 4c0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 4c4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 4c8:	add	x3, x3, #0x0
 4cc:	add	x1, x1, #0x0
 4d0:	add	x0, x0, #0x0
 4d4:	mov	w2, #0x105                 	// #261
 4d8:	bl	0 <__assert_fail>
 4dc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 4e0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 4e4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 4e8:	add	x3, x3, #0x0
 4ec:	add	x1, x1, #0x0
 4f0:	add	x0, x0, #0x0
 4f4:	mov	w2, #0xba                  	// #186
 4f8:	bl	0 <__assert_fail>
 4fc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 500:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 504:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 508:	add	x3, x3, #0x0
 50c:	add	x1, x1, #0x0
 510:	add	x0, x0, #0x0
 514:	mov	w2, #0x43                  	// #67
 518:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>:
   0:	cbz	w1, 68 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x68>
   4:	ldr	w7, [x0, #16]
   8:	sub	w1, w1, #0x1
   c:	mov	w6, w7
  10:	cbz	x1, 50 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x50>
  14:	cmp	x6, x1
  18:	b.ls	6c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x6c>  // b.plast
  1c:	ldr	x5, [x0, #8]
  20:	lsl	x3, x1, #4
  24:	sub	x1, x1, #0x1
  28:	add	x4, x5, x3
  2c:	ldr	x3, [x5, x3]
  30:	ldr	w5, [x4, #12]
  34:	ldr	w4, [x4, #8]
  38:	add	x3, x3, w5, uxtw #3
  3c:	sub	w4, w4, #0x1
  40:	cmp	w5, w4
  44:	str	x2, [x3, #96]
  48:	b.eq	10 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x10>  // b.none
  4c:	ret
  50:	cbz	w7, 6c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x6c>
  54:	ldr	x1, [x0, #8]
  58:	ldr	x3, [x1]
  5c:	ldr	w0, [x1, #12]
  60:	add	x0, x3, x0, lsl #3
  64:	str	x2, [x0, #88]
  68:	ret
  6c:	stp	x29, x30, [sp, #-16]!
  70:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  74:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  78:	mov	x29, sp
  7c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  80:	add	x3, x3, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	mov	w2, #0x99                  	// #153
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	ldr	w2, [x0, #16]
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	cbz	w2, 35c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x35c>
  1c:	mov	x23, x0
  20:	mov	x22, x1
  24:	sub	w0, w2, #0x1
  28:	ldp	x3, x1, [x23]
  2c:	lsl	x0, x0, #4
  30:	add	x4, x1, x0
  34:	ldr	w24, [x3, #192]
  38:	ldr	x0, [x1, x0]
  3c:	subs	w24, w24, w2
  40:	ldr	w1, [x4, #12]
  44:	ldr	x3, [x0, x1, lsl #3]
  48:	str	x27, [sp, #80]
  4c:	b.eq	2d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x2d0>  // b.none
  50:	stp	x25, x26, [sp, #64]
  54:	add	x25, x23, #0x8
  58:	add	x26, x23, #0x18
  5c:	nop
  60:	and	x21, x3, #0xffffffffffffffc0
  64:	ldr	x4, [x21, #96]
  68:	cmp	x22, x4
  6c:	b.cc	244 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x244>  // b.lo, b.ul, b.last
  70:	ldr	x4, [x21, #104]
  74:	cmp	x4, x22
  78:	b.hi	268 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x268>  // b.pmore
  7c:	ldr	x4, [x21, #112]
  80:	cmp	x22, x4
  84:	b.cc	270 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x270>  // b.lo, b.ul, b.last
  88:	ldr	x4, [x21, #120]
  8c:	cmp	x22, x4
  90:	b.cc	278 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x278>  // b.lo, b.ul, b.last
  94:	ldr	x0, [x21, #128]
  98:	cmp	x22, x0
  9c:	b.cc	280 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x280>  // b.lo, b.ul, b.last
  a0:	ldr	x0, [x21, #136]
  a4:	cmp	x22, x0
  a8:	b.cc	288 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x288>  // b.lo, b.ul, b.last
  ac:	ldr	x0, [x21, #144]
  b0:	cmp	x22, x0
  b4:	b.cc	290 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x290>  // b.lo, b.ul, b.last
  b8:	ldr	x0, [x21, #152]
  bc:	cmp	x22, x0
  c0:	b.cc	298 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x298>  // b.lo, b.ul, b.last
  c4:	ldr	x0, [x21, #160]
  c8:	cmp	x22, x0
  cc:	b.cc	2a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x2a0>  // b.lo, b.ul, b.last
  d0:	ldr	x0, [x21, #168]
  d4:	cmp	x22, x0
  d8:	b.cc	2a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x2a8>  // b.lo, b.ul, b.last
  dc:	ldr	x0, [x21, #176]
  e0:	cmp	x22, x0
  e4:	b.cc	2b0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x2b0>  // b.lo, b.ul, b.last
  e8:	ldr	x0, [x21, #184]
  ec:	cmp	x22, x0
  f0:	b.cc	2b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x2b8>  // b.lo, b.ul, b.last
  f4:	ldr	x0, [x21, #192]
  f8:	cmp	x22, x0
  fc:	b.cc	318 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x318>  // b.lo, b.ul, b.last
 100:	mov	w20, #0xc                   	// #12
 104:	add	w20, w20, #0x1
 108:	add	x0, x21, w20, uxtw #3
 10c:	ldr	x0, [x0, #96]
 110:	cmp	x22, x0
 114:	b.cs	104 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x104>  // b.hs, b.nlast
 118:	cmp	w20, #0xb
 11c:	b.hi	318 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x318>  // b.pmore
 120:	and	x3, x3, #0x3f
 124:	mov	x19, #0x0                   	// #0
 128:	add	w3, w3, #0x1
 12c:	ldr	w4, [x23, #20]
 130:	mov	x27, x25
 134:	bfxil	x19, x3, #0, #32
 138:	cmp	w4, w2
 13c:	bfi	x19, x20, #32, #32
 140:	b.ls	24c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x24c>  // b.plast
 144:	ldr	x3, [x23, #8]
 148:	ubfiz	x2, x2, #4, #32
 14c:	add	x4, x3, x2
 150:	str	x21, [x3, x2]
 154:	str	x19, [x4, #8]
 158:	ldp	w2, w4, [x23, #16]
 15c:	mov	w3, w2
 160:	add	x3, x3, #0x1
 164:	cmp	x3, w4, uxtw
 168:	b.hi	33c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x33c>  // b.pmore
 16c:	add	w2, w2, #0x1
 170:	subs	w24, w24, #0x1
 174:	ldr	x3, [x21, w20, uxtw #3]
 178:	str	w2, [x23, #16]
 17c:	b.ne	60 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x60>  // b.any
 180:	ldp	x25, x26, [sp, #64]
 184:	and	x19, x3, #0xffffffffffffffc0
 188:	ldr	x0, [x19, #8]
 18c:	cmp	x22, x0
 190:	b.cc	2c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x2c8>  // b.lo, b.ul, b.last
 194:	ldr	x0, [x19, #24]
 198:	cmp	x22, x0
 19c:	b.cc	2dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x2dc>  // b.lo, b.ul, b.last
 1a0:	ldr	x0, [x19, #40]
 1a4:	cmp	x22, x0
 1a8:	b.cc	300 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x300>  // b.lo, b.ul, b.last
 1ac:	ldr	x0, [x19, #56]
 1b0:	cmp	x22, x0
 1b4:	b.cc	308 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x308>  // b.lo, b.ul, b.last
 1b8:	ldr	x0, [x19, #72]
 1bc:	cmp	x22, x0
 1c0:	b.cc	310 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x310>  // b.lo, b.ul, b.last
 1c4:	ldr	x0, [x19, #88]
 1c8:	cmp	x22, x0
 1cc:	b.cc	2c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x2c0>  // b.lo, b.ul, b.last
 1d0:	ldr	x0, [x19, #104]
 1d4:	cmp	x22, x0
 1d8:	cset	w0, cs  // cs = hs, nlast
 1dc:	add	w0, w0, #0x6
 1e0:	and	x3, x3, #0x3f
 1e4:	mov	x20, #0x0                   	// #0
 1e8:	add	w3, w3, #0x1
 1ec:	cmp	w2, w4
 1f0:	bfxil	x20, x3, #0, #32
 1f4:	bfi	x20, x0, #32, #32
 1f8:	b.cs	2e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x2e4>  // b.hs, b.nlast
 1fc:	ldr	x0, [x23, #8]
 200:	ubfiz	x2, x2, #4, #32
 204:	add	x1, x0, x2
 208:	str	x19, [x0, x2]
 20c:	str	x20, [x1, #8]
 210:	ldp	w0, w2, [x23, #16]
 214:	mov	w1, w0
 218:	add	x1, x1, #0x1
 21c:	cmp	x1, x2
 220:	b.hi	338 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x338>  // b.pmore
 224:	add	w0, w0, #0x1
 228:	ldp	x19, x20, [sp, #16]
 22c:	ldp	x21, x22, [sp, #32]
 230:	ldr	x27, [sp, #80]
 234:	str	w0, [x23, #16]
 238:	ldp	x23, x24, [sp, #48]
 23c:	ldp	x29, x30, [sp], #96
 240:	ret
 244:	mov	w20, #0x0                   	// #0
 248:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 24c:	mov	x2, #0x0                   	// #0
 250:	mov	x1, x26
 254:	mov	x0, x25
 258:	mov	x3, #0x10                  	// #16
 25c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 260:	ldr	w2, [x23, #16]
 264:	b	144 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x144>
 268:	mov	w20, #0x1                   	// #1
 26c:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 270:	mov	w20, #0x2                   	// #2
 274:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 278:	mov	w20, #0x3                   	// #3
 27c:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 280:	mov	w20, #0x4                   	// #4
 284:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 288:	mov	w20, #0x5                   	// #5
 28c:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 290:	mov	w20, #0x6                   	// #6
 294:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 298:	mov	w20, #0x7                   	// #7
 29c:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 2a0:	mov	w20, #0x8                   	// #8
 2a4:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 2a8:	mov	w20, #0x9                   	// #9
 2ac:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 2b0:	mov	w20, #0xa                   	// #10
 2b4:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 2b8:	mov	w20, #0xb                   	// #11
 2bc:	b	120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x120>
 2c0:	mov	w0, #0x5                   	// #5
 2c4:	b	1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x1e0>
 2c8:	mov	w0, #0x0                   	// #0
 2cc:	b	1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x1e0>
 2d0:	ldr	w4, [x23, #20]
 2d4:	add	x27, x23, #0x8
 2d8:	b	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x184>
 2dc:	mov	w0, #0x1                   	// #1
 2e0:	b	1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x1e0>
 2e4:	mov	x2, #0x0                   	// #0
 2e8:	mov	x0, x27
 2ec:	add	x1, x23, #0x18
 2f0:	mov	x3, #0x10                  	// #16
 2f4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 2f8:	ldr	w2, [x23, #16]
 2fc:	b	1fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x1fc>
 300:	mov	w0, #0x2                   	// #2
 304:	b	1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x1e0>
 308:	mov	w0, #0x3                   	// #3
 30c:	b	1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x1e0>
 310:	mov	w0, #0x4                   	// #4
 314:	b	1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x1e0>
 318:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 31c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 320:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 324:	add	x3, x3, #0x0
 328:	add	x1, x1, #0x0
 32c:	add	x0, x0, #0x0
 330:	mov	w2, #0x2dd                 	// #733
 334:	bl	0 <__assert_fail>
 338:	stp	x25, x26, [sp, #64]
 33c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 340:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 344:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 348:	add	x3, x3, #0x0
 34c:	add	x1, x1, #0x0
 350:	add	x0, x0, #0x0
 354:	mov	w2, #0x43                  	// #67
 358:	bl	0 <__assert_fail>
 35c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 360:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 364:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 368:	add	x3, x3, #0x0
 36c:	add	x1, x1, #0x0
 370:	add	x0, x0, #0x0
 374:	mov	w2, #0x99                  	// #153
 378:	stp	x25, x26, [sp, #64]
 37c:	str	x27, [sp, #80]
 380:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	ldr	x19, [x0]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	w1, [x19, #192]
  1c:	cbz	w1, 20c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x20c>
  20:	ldr	w2, [x19, #196]
  24:	cmp	w2, #0xb
  28:	b.hi	22c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x22c>  // b.pmore
  2c:	mov	x22, x0
  30:	add	x19, x19, #0x8
  34:	cbz	w2, 19c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x19c>
  38:	ldr	x0, [x19, #88]
  3c:	cmp	x20, x0
  40:	b.cc	19c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x19c>  // b.lo, b.ul, b.last
  44:	cmp	w2, #0x1
  48:	b.eq	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x184>  // b.none
  4c:	ldr	x0, [x19, #96]
  50:	cmp	x20, x0
  54:	b.cc	1c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1c4>  // b.lo, b.ul, b.last
  58:	cmp	w2, #0x2
  5c:	b.eq	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x184>  // b.none
  60:	ldr	x0, [x19, #104]
  64:	cmp	x20, x0
  68:	b.cc	1d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1d4>  // b.lo, b.ul, b.last
  6c:	cmp	w2, #0x3
  70:	b.eq	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x184>  // b.none
  74:	ldr	x0, [x19, #112]
  78:	cmp	x20, x0
  7c:	b.cc	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1dc>  // b.lo, b.ul, b.last
  80:	cmp	w2, #0x4
  84:	b.eq	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x184>  // b.none
  88:	ldr	x0, [x19, #120]
  8c:	cmp	x20, x0
  90:	b.cc	1e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1e4>  // b.lo, b.ul, b.last
  94:	cmp	w2, #0x5
  98:	b.eq	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x184>  // b.none
  9c:	ldr	x0, [x19, #128]
  a0:	cmp	x20, x0
  a4:	b.cc	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1ec>  // b.lo, b.ul, b.last
  a8:	cmp	w2, #0x6
  ac:	b.eq	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x184>  // b.none
  b0:	ldr	x0, [x19, #136]
  b4:	cmp	x20, x0
  b8:	b.cc	1f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1f4>  // b.lo, b.ul, b.last
  bc:	cmp	w2, #0x7
  c0:	b.eq	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x184>  // b.none
  c4:	ldr	x0, [x19, #144]
  c8:	cmp	x20, x0
  cc:	b.cc	1fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1fc>  // b.lo, b.ul, b.last
  d0:	cmp	w2, #0x8
  d4:	b.eq	1cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1cc>  // b.none
  d8:	ldr	x0, [x19, #152]
  dc:	cmp	x20, x0
  e0:	b.cc	1cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1cc>  // b.lo, b.ul, b.last
  e4:	cmp	w2, #0x9
  e8:	b.eq	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x184>  // b.none
  ec:	ldr	x0, [x19, #160]
  f0:	cmp	x20, x0
  f4:	b.cc	204 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x204>  // b.lo, b.ul, b.last
  f8:	cmp	w2, #0xa
  fc:	b.eq	184 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x184>  // b.none
 100:	ldr	x0, [x19, #168]
 104:	cmp	x20, x0
 108:	cset	w1, cs  // cs = hs, nlast
 10c:	add	w1, w1, #0xa
 110:	ldr	w0, [x22, #20]
 114:	mov	x21, #0x0                   	// #0
 118:	bfxil	x21, x2, #0, #32
 11c:	str	wzr, [x22, #16]
 120:	bfi	x21, x1, #32, #32
 124:	cbz	w0, 1a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x1a4>
 128:	mov	x1, #0x0                   	// #0
 12c:	ldr	x0, [x22, #8]
 130:	add	x2, x0, x1
 134:	str	x19, [x0, x1]
 138:	str	x21, [x2, #8]
 13c:	ldp	w1, w2, [x22, #16]
 140:	mov	w0, w1
 144:	add	x0, x0, #0x1
 148:	cmp	x0, x2
 14c:	b.hi	24c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x24c>  // b.pmore
 150:	add	w1, w1, #0x1
 154:	str	w1, [x22, #16]
 158:	cbz	w1, 18c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x18c>
 15c:	ldr	x0, [x22, #8]
 160:	ldp	w1, w0, [x0, #8]
 164:	cmp	w0, w1
 168:	b.cs	18c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x18c>  // b.hs, b.nlast
 16c:	mov	x1, x20
 170:	mov	x0, x22
 174:	ldp	x19, x20, [sp, #16]
 178:	ldp	x21, x22, [sp, #32]
 17c:	ldp	x29, x30, [sp], #48
 180:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 184:	mov	w1, w2
 188:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 18c:	ldp	x19, x20, [sp, #16]
 190:	ldp	x21, x22, [sp, #32]
 194:	ldp	x29, x30, [sp], #48
 198:	ret
 19c:	mov	w1, #0x0                   	// #0
 1a0:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 1a4:	add	x1, x22, #0x18
 1a8:	add	x0, x22, #0x8
 1ac:	mov	x3, #0x10                  	// #16
 1b0:	mov	x2, #0x0                   	// #0
 1b4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 1b8:	ldr	w1, [x22, #16]
 1bc:	lsl	x1, x1, #4
 1c0:	b	12c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x12c>
 1c4:	mov	w1, #0x1                   	// #1
 1c8:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 1cc:	mov	w1, #0x8                   	// #8
 1d0:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 1d4:	mov	w1, #0x2                   	// #2
 1d8:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 1dc:	mov	w1, #0x3                   	// #3
 1e0:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 1e4:	mov	w1, #0x4                   	// #4
 1e8:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 1ec:	mov	w1, #0x5                   	// #5
 1f0:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 1f4:	mov	w1, #0x6                   	// #6
 1f8:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 1fc:	mov	w1, #0x7                   	// #7
 200:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 204:	mov	w1, #0x9                   	// #9
 208:	b	110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x110>
 20c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 210:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 214:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 218:	add	x3, x3, #0x0
 21c:	add	x1, x1, #0x0
 220:	add	x0, x0, #0x0
 224:	mov	w2, #0x3e9                 	// #1001
 228:	bl	0 <__assert_fail>
 22c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 230:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 234:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 238:	add	x3, x3, #0x0
 23c:	add	x1, x1, #0x0
 240:	add	x0, x0, #0x0
 244:	mov	w2, #0x2cb                 	// #715
 248:	bl	0 <__assert_fail>
 24c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 250:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 254:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
 258:	add	x3, x3, #0x0
 25c:	add	x1, x1, #0x0
 260:	add	x0, x0, #0x0
 264:	mov	w2, #0x43                  	// #67
 268:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	cbz	w1, 638 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x638>
  18:	mov	x23, x0
  1c:	mov	w21, w1
  20:	mov	x19, x0
  24:	subs	w22, w1, #0x1
  28:	ldr	x20, [x23], #8
  2c:	b.ne	2b4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x2b4>  // b.any
  30:	ldr	w0, [x20, #192]
  34:	cbz	w0, 6e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x6e8>
  38:	ldr	w0, [x19, #16]
  3c:	cbz	w0, 618 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x618>
  40:	ldr	x7, [x19, #8]
  44:	ldr	w3, [x20, #196]
  48:	ldr	w2, [x7, #12]
  4c:	adds	w4, w2, #0x1
  50:	b.cs	678 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x678>  // b.hs, b.nlast
  54:	cmp	w3, #0xb
  58:	b.hi	698 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x698>  // b.pmore
  5c:	sub	w6, w3, #0x1
  60:	cmp	w6, #0xb
  64:	b.hi	6c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x6c8>  // b.pmore
  68:	cmp	w3, w4
  6c:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
  70:	mov	w4, w4
  74:	add	x0, x20, #0x8
  78:	add	x1, x20, w2, uxtw #3
  7c:	add	w5, w2, #0x2
  80:	add	x8, x0, x4, lsl #3
  84:	cmp	w3, w5
  88:	ldr	x9, [x0, x4, lsl #3]
  8c:	str	x9, [x1, #8]
  90:	ldr	x8, [x8, #88]
  94:	str	x8, [x1, #96]
  98:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
  9c:	add	x4, x20, x4, lsl #3
  a0:	add	x8, x0, x5, lsl #3
  a4:	ldr	x9, [x0, x5, lsl #3]
  a8:	add	w1, w2, #0x3
  ac:	str	x9, [x4, #8]
  b0:	cmp	w3, w1
  b4:	ldr	x8, [x8, #88]
  b8:	str	x8, [x4, #96]
  bc:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
  c0:	add	x5, x20, x5, lsl #3
  c4:	add	x8, x0, x1, lsl #3
  c8:	ldr	x9, [x0, x1, lsl #3]
  cc:	add	w4, w2, #0x4
  d0:	str	x9, [x5, #8]
  d4:	cmp	w3, w4
  d8:	ldr	x8, [x8, #88]
  dc:	str	x8, [x5, #96]
  e0:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
  e4:	add	x1, x20, x1, lsl #3
  e8:	add	x8, x0, x4, lsl #3
  ec:	ldr	x9, [x0, x4, lsl #3]
  f0:	add	w5, w2, #0x5
  f4:	str	x9, [x1, #8]
  f8:	cmp	w3, w5
  fc:	ldr	x8, [x8, #88]
 100:	str	x8, [x1, #96]
 104:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
 108:	mov	w1, w5
 10c:	add	x4, x20, x4, lsl #3
 110:	add	w5, w2, #0x6
 114:	add	x8, x0, x1, lsl #3
 118:	cmp	w3, w5
 11c:	ldr	x9, [x0, x1, lsl #3]
 120:	str	x9, [x4, #8]
 124:	ldr	x8, [x8, #88]
 128:	str	x8, [x4, #96]
 12c:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
 130:	mov	w4, w5
 134:	add	x1, x20, x1, lsl #3
 138:	add	w5, w2, #0x7
 13c:	add	x8, x0, x4, lsl #3
 140:	cmp	w3, w5
 144:	ldr	x9, [x0, x4, lsl #3]
 148:	str	x9, [x1, #8]
 14c:	ldr	x8, [x8, #88]
 150:	str	x8, [x1, #96]
 154:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
 158:	mov	w1, w5
 15c:	add	x4, x20, x4, lsl #3
 160:	add	w5, w2, #0x8
 164:	add	x8, x0, x1, lsl #3
 168:	cmp	w3, w5
 16c:	ldr	x9, [x0, x1, lsl #3]
 170:	str	x9, [x4, #8]
 174:	ldr	x8, [x8, #88]
 178:	str	x8, [x4, #96]
 17c:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
 180:	mov	w4, w5
 184:	add	x1, x20, x1, lsl #3
 188:	add	w5, w2, #0x9
 18c:	add	x8, x0, x4, lsl #3
 190:	cmp	w3, w5
 194:	ldr	x9, [x0, x4, lsl #3]
 198:	str	x9, [x1, #8]
 19c:	ldr	x8, [x8, #88]
 1a0:	str	x8, [x1, #96]
 1a4:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
 1a8:	mov	w1, w5
 1ac:	add	x4, x20, x4, lsl #3
 1b0:	add	w5, w2, #0xa
 1b4:	add	x8, x0, x1, lsl #3
 1b8:	cmp	w3, w5
 1bc:	ldr	x9, [x0, x1, lsl #3]
 1c0:	str	x9, [x4, #8]
 1c4:	ldr	x8, [x8, #88]
 1c8:	str	x8, [x4, #96]
 1cc:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
 1d0:	mov	w4, w5
 1d4:	add	x1, x20, x1, lsl #3
 1d8:	add	w2, w2, #0xb
 1dc:	add	x5, x0, x4, lsl #3
 1e0:	cmp	w3, w2
 1e4:	ldr	x3, [x0, x4, lsl #3]
 1e8:	str	x3, [x1, #8]
 1ec:	ldr	x3, [x5, #88]
 1f0:	str	x3, [x1, #96]
 1f4:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
 1f8:	add	x4, x20, x4, lsl #3
 1fc:	add	x1, x0, x2, lsl #3
 200:	ldr	x0, [x0, x2, lsl #3]
 204:	str	x0, [x4, #8]
 208:	ldr	x0, [x1, #88]
 20c:	str	x0, [x4, #96]
 210:	str	w6, [x20, #196]
 214:	ldr	w0, [x19, #16]
 218:	cbz	w0, 618 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x618>
 21c:	str	w6, [x7, #8]
 220:	cbz	w6, 550 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x550>
 224:	ldr	w1, [x19, #16]
 228:	cbz	w1, 2a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x2a0>
 22c:	ldr	x0, [x19, #8]
 230:	ldp	w2, w3, [x0, #8]
 234:	cmp	w3, w2
 238:	b.cs	2a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x2a0>  // b.hs, b.nlast
 23c:	cmp	w1, w22
 240:	mov	w1, w1
 244:	mov	w22, w22
 248:	b.ls	658 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x658>  // b.plast
 24c:	lsl	x22, x22, #4
 250:	cmp	x1, w21, uxtw
 254:	add	x1, x0, x22
 258:	mov	w2, w21
 25c:	ldr	x3, [x0, x22]
 260:	ldr	w1, [x1, #12]
 264:	b.ls	618 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x618>  // b.plast
 268:	lsl	x2, x2, #4
 26c:	ldr	x1, [x3, x1, lsl #3]
 270:	add	x3, x0, x2
 274:	and	x4, x1, #0xffffffffffffffc0
 278:	and	x1, x1, #0x3f
 27c:	str	x4, [x0, x2]
 280:	add	w1, w1, #0x1
 284:	str	w1, [x3, #8]
 288:	ldr	w0, [x19, #16]
 28c:	cmp	w21, w0
 290:	b.cs	618 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x618>  // b.hs, b.nlast
 294:	ldr	x0, [x19, #8]
 298:	add	x2, x0, x2
 29c:	str	wzr, [x2, #12]
 2a0:	ldp	x19, x20, [sp, #16]
 2a4:	ldp	x21, x22, [sp, #32]
 2a8:	ldr	x23, [sp, #48]
 2ac:	ldp	x29, x30, [sp], #64
 2b0:	ret
 2b4:	ldr	w1, [x0, #16]
 2b8:	mov	w8, w22
 2bc:	cmp	x1, w22, uxtw
 2c0:	b.ls	658 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x658>  // b.plast
 2c4:	ldr	x6, [x0, #8]
 2c8:	lsl	x1, x8, #4
 2cc:	add	x7, x6, x1
 2d0:	ldr	x2, [x6, x1]
 2d4:	ldr	w3, [x7, #8]
 2d8:	cmp	w3, #0x1
 2dc:	b.eq	5d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x5d4>  // b.none
 2e0:	ldr	w0, [x7, #12]
 2e4:	adds	w1, w0, #0x1
 2e8:	b.cs	6b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x6b8>  // b.hs, b.nlast
 2ec:	cmp	w3, #0xc
 2f0:	b.hi	708 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x708>  // b.pmore
 2f4:	sub	w9, w3, #0x1
 2f8:	cmp	w9, #0xc
 2fc:	b.hi	718 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x718>  // b.pmore
 300:	cmp	w3, w1
 304:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 308:	mov	w1, w1
 30c:	add	x5, x2, w0, uxtw #3
 310:	add	x10, x1, #0xc
 314:	add	w4, w0, #0x2
 318:	cmp	w3, w4
 31c:	ldr	x11, [x2, x1, lsl #3]
 320:	str	x11, [x2, w0, uxtw #3]
 324:	ldr	x10, [x2, x10, lsl #3]
 328:	str	x10, [x5, #96]
 32c:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 330:	add	x11, x4, #0xc
 334:	add	x10, x2, x1, lsl #3
 338:	ldr	x12, [x2, x4, lsl #3]
 33c:	str	x12, [x2, x1, lsl #3]
 340:	add	w5, w0, #0x3
 344:	ldr	x1, [x2, x11, lsl #3]
 348:	str	x1, [x10, #96]
 34c:	cmp	w3, w5
 350:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 354:	mov	w1, w5
 358:	add	x10, x2, x4, lsl #3
 35c:	add	x11, x1, #0xc
 360:	add	w5, w0, #0x4
 364:	cmp	w3, w5
 368:	ldr	x12, [x2, x1, lsl #3]
 36c:	str	x12, [x2, x4, lsl #3]
 370:	ldr	x4, [x2, x11, lsl #3]
 374:	str	x4, [x10, #96]
 378:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 37c:	mov	w4, w5
 380:	add	x10, x2, x1, lsl #3
 384:	add	x11, x4, #0xc
 388:	add	w5, w0, #0x5
 38c:	cmp	w3, w5
 390:	ldr	x12, [x2, x4, lsl #3]
 394:	str	x12, [x2, x1, lsl #3]
 398:	ldr	x1, [x2, x11, lsl #3]
 39c:	str	x1, [x10, #96]
 3a0:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 3a4:	mov	w1, w5
 3a8:	add	x10, x2, x4, lsl #3
 3ac:	add	x11, x1, #0xc
 3b0:	add	w5, w0, #0x6
 3b4:	cmp	w3, w5
 3b8:	ldr	x12, [x2, x1, lsl #3]
 3bc:	str	x12, [x2, x4, lsl #3]
 3c0:	ldr	x4, [x2, x11, lsl #3]
 3c4:	str	x4, [x10, #96]
 3c8:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 3cc:	mov	w4, w5
 3d0:	add	x10, x2, x1, lsl #3
 3d4:	add	x11, x4, #0xc
 3d8:	add	w5, w0, #0x7
 3dc:	cmp	w3, w5
 3e0:	ldr	x12, [x2, x4, lsl #3]
 3e4:	str	x12, [x2, x1, lsl #3]
 3e8:	ldr	x1, [x2, x11, lsl #3]
 3ec:	str	x1, [x10, #96]
 3f0:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 3f4:	mov	w1, w5
 3f8:	add	x10, x2, x4, lsl #3
 3fc:	add	x11, x1, #0xc
 400:	add	w5, w0, #0x8
 404:	cmp	w3, w5
 408:	ldr	x12, [x2, x1, lsl #3]
 40c:	str	x12, [x2, x4, lsl #3]
 410:	ldr	x4, [x2, x11, lsl #3]
 414:	str	x4, [x10, #96]
 418:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 41c:	mov	w4, w5
 420:	add	x10, x2, x1, lsl #3
 424:	add	x11, x4, #0xc
 428:	add	w5, w0, #0x9
 42c:	cmp	w3, w5
 430:	ldr	x12, [x2, x4, lsl #3]
 434:	str	x12, [x2, x1, lsl #3]
 438:	ldr	x1, [x2, x11, lsl #3]
 43c:	str	x1, [x10, #96]
 440:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 444:	mov	w1, w5
 448:	add	x10, x2, x4, lsl #3
 44c:	add	x11, x1, #0xc
 450:	add	w5, w0, #0xa
 454:	cmp	w3, w5
 458:	ldr	x12, [x2, x1, lsl #3]
 45c:	str	x12, [x2, x4, lsl #3]
 460:	ldr	x4, [x2, x11, lsl #3]
 464:	str	x4, [x10, #96]
 468:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 46c:	mov	w4, w5
 470:	add	x10, x2, x1, lsl #3
 474:	add	x11, x4, #0xc
 478:	add	w5, w0, #0xb
 47c:	cmp	w3, w5
 480:	ldr	x12, [x2, x4, lsl #3]
 484:	str	x12, [x2, x1, lsl #3]
 488:	ldr	x1, [x2, x11, lsl #3]
 48c:	str	x1, [x10, #96]
 490:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 494:	mov	w1, w5
 498:	add	x10, x2, x4, lsl #3
 49c:	add	x11, x1, #0xc
 4a0:	add	w5, w0, #0xc
 4a4:	cmp	w3, w5
 4a8:	ldr	x12, [x2, x1, lsl #3]
 4ac:	str	x12, [x2, x4, lsl #3]
 4b0:	ldr	x4, [x2, x11, lsl #3]
 4b4:	str	x4, [x10, #96]
 4b8:	b.eq	4d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4d4>  // b.none
 4bc:	add	x10, x5, #0xc
 4c0:	add	x4, x2, x1, lsl #3
 4c4:	ldr	x5, [x2, x5, lsl #3]
 4c8:	str	x5, [x2, x1, lsl #3]
 4cc:	ldr	x1, [x2, x10, lsl #3]
 4d0:	str	x1, [x4, #96]
 4d4:	str	w9, [x7, #8]
 4d8:	sub	w4, w21, #0x2
 4dc:	ldr	w1, [x19, #16]
 4e0:	mov	w5, w1
 4e4:	cmp	x4, w1, uxtw
 4e8:	b.cs	658 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x658>  // b.hs, b.nlast
 4ec:	lsl	x4, x4, #4
 4f0:	sub	w3, w3, #0x2
 4f4:	add	x7, x6, x4
 4f8:	tst	x3, #0xffffffc0
 4fc:	ldr	x6, [x6, x4]
 500:	ldr	w7, [x7, #12]
 504:	ldr	x4, [x6, x7, lsl #3]
 508:	b.ne	748 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x748>  // b.any
 50c:	and	x4, x4, #0xffffffffffffffc0
 510:	cmp	x8, x5
 514:	orr	x4, x4, x3
 518:	str	x4, [x6, x7, lsl #3]
 51c:	b.cs	618 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x618>  // b.hs, b.nlast
 520:	cmp	w0, w9
 524:	b.ne	228 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x228>  // b.any
 528:	add	x3, x3, #0xc
 52c:	mov	w1, w22
 530:	mov	x0, x19
 534:	ldr	x2, [x2, x3, lsl #3]
 538:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 53c:	mov	w1, w22
 540:	mov	x0, x23
 544:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 548:	ldr	w1, [x19, #16]
 54c:	b	228 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x228>
 550:	ldr	w0, [x20, #192]
 554:	cbz	w0, 6e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x6e8>
 558:	str	wzr, [x20, #192]
 55c:	stp	xzr, xzr, [x20]
 560:	ldr	w1, [x19, #20]
 564:	stp	xzr, xzr, [x20, #16]
 568:	ldr	w0, [x20, #196]
 56c:	stp	xzr, xzr, [x20, #32]
 570:	mov	w21, w0
 574:	stp	xzr, xzr, [x20, #48]
 578:	stp	xzr, xzr, [x20, #64]
 57c:	stp	xzr, xzr, [x20, #80]
 580:	stp	xzr, xzr, [x20, #96]
 584:	stp	xzr, xzr, [x20, #112]
 588:	stp	xzr, xzr, [x20, #128]
 58c:	stp	xzr, xzr, [x20, #144]
 590:	stp	xzr, xzr, [x20, #160]
 594:	stp	xzr, xzr, [x20, #176]
 598:	str	wzr, [x19, #16]
 59c:	cbz	w1, 5f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x5f4>
 5a0:	stp	x20, x21, [x7]
 5a4:	ldp	w0, w2, [x19, #16]
 5a8:	mov	w1, w0
 5ac:	add	x1, x1, #0x1
 5b0:	cmp	x1, x2
 5b4:	b.hi	728 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x728>  // b.pmore
 5b8:	add	w0, w0, #0x1
 5bc:	str	w0, [x19, #16]
 5c0:	ldp	x19, x20, [sp, #16]
 5c4:	ldp	x21, x22, [sp, #32]
 5c8:	ldr	x23, [sp, #48]
 5cc:	ldp	x29, x30, [sp], #64
 5d0:	ret
 5d4:	ldr	x3, [x20, #200]
 5d8:	mov	w1, w22
 5dc:	ldr	x4, [x3]
 5e0:	str	x4, [x2]
 5e4:	str	x2, [x3]
 5e8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5ec:	ldr	w1, [x19, #16]
 5f0:	b	228 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x228>
 5f4:	mov	x0, x23
 5f8:	add	x1, x19, #0x18
 5fc:	mov	x3, #0x10                  	// #16
 600:	mov	x2, #0x0                   	// #0
 604:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 608:	ldr	x0, [x19, #8]
 60c:	ldr	w7, [x19, #16]
 610:	add	x7, x0, x7, lsl #4
 614:	b	5a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x5a0>
 618:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 61c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 620:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 624:	add	x3, x3, #0x0
 628:	add	x1, x1, #0x0
 62c:	add	x0, x0, #0x0
 630:	mov	w2, #0x95                  	// #149
 634:	bl	0 <__assert_fail>
 638:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 63c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 640:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 644:	add	x3, x3, #0x0
 648:	add	x1, x1, #0x0
 64c:	add	x0, x0, #0x0
 650:	mov	w2, #0x77d                 	// #1917
 654:	bl	0 <__assert_fail>
 658:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 65c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 660:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 664:	add	x3, x3, #0x0
 668:	add	x1, x1, #0x0
 66c:	add	x0, x0, #0x0
 670:	mov	w2, #0x99                  	// #153
 674:	bl	0 <__assert_fail>
 678:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 67c:	add	x3, x3, #0x0
 680:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 684:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 688:	add	x1, x1, #0x0
 68c:	add	x0, x0, #0x0
 690:	mov	w2, #0xf8                  	// #248
 694:	bl	0 <__assert_fail>
 698:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 69c:	add	x3, x3, #0x0
 6a0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6a4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6a8:	add	x1, x1, #0x0
 6ac:	add	x0, x0, #0x0
 6b0:	mov	w2, #0xeb                  	// #235
 6b4:	bl	0 <__assert_fail>
 6b8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6bc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6c0:	add	x3, x3, #0x0
 6c4:	b	684 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x684>
 6c8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6cc:	add	x3, x3, #0x0
 6d0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6d4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6d8:	add	x1, x1, #0x0
 6dc:	add	x0, x0, #0x0
 6e0:	mov	w2, #0xec                  	// #236
 6e4:	bl	0 <__assert_fail>
 6e8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6ec:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6f0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 6f4:	add	x3, x3, #0x0
 6f8:	add	x1, x1, #0x0
 6fc:	add	x0, x0, #0x0
 700:	mov	w2, #0x3e9                 	// #1001
 704:	bl	0 <__assert_fail>
 708:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 70c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 710:	add	x3, x3, #0x0
 714:	b	6a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x6a4>
 718:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 71c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 720:	add	x3, x3, #0x0
 724:	b	6d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x6d4>
 728:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 72c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 730:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 734:	add	x3, x3, #0x0
 738:	add	x1, x1, #0x0
 73c:	add	x0, x0, #0x0
 740:	mov	w2, #0x43                  	// #67
 744:	bl	0 <__assert_fail>
 748:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 74c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 750:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 754:	add	x3, x3, #0x0
 758:	add	x1, x1, #0x0
 75c:	add	x0, x0, #0x0
 760:	mov	w2, #0xba                  	// #186
 764:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	sub	w12, w1, #0x1
   8:	mov	x29, sp
   c:	cbz	w12, bd8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xbd8>
  10:	mov	w16, w12
  14:	sxtw	x11, w12
  18:	mov	w15, #0x8                   	// #8
  1c:	stp	x19, x20, [sp, #16]
  20:	ldr	w5, [x2, x11, lsl #2]
  24:	ldr	w6, [x3, x11, lsl #2]
  28:	sub	w16, w16, #0x1
  2c:	cmp	w5, w6
  30:	b.eq	5e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5e0>  // b.none
  34:	cmn	w16, #0x1
  38:	b.eq	5e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5e4>  // b.none
  3c:	sxtw	x10, w16
  40:	ldr	x4, [x0, x11, lsl #3]
  44:	b	324 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x324>
  48:	cmp	w6, w7
  4c:	str	w6, [sp, #60]
  50:	sub	w9, w15, w5
  54:	csel	w6, w6, w7, ls  // ls = plast
  58:	cmp	w9, w6
  5c:	b.cc	5ec <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5ec>  // b.lo, b.ul, b.last
  60:	add	w9, w5, w6
  64:	cmp	w9, #0x8
  68:	b.hi	c94 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc94>  // b.pmore
  6c:	sub	w9, w5, #0x1
  70:	cbz	w5, 1cc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1cc>
  74:	ubfiz	x30, x9, #4, #32
  78:	add	w13, w6, w9
  7c:	add	x17, x13, #0x10
  80:	add	x18, x4, w9, uxtw #3
  84:	lsl	x13, x13, #4
  88:	sub	w14, w5, #0x2
  8c:	ldr	q0, [x4, x30]
  90:	str	q0, [x4, x13]
  94:	ldr	x13, [x18, #128]
  98:	str	x13, [x4, x17, lsl #3]
  9c:	cbz	w9, 1cc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1cc>
  a0:	ubfiz	x30, x14, #4, #32
  a4:	add	w9, w6, w14
  a8:	add	x17, x9, #0x10
  ac:	add	x18, x4, w14, uxtw #3
  b0:	lsl	x9, x9, #4
  b4:	sub	w13, w5, #0x3
  b8:	ldr	q0, [x4, x30]
  bc:	str	q0, [x4, x9]
  c0:	ldr	x9, [x18, #128]
  c4:	str	x9, [x4, x17, lsl #3]
  c8:	cbz	w14, 1cc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1cc>
  cc:	ubfiz	x30, x13, #4, #32
  d0:	add	w9, w6, w13
  d4:	add	x17, x9, #0x10
  d8:	add	x18, x4, w13, uxtw #3
  dc:	lsl	x9, x9, #4
  e0:	sub	w14, w5, #0x4
  e4:	ldr	q0, [x4, x30]
  e8:	str	q0, [x4, x9]
  ec:	ldr	x9, [x18, #128]
  f0:	str	x9, [x4, x17, lsl #3]
  f4:	cbz	w13, 1cc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1cc>
  f8:	ubfiz	x30, x14, #4, #32
  fc:	add	w9, w6, w14
 100:	add	x17, x9, #0x10
 104:	add	x18, x4, w14, uxtw #3
 108:	lsl	x9, x9, #4
 10c:	sub	w13, w5, #0x5
 110:	ldr	q0, [x4, x30]
 114:	str	q0, [x4, x9]
 118:	ldr	x9, [x18, #128]
 11c:	str	x9, [x4, x17, lsl #3]
 120:	cbz	w14, 1cc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1cc>
 124:	ubfiz	x30, x13, #4, #32
 128:	add	w9, w6, w13
 12c:	add	x17, x9, #0x10
 130:	add	x18, x4, w13, uxtw #3
 134:	lsl	x9, x9, #4
 138:	sub	w14, w5, #0x6
 13c:	ldr	q0, [x4, x30]
 140:	str	q0, [x4, x9]
 144:	ldr	x9, [x18, #128]
 148:	str	x9, [x4, x17, lsl #3]
 14c:	cbz	w13, 1cc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1cc>
 150:	ubfiz	x19, x14, #4, #32
 154:	add	w9, w6, w14
 158:	add	x17, x9, #0x10
 15c:	add	x18, x4, w14, uxtw #3
 160:	lsl	x9, x9, #4
 164:	sub	w13, w5, #0x7
 168:	ldr	q0, [x4, x19]
 16c:	str	q0, [x4, x9]
 170:	ldr	x9, [x18, #128]
 174:	str	x9, [x4, x17, lsl #3]
 178:	cbz	w14, 1cc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1cc>
 17c:	ubfiz	x18, x13, #4, #32
 180:	add	w9, w6, w13
 184:	add	x14, x9, #0x10
 188:	add	x17, x4, w13, uxtw #3
 18c:	lsl	x9, x9, #4
 190:	sub	w5, w5, #0x8
 194:	ldr	q0, [x4, x18]
 198:	str	q0, [x4, x9]
 19c:	ldr	x9, [x17, #128]
 1a0:	str	x9, [x4, x14, lsl #3]
 1a4:	cbz	w13, 1cc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1cc>
 1a8:	ubfiz	x14, x5, #4, #32
 1ac:	add	w9, w6, w5
 1b0:	add	x13, x9, #0x10
 1b4:	add	x5, x4, w5, uxtw #3
 1b8:	lsl	x9, x9, #4
 1bc:	ldr	q0, [x4, x14]
 1c0:	str	q0, [x4, x9]
 1c4:	ldr	x5, [x5, #128]
 1c8:	str	x5, [x4, x13, lsl #3]
 1cc:	cmp	w7, #0x8
 1d0:	sub	w9, w7, w6
 1d4:	b.hi	c20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc20>  // b.pmore
 1d8:	cmp	w6, #0x8
 1dc:	b.hi	c74 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc74>  // b.pmore
 1e0:	cmp	w7, w9
 1e4:	b.eq	2fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2fc>  // b.none
 1e8:	ubfiz	x14, x9, #4, #32
 1ec:	add	x13, x8, w9, uxtw #3
 1f0:	add	w5, w9, #0x1
 1f4:	cmp	w7, w5
 1f8:	ldr	q0, [x8, x14]
 1fc:	str	q0, [x4]
 200:	ldr	x13, [x13, #128]
 204:	str	x13, [x4, #128]
 208:	b.eq	2fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2fc>  // b.none
 20c:	ubfiz	x14, x5, #4, #32
 210:	add	x5, x8, w5, uxtw #3
 214:	add	w13, w9, #0x2
 218:	cmp	w7, w13
 21c:	ldr	q0, [x8, x14]
 220:	str	q0, [x4, #16]
 224:	ldr	x5, [x5, #128]
 228:	str	x5, [x4, #136]
 22c:	b.eq	2fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2fc>  // b.none
 230:	ubfiz	x14, x13, #4, #32
 234:	add	x13, x8, w13, uxtw #3
 238:	add	w5, w9, #0x3
 23c:	cmp	w7, w5
 240:	ldr	q0, [x8, x14]
 244:	str	q0, [x4, #32]
 248:	ldr	x13, [x13, #128]
 24c:	str	x13, [x4, #144]
 250:	b.eq	2fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2fc>  // b.none
 254:	ubfiz	x14, x5, #4, #32
 258:	add	x5, x8, w5, uxtw #3
 25c:	add	w13, w9, #0x4
 260:	cmp	w7, w13
 264:	ldr	q0, [x8, x14]
 268:	str	q0, [x4, #48]
 26c:	ldr	x5, [x5, #128]
 270:	str	x5, [x4, #152]
 274:	b.eq	2fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2fc>  // b.none
 278:	ubfiz	x14, x13, #4, #32
 27c:	add	x13, x8, w13, uxtw #3
 280:	add	w5, w9, #0x5
 284:	cmp	w7, w5
 288:	ldr	q0, [x8, x14]
 28c:	str	q0, [x4, #64]
 290:	ldr	x13, [x13, #128]
 294:	str	x13, [x4, #160]
 298:	b.eq	2fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2fc>  // b.none
 29c:	ubfiz	x14, x5, #4, #32
 2a0:	add	x5, x8, w5, uxtw #3
 2a4:	add	w13, w9, #0x6
 2a8:	cmp	w7, w13
 2ac:	ldr	q0, [x8, x14]
 2b0:	str	q0, [x4, #80]
 2b4:	ldr	x5, [x5, #128]
 2b8:	str	x5, [x4, #168]
 2bc:	b.eq	2fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2fc>  // b.none
 2c0:	ubfiz	x14, x13, #4, #32
 2c4:	add	x13, x8, w13, uxtw #3
 2c8:	add	w5, w9, #0x7
 2cc:	cmp	w7, w5
 2d0:	ldr	q0, [x8, x14]
 2d4:	str	q0, [x4, #96]
 2d8:	ldr	x7, [x13, #128]
 2dc:	str	x7, [x4, #176]
 2e0:	b.eq	2fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2fc>  // b.none
 2e4:	ubfiz	x7, x5, #4, #32
 2e8:	add	x5, x8, w5, uxtw #3
 2ec:	ldr	q0, [x8, x7]
 2f0:	str	q0, [x4, #112]
 2f4:	ldr	x5, [x5, #128]
 2f8:	str	x5, [x4, #184]
 2fc:	str	w9, [x2, x10, lsl #2]
 300:	ldr	w5, [x2, x11, lsl #2]
 304:	add	w5, w6, w5
 308:	str	w5, [x2, x11, lsl #2]
 30c:	ldr	w6, [x3, x11, lsl #2]
 310:	cmp	w5, w6
 314:	b.cs	5e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5e0>  // b.hs, b.nlast
 318:	sub	x10, x10, #0x1
 31c:	cmn	w10, #0x1
 320:	b.eq	5e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5e0>  // b.none
 324:	ldr	w7, [x2, x10, lsl #2]
 328:	sub	w6, w6, w5
 32c:	stp	w5, w7, [sp, #44]
 330:	cmp	w6, #0x0
 334:	ldr	x8, [x0, x10, lsl #3]
 338:	b.gt	48 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x48>
 33c:	neg	w6, w6
 340:	str	w6, [sp, #60]
 344:	cmp	w6, w5
 348:	csel	w6, w6, w5, ls  // ls = plast
 34c:	subs	w9, w15, w7
 350:	cmp	w15, w7
 354:	cset	w13, cc  // cc = lo, ul, last
 358:	cmp	w9, w6
 35c:	b.cc	c08 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc08>  // b.lo, b.ul, b.last
 360:	cmp	w6, #0x8
 364:	b.hi	c20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc20>  // b.pmore
 368:	add	w9, w7, w6
 36c:	cmp	w9, #0x8
 370:	b.hi	c74 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc74>  // b.pmore
 374:	cbz	w6, c18 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc18>
 378:	ldr	q0, [x4]
 37c:	ubfiz	x17, x7, #4, #32
 380:	add	x14, x8, w7, uxtw #3
 384:	cmp	w6, #0x1
 388:	add	w13, w7, #0x1
 38c:	str	q0, [x8, x17]
 390:	ldr	x17, [x4, #128]
 394:	str	x17, [x14, #128]
 398:	b.eq	48c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x48c>  // b.none
 39c:	ldr	q0, [x4, #16]
 3a0:	ubfiz	x17, x13, #4, #32
 3a4:	add	x13, x8, w13, uxtw #3
 3a8:	cmp	w6, #0x2
 3ac:	add	w14, w7, #0x2
 3b0:	str	q0, [x8, x17]
 3b4:	ldr	x17, [x4, #136]
 3b8:	str	x17, [x13, #128]
 3bc:	b.eq	48c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x48c>  // b.none
 3c0:	ldr	q0, [x4, #32]
 3c4:	ubfiz	x17, x14, #4, #32
 3c8:	add	x14, x8, w14, uxtw #3
 3cc:	cmp	w6, #0x3
 3d0:	add	w13, w7, #0x3
 3d4:	str	q0, [x8, x17]
 3d8:	ldr	x17, [x4, #144]
 3dc:	str	x17, [x14, #128]
 3e0:	b.eq	48c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x48c>  // b.none
 3e4:	ldr	q0, [x4, #48]
 3e8:	ubfiz	x17, x13, #4, #32
 3ec:	add	x13, x8, w13, uxtw #3
 3f0:	cmp	w6, #0x4
 3f4:	add	w14, w7, #0x4
 3f8:	str	q0, [x8, x17]
 3fc:	ldr	x17, [x4, #152]
 400:	str	x17, [x13, #128]
 404:	b.eq	48c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x48c>  // b.none
 408:	ldr	q0, [x4, #64]
 40c:	ubfiz	x17, x14, #4, #32
 410:	add	x14, x8, w14, uxtw #3
 414:	cmp	w6, #0x5
 418:	add	w13, w7, #0x5
 41c:	str	q0, [x8, x17]
 420:	ldr	x17, [x4, #160]
 424:	str	x17, [x14, #128]
 428:	b.eq	48c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x48c>  // b.none
 42c:	ldr	q0, [x4, #80]
 430:	ubfiz	x17, x13, #4, #32
 434:	add	x13, x8, w13, uxtw #3
 438:	cmp	w6, #0x6
 43c:	add	w14, w7, #0x6
 440:	str	q0, [x8, x17]
 444:	ldr	x17, [x4, #168]
 448:	str	x17, [x13, #128]
 44c:	b.eq	48c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x48c>  // b.none
 450:	ldr	q0, [x4, #96]
 454:	ubfiz	x13, x14, #4, #32
 458:	add	x14, x8, w14, uxtw #3
 45c:	add	w7, w7, #0x7
 460:	cmp	w6, #0x7
 464:	str	q0, [x8, x13]
 468:	ldr	x13, [x4, #176]
 46c:	str	x13, [x14, #128]
 470:	b.eq	48c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x48c>  // b.none
 474:	ldr	q0, [x4, #112]
 478:	ubfiz	x13, x7, #4, #32
 47c:	add	x7, x8, w7, uxtw #3
 480:	str	q0, [x8, x13]
 484:	ldr	x8, [x4, #184]
 488:	str	x8, [x7, #128]
 48c:	cmp	w5, #0x8
 490:	sub	w7, w5, w6
 494:	b.hi	c20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc20>  // b.pmore
 498:	cmp	w7, #0x8
 49c:	b.hi	c74 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc74>  // b.pmore
 4a0:	cmp	w5, w6
 4a4:	b.eq	5bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5bc>  // b.none
 4a8:	ubfiz	x13, x6, #4, #32
 4ac:	add	x8, x4, w6, uxtw #3
 4b0:	add	w7, w6, #0x1
 4b4:	cmp	w5, w7
 4b8:	ldr	q0, [x4, x13]
 4bc:	str	q0, [x4]
 4c0:	ldr	x8, [x8, #128]
 4c4:	str	x8, [x4, #128]
 4c8:	b.eq	5bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5bc>  // b.none
 4cc:	ubfiz	x13, x7, #4, #32
 4d0:	add	x7, x4, w7, uxtw #3
 4d4:	add	w8, w6, #0x2
 4d8:	cmp	w5, w8
 4dc:	ldr	q0, [x4, x13]
 4e0:	str	q0, [x4, #16]
 4e4:	ldr	x7, [x7, #128]
 4e8:	str	x7, [x4, #136]
 4ec:	b.eq	5bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5bc>  // b.none
 4f0:	ubfiz	x13, x8, #4, #32
 4f4:	add	x8, x4, w8, uxtw #3
 4f8:	add	w7, w6, #0x3
 4fc:	cmp	w5, w7
 500:	ldr	q0, [x4, x13]
 504:	str	q0, [x4, #32]
 508:	ldr	x8, [x8, #128]
 50c:	str	x8, [x4, #144]
 510:	b.eq	5bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5bc>  // b.none
 514:	ubfiz	x13, x7, #4, #32
 518:	add	x7, x4, w7, uxtw #3
 51c:	add	w8, w6, #0x4
 520:	cmp	w5, w8
 524:	ldr	q0, [x4, x13]
 528:	str	q0, [x4, #48]
 52c:	ldr	x7, [x7, #128]
 530:	str	x7, [x4, #152]
 534:	b.eq	5bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5bc>  // b.none
 538:	ubfiz	x13, x8, #4, #32
 53c:	add	x8, x4, w8, uxtw #3
 540:	add	w7, w6, #0x5
 544:	cmp	w5, w7
 548:	ldr	q0, [x4, x13]
 54c:	str	q0, [x4, #64]
 550:	ldr	x8, [x8, #128]
 554:	str	x8, [x4, #160]
 558:	b.eq	5bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5bc>  // b.none
 55c:	ubfiz	x13, x7, #4, #32
 560:	add	x7, x4, w7, uxtw #3
 564:	add	w8, w6, #0x6
 568:	cmp	w5, w8
 56c:	ldr	q0, [x4, x13]
 570:	str	q0, [x4, #80]
 574:	ldr	x7, [x7, #128]
 578:	str	x7, [x4, #168]
 57c:	b.eq	5bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5bc>  // b.none
 580:	ubfiz	x13, x8, #4, #32
 584:	add	x8, x4, w8, uxtw #3
 588:	add	w7, w6, #0x7
 58c:	cmp	w5, w7
 590:	ldr	q0, [x4, x13]
 594:	str	q0, [x4, #96]
 598:	ldr	x5, [x8, #128]
 59c:	str	x5, [x4, #176]
 5a0:	b.eq	5bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5bc>  // b.none
 5a4:	ubfiz	x5, x7, #4, #32
 5a8:	add	x7, x4, w7, uxtw #3
 5ac:	ldr	q0, [x4, x5]
 5b0:	str	q0, [x4, #112]
 5b4:	ldr	x5, [x7, #128]
 5b8:	str	x5, [x4, #184]
 5bc:	str	w9, [x2, x10, lsl #2]
 5c0:	neg	w6, w6
 5c4:	ldr	w5, [x2, x11, lsl #2]
 5c8:	add	w5, w6, w5
 5cc:	str	w5, [x2, x11, lsl #2]
 5d0:	ldr	w6, [x3, x11, lsl #2]
 5d4:	cmp	w5, w6
 5d8:	b.cc	318 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x318>  // b.lo, b.ul, b.last
 5dc:	nop
 5e0:	cbz	w16, 5f4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5f4>
 5e4:	sub	x11, x11, #0x1
 5e8:	b	20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x20>
 5ec:	mov	w6, w9
 5f0:	b	6c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x6c>
 5f4:	cbz	w1, c68 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc68>
 5f8:	cbz	w12, bd4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xbd4>
 5fc:	mov	x11, #0x0                   	// #0
 600:	mov	w17, #0x0                   	// #0
 604:	mov	w16, #0x8                   	// #8
 608:	ldr	w6, [x2, x11, lsl #2]
 60c:	add	w17, w17, #0x1
 610:	ldr	w5, [x3, x11, lsl #2]
 614:	cmp	w6, w5
 618:	b.eq	bc8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xbc8>  // b.none
 61c:	cmp	w1, w17
 620:	b.eq	bc8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xbc8>  // b.none
 624:	mov	w10, w17
 628:	ldr	x8, [x0, x11, lsl #3]
 62c:	b	90c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x90c>
 630:	cmp	w5, w6
 634:	str	w5, [sp, #60]
 638:	sub	w13, w16, w7
 63c:	csel	w5, w5, w6, ls  // ls = plast
 640:	cmp	w13, w5
 644:	b.cc	c40 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc40>  // b.lo, b.ul, b.last
 648:	add	w13, w7, w5
 64c:	cmp	w13, #0x8
 650:	b.hi	c94 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc94>  // b.pmore
 654:	sub	w14, w7, #0x1
 658:	cbz	w7, 7b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7b4>
 65c:	ubfiz	x20, x14, #4, #32
 660:	add	w15, w5, w14
 664:	add	x30, x15, #0x10
 668:	add	x19, x4, w14, uxtw #3
 66c:	lsl	x15, x15, #4
 670:	sub	w18, w7, #0x2
 674:	ldr	q0, [x4, x20]
 678:	str	q0, [x4, x15]
 67c:	ldr	x15, [x19, #128]
 680:	str	x15, [x4, x30, lsl #3]
 684:	cbz	w14, 7b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7b4>
 688:	ubfiz	x30, x18, #4, #32
 68c:	add	w14, w5, w18
 690:	add	x19, x14, #0x10
 694:	add	x20, x4, w18, uxtw #3
 698:	lsl	x14, x14, #4
 69c:	sub	w15, w7, #0x3
 6a0:	ldr	q0, [x4, x30]
 6a4:	str	q0, [x4, x14]
 6a8:	ldr	x14, [x20, #128]
 6ac:	str	x14, [x4, x19, lsl #3]
 6b0:	cbz	w18, 7b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7b4>
 6b4:	ubfiz	x30, x15, #4, #32
 6b8:	add	w14, w5, w15
 6bc:	add	x19, x14, #0x10
 6c0:	add	x20, x4, w15, uxtw #3
 6c4:	lsl	x14, x14, #4
 6c8:	sub	w18, w7, #0x4
 6cc:	ldr	q0, [x4, x30]
 6d0:	str	q0, [x4, x14]
 6d4:	ldr	x14, [x20, #128]
 6d8:	str	x14, [x4, x19, lsl #3]
 6dc:	cbz	w15, 7b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7b4>
 6e0:	ubfiz	x30, x18, #4, #32
 6e4:	add	w14, w5, w18
 6e8:	add	x19, x14, #0x10
 6ec:	add	x20, x4, w18, uxtw #3
 6f0:	lsl	x14, x14, #4
 6f4:	sub	w15, w7, #0x5
 6f8:	ldr	q0, [x4, x30]
 6fc:	str	q0, [x4, x14]
 700:	ldr	x14, [x20, #128]
 704:	str	x14, [x4, x19, lsl #3]
 708:	cbz	w18, 7b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7b4>
 70c:	ubfiz	x30, x15, #4, #32
 710:	add	w14, w5, w15
 714:	add	x19, x14, #0x10
 718:	add	x20, x4, w15, uxtw #3
 71c:	lsl	x14, x14, #4
 720:	sub	w18, w7, #0x6
 724:	ldr	q0, [x4, x30]
 728:	str	q0, [x4, x14]
 72c:	ldr	x14, [x20, #128]
 730:	str	x14, [x4, x19, lsl #3]
 734:	cbz	w15, 7b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7b4>
 738:	ubfiz	x30, x18, #4, #32
 73c:	add	w14, w5, w18
 740:	add	x19, x14, #0x10
 744:	add	x20, x4, w18, uxtw #3
 748:	lsl	x14, x14, #4
 74c:	sub	w15, w7, #0x7
 750:	ldr	q0, [x4, x30]
 754:	str	q0, [x4, x14]
 758:	ldr	x14, [x20, #128]
 75c:	str	x14, [x4, x19, lsl #3]
 760:	cbz	w18, 7b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7b4>
 764:	ubfiz	x20, x15, #4, #32
 768:	add	w14, w5, w15
 76c:	add	x18, x14, #0x10
 770:	add	x19, x4, w15, uxtw #3
 774:	lsl	x14, x14, #4
 778:	sub	w7, w7, #0x8
 77c:	ldr	q0, [x4, x20]
 780:	str	q0, [x4, x14]
 784:	ldr	x14, [x19, #128]
 788:	str	x14, [x4, x18, lsl #3]
 78c:	cbz	w15, 7b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7b4>
 790:	ubfiz	x18, x7, #4, #32
 794:	add	w14, w5, w7
 798:	add	x15, x14, #0x10
 79c:	add	x7, x4, w7, uxtw #3
 7a0:	lsl	x14, x14, #4
 7a4:	ldr	q0, [x4, x18]
 7a8:	str	q0, [x4, x14]
 7ac:	ldr	x7, [x7, #128]
 7b0:	str	x7, [x4, x15, lsl #3]
 7b4:	cmp	w6, #0x8
 7b8:	sub	w7, w6, w5
 7bc:	b.hi	c20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc20>  // b.pmore
 7c0:	cmp	w5, #0x8
 7c4:	b.hi	c74 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc74>  // b.pmore
 7c8:	cmp	w7, w6
 7cc:	b.eq	8e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x8e4>  // b.none
 7d0:	ubfiz	x18, x7, #4, #32
 7d4:	add	x15, x8, w7, uxtw #3
 7d8:	add	w14, w7, #0x1
 7dc:	cmp	w14, w6
 7e0:	ldr	q0, [x8, x18]
 7e4:	str	q0, [x4]
 7e8:	ldr	x15, [x15, #128]
 7ec:	str	x15, [x4, #128]
 7f0:	b.eq	8e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x8e4>  // b.none
 7f4:	ubfiz	x18, x14, #4, #32
 7f8:	add	x14, x8, w14, uxtw #3
 7fc:	add	w15, w7, #0x2
 800:	cmp	w15, w6
 804:	ldr	q0, [x8, x18]
 808:	str	q0, [x4, #16]
 80c:	ldr	x14, [x14, #128]
 810:	str	x14, [x4, #136]
 814:	b.eq	8e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x8e4>  // b.none
 818:	ubfiz	x18, x15, #4, #32
 81c:	add	x15, x8, w15, uxtw #3
 820:	add	w14, w7, #0x3
 824:	cmp	w6, w14
 828:	ldr	q0, [x8, x18]
 82c:	str	q0, [x4, #32]
 830:	ldr	x15, [x15, #128]
 834:	str	x15, [x4, #144]
 838:	b.eq	8e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x8e4>  // b.none
 83c:	ubfiz	x18, x14, #4, #32
 840:	add	x14, x8, w14, uxtw #3
 844:	add	w15, w7, #0x4
 848:	cmp	w6, w15
 84c:	ldr	q0, [x8, x18]
 850:	str	q0, [x4, #48]
 854:	ldr	x14, [x14, #128]
 858:	str	x14, [x4, #152]
 85c:	b.eq	8e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x8e4>  // b.none
 860:	ubfiz	x18, x15, #4, #32
 864:	add	x15, x8, w15, uxtw #3
 868:	add	w14, w7, #0x5
 86c:	cmp	w14, w6
 870:	ldr	q0, [x8, x18]
 874:	str	q0, [x4, #64]
 878:	ldr	x15, [x15, #128]
 87c:	str	x15, [x4, #160]
 880:	b.eq	8e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x8e4>  // b.none
 884:	ubfiz	x18, x14, #4, #32
 888:	add	x14, x8, w14, uxtw #3
 88c:	add	w15, w7, #0x6
 890:	cmp	w15, w6
 894:	ldr	q0, [x8, x18]
 898:	str	q0, [x4, #80]
 89c:	ldr	x14, [x14, #128]
 8a0:	str	x14, [x4, #168]
 8a4:	b.eq	8e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x8e4>  // b.none
 8a8:	ubfiz	x14, x15, #4, #32
 8ac:	add	x15, x8, w15, uxtw #3
 8b0:	add	w7, w7, #0x7
 8b4:	cmp	w7, w6
 8b8:	ldr	q0, [x8, x14]
 8bc:	str	q0, [x4, #96]
 8c0:	ldr	x6, [x15, #128]
 8c4:	str	x6, [x4, #176]
 8c8:	b.eq	8e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x8e4>  // b.none
 8cc:	ubfiz	x6, x7, #4, #32
 8d0:	add	x7, x8, w7, uxtw #3
 8d4:	ldr	q0, [x8, x6]
 8d8:	str	q0, [x4, #112]
 8dc:	ldr	x6, [x7, #128]
 8e0:	str	x6, [x4, #184]
 8e4:	str	w13, [x2, x9, lsl #2]
 8e8:	ldr	w6, [x2, x11, lsl #2]
 8ec:	sub	w6, w6, w5
 8f0:	str	w6, [x2, x11, lsl #2]
 8f4:	ldr	w5, [x3, x11, lsl #2]
 8f8:	cmp	w6, w5
 8fc:	b.cs	bc8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xbc8>  // b.hs, b.nlast
 900:	add	w10, w10, #0x1
 904:	cmp	w1, w10
 908:	b.eq	bc8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xbc8>  // b.none
 90c:	mov	w9, w10
 910:	sub	w5, w6, w5
 914:	cmp	w5, #0x0
 918:	ldr	w7, [x2, x9, lsl #2]
 91c:	stp	w7, w6, [sp, #52]
 920:	ldr	x4, [x0, x9, lsl #3]
 924:	b.gt	630 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x630>
 928:	neg	w5, w5
 92c:	str	w5, [sp, #60]
 930:	cmp	w5, w7
 934:	csel	w5, w5, w7, ls  // ls = plast
 938:	subs	w13, w16, w6
 93c:	cmp	w16, w6
 940:	cset	w14, cc  // cc = lo, ul, last
 944:	cmp	w13, w5
 948:	b.cc	c4c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc4c>  // b.lo, b.ul, b.last
 94c:	cmp	w5, #0x8
 950:	b.hi	c20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc20>  // b.pmore
 954:	add	w13, w6, w5
 958:	cmp	w13, #0x8
 95c:	b.hi	c74 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc74>  // b.pmore
 960:	cbz	w5, c58 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc58>
 964:	ldr	q0, [x4]
 968:	ubfiz	x15, x6, #4, #32
 96c:	add	x14, x8, w6, uxtw #3
 970:	cmp	w5, #0x1
 974:	add	w13, w6, #0x1
 978:	str	q0, [x8, x15]
 97c:	ldr	x15, [x4, #128]
 980:	str	x15, [x14, #128]
 984:	b.eq	a78 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xa78>  // b.none
 988:	ldr	q0, [x4, #16]
 98c:	ubfiz	x15, x13, #4, #32
 990:	add	x13, x8, w13, uxtw #3
 994:	cmp	w5, #0x2
 998:	add	w14, w6, #0x2
 99c:	str	q0, [x8, x15]
 9a0:	ldr	x15, [x4, #136]
 9a4:	str	x15, [x13, #128]
 9a8:	b.eq	a78 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xa78>  // b.none
 9ac:	ldr	q0, [x4, #32]
 9b0:	ubfiz	x15, x14, #4, #32
 9b4:	add	x14, x8, w14, uxtw #3
 9b8:	cmp	w5, #0x3
 9bc:	add	w13, w6, #0x3
 9c0:	str	q0, [x8, x15]
 9c4:	ldr	x15, [x4, #144]
 9c8:	str	x15, [x14, #128]
 9cc:	b.eq	a78 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xa78>  // b.none
 9d0:	ldr	q0, [x4, #48]
 9d4:	ubfiz	x15, x13, #4, #32
 9d8:	add	x13, x8, w13, uxtw #3
 9dc:	cmp	w5, #0x4
 9e0:	add	w14, w6, #0x4
 9e4:	str	q0, [x8, x15]
 9e8:	ldr	x15, [x4, #152]
 9ec:	str	x15, [x13, #128]
 9f0:	b.eq	a78 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xa78>  // b.none
 9f4:	ldr	q0, [x4, #64]
 9f8:	ubfiz	x15, x14, #4, #32
 9fc:	add	x14, x8, w14, uxtw #3
 a00:	cmp	w5, #0x5
 a04:	add	w13, w6, #0x5
 a08:	str	q0, [x8, x15]
 a0c:	ldr	x15, [x4, #160]
 a10:	str	x15, [x14, #128]
 a14:	b.eq	a78 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xa78>  // b.none
 a18:	ldr	q0, [x4, #80]
 a1c:	ubfiz	x15, x13, #4, #32
 a20:	add	x13, x8, w13, uxtw #3
 a24:	cmp	w5, #0x6
 a28:	add	w14, w6, #0x6
 a2c:	str	q0, [x8, x15]
 a30:	ldr	x15, [x4, #168]
 a34:	str	x15, [x13, #128]
 a38:	b.eq	a78 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xa78>  // b.none
 a3c:	ldr	q0, [x4, #96]
 a40:	ubfiz	x13, x14, #4, #32
 a44:	add	x14, x8, w14, uxtw #3
 a48:	add	w6, w6, #0x7
 a4c:	cmp	w5, #0x7
 a50:	str	q0, [x8, x13]
 a54:	ldr	x13, [x4, #176]
 a58:	str	x13, [x14, #128]
 a5c:	b.eq	a78 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xa78>  // b.none
 a60:	ldr	q0, [x4, #112]
 a64:	ubfiz	x13, x6, #4, #32
 a68:	add	x6, x8, w6, uxtw #3
 a6c:	str	q0, [x8, x13]
 a70:	ldr	x13, [x4, #184]
 a74:	str	x13, [x6, #128]
 a78:	cmp	w7, #0x8
 a7c:	sub	w13, w7, w5
 a80:	b.hi	c20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc20>  // b.pmore
 a84:	cmp	w13, #0x8
 a88:	b.hi	c74 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc74>  // b.pmore
 a8c:	cmp	w7, w5
 a90:	b.eq	ba8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xba8>  // b.none
 a94:	ubfiz	x15, x5, #4, #32
 a98:	add	x14, x4, w5, uxtw #3
 a9c:	add	w6, w5, #0x1
 aa0:	cmp	w7, w6
 aa4:	ldr	q0, [x4, x15]
 aa8:	str	q0, [x4]
 aac:	ldr	x14, [x14, #128]
 ab0:	str	x14, [x4, #128]
 ab4:	b.eq	ba8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xba8>  // b.none
 ab8:	ubfiz	x15, x6, #4, #32
 abc:	add	x6, x4, w6, uxtw #3
 ac0:	add	w14, w5, #0x2
 ac4:	cmp	w7, w14
 ac8:	ldr	q0, [x4, x15]
 acc:	str	q0, [x4, #16]
 ad0:	ldr	x6, [x6, #128]
 ad4:	str	x6, [x4, #136]
 ad8:	b.eq	ba8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xba8>  // b.none
 adc:	ubfiz	x15, x14, #4, #32
 ae0:	add	x14, x4, w14, uxtw #3
 ae4:	add	w6, w5, #0x3
 ae8:	cmp	w7, w6
 aec:	ldr	q0, [x4, x15]
 af0:	str	q0, [x4, #32]
 af4:	ldr	x14, [x14, #128]
 af8:	str	x14, [x4, #144]
 afc:	b.eq	ba8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xba8>  // b.none
 b00:	ubfiz	x15, x6, #4, #32
 b04:	add	x6, x4, w6, uxtw #3
 b08:	add	w14, w5, #0x4
 b0c:	cmp	w7, w14
 b10:	ldr	q0, [x4, x15]
 b14:	str	q0, [x4, #48]
 b18:	ldr	x6, [x6, #128]
 b1c:	str	x6, [x4, #152]
 b20:	b.eq	ba8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xba8>  // b.none
 b24:	ubfiz	x15, x14, #4, #32
 b28:	add	x14, x4, w14, uxtw #3
 b2c:	add	w6, w5, #0x5
 b30:	cmp	w7, w6
 b34:	ldr	q0, [x4, x15]
 b38:	str	q0, [x4, #64]
 b3c:	ldr	x14, [x14, #128]
 b40:	str	x14, [x4, #160]
 b44:	b.eq	ba8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xba8>  // b.none
 b48:	ubfiz	x15, x6, #4, #32
 b4c:	add	x6, x4, w6, uxtw #3
 b50:	add	w14, w5, #0x6
 b54:	cmp	w7, w14
 b58:	ldr	q0, [x4, x15]
 b5c:	str	q0, [x4, #80]
 b60:	ldr	x6, [x6, #128]
 b64:	str	x6, [x4, #168]
 b68:	b.eq	ba8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xba8>  // b.none
 b6c:	ubfiz	x15, x14, #4, #32
 b70:	add	x14, x4, w14, uxtw #3
 b74:	add	w6, w5, #0x7
 b78:	cmp	w7, w6
 b7c:	ldr	q0, [x4, x15]
 b80:	str	q0, [x4, #96]
 b84:	ldr	x7, [x14, #128]
 b88:	str	x7, [x4, #176]
 b8c:	b.eq	ba8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xba8>  // b.none
 b90:	ubfiz	x7, x6, #4, #32
 b94:	add	x6, x4, w6, uxtw #3
 b98:	ldr	q0, [x4, x7]
 b9c:	str	q0, [x4, #112]
 ba0:	ldr	x6, [x6, #128]
 ba4:	str	x6, [x4, #184]
 ba8:	str	w13, [x2, x9, lsl #2]
 bac:	neg	w5, w5
 bb0:	ldr	w6, [x2, x11, lsl #2]
 bb4:	sub	w6, w6, w5
 bb8:	str	w6, [x2, x11, lsl #2]
 bbc:	ldr	w5, [x3, x11, lsl #2]
 bc0:	cmp	w6, w5
 bc4:	b.cc	900 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x900>  // b.lo, b.ul, b.last
 bc8:	add	x11, x11, #0x1
 bcc:	cmp	w12, w17
 bd0:	b.ne	608 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x608>  // b.any
 bd4:	ldp	x19, x20, [sp, #16]
 bd8:	mov	w0, #0x0                   	// #0
 bdc:	nop
 be0:	mov	w4, w0
 be4:	ldr	w5, [x2, x4, lsl #2]
 be8:	ldr	w4, [x3, x4, lsl #2]
 bec:	cmp	w5, w4
 bf0:	b.ne	cb4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xcb4>  // b.any
 bf4:	add	w0, w0, #0x1
 bf8:	cmp	w1, w0
 bfc:	b.ne	be0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xbe0>  // b.any
 c00:	ldp	x29, x30, [sp], #64
 c04:	ret
 c08:	cbnz	w13, c20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc20>
 c0c:	mov	w6, w9
 c10:	mov	w9, #0x8                   	// #8
 c14:	cbnz	w6, 378 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x378>
 c18:	cmp	w5, #0x8
 c1c:	b.ls	4a0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x4a0>  // b.plast
 c20:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 c24:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 c28:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 c2c:	add	x3, x3, #0x0
 c30:	add	x1, x1, #0x0
 c34:	add	x0, x0, #0x0
 c38:	mov	w2, #0xeb                  	// #235
 c3c:	bl	0 <__assert_fail>
 c40:	mov	w5, w13
 c44:	mov	w13, #0x8                   	// #8
 c48:	b	654 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x654>
 c4c:	cbnz	w14, c20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc20>
 c50:	mov	w5, w13
 c54:	cbnz	w5, 964 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x964>
 c58:	cmp	w7, #0x8
 c5c:	b.hi	c20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xc20>  // b.pmore
 c60:	mov	w13, w7
 c64:	b	a8c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xa8c>
 c68:	ldp	x19, x20, [sp, #16]
 c6c:	ldp	x29, x30, [sp], #64
 c70:	ret
 c74:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 c78:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 c7c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 c80:	add	x3, x3, #0x0
 c84:	add	x1, x1, #0x0
 c88:	add	x0, x0, #0x0
 c8c:	mov	w2, #0xec                  	// #236
 c90:	bl	0 <__assert_fail>
 c94:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 c98:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 c9c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 ca0:	add	x3, x3, #0x0
 ca4:	add	x1, x1, #0x0
 ca8:	add	x0, x0, #0x0
 cac:	mov	w2, #0x102                 	// #258
 cb0:	bl	0 <__assert_fail>
 cb4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 cb8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 cbc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 cc0:	add	x3, x3, #0x0
 cc4:	add	x1, x1, #0x0
 cc8:	add	x0, x0, #0x0
 ccc:	mov	w2, #0x176                 	// #374
 cd0:	stp	x19, x20, [sp, #16]
 cd4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	cmp	w1, #0x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	str	x23, [sp, #48]
  1c:	ldrb	w0, [x0, #8]
  20:	ldr	x20, [x19, #16]
  24:	and	w2, w0, #0x1
  28:	b.ls	1bc <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x1bc>  // b.plast
  2c:	sub	w1, w1, #0x1
  30:	orr	x1, x1, x1, lsr #1
  34:	orr	x1, x1, x1, lsr #2
  38:	orr	x1, x1, x1, lsr #4
  3c:	orr	x1, x1, x1, lsr #8
  40:	orr	x1, x1, x1, lsr #16
  44:	add	x1, x1, #0x1
  48:	cmp	w1, #0x40
  4c:	mov	w23, w1
  50:	b.hi	194 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x194>  // b.pmore
  54:	cbz	w2, 324 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x324>
  58:	cmn	x20, #0x3
  5c:	add	x21, x19, #0x10
  60:	b.hi	394 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x394>  // b.pmore
  64:	add	x22, sp, #0x50
  68:	mov	w23, #0x40                  	// #64
  6c:	ldr	x0, [x19, #24]
  70:	stp	x20, x0, [sp, #64]
  74:	ldrb	w1, [x19, #8]
  78:	ubfiz	x0, x23, #4, #32
  7c:	and	w1, w1, #0xfffffffe
  80:	strb	w1, [x19, #8]
  84:	bl	0 <_Znwm>
  88:	mov	x20, x0
  8c:	str	x0, [x19, #16]
  90:	str	w23, [x19, #24]
  94:	ldr	x0, [x19, #8]
  98:	and	x0, x0, #0x1
  9c:	str	x0, [x19, #8]
  a0:	cbnz	x0, 354 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x354>
  a4:	ldr	w1, [x19, #24]
  a8:	sub	w0, w1, #0x1
  ac:	tst	w0, w1
  b0:	b.ne	444 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x444>  // b.any
  b4:	ubfiz	x1, x1, #4, #32
  b8:	mov	x0, x20
  bc:	add	x1, x0, x1
  c0:	mov	x2, #0xffffffffffffffff    	// #-1
  c4:	cmp	x0, x1
  c8:	b.eq	dc <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xdc>  // b.none
  cc:	nop
  d0:	str	x2, [x0], #16
  d4:	cmp	x1, x0
  d8:	b.ne	d0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xd0>  // b.any
  dc:	add	x3, sp, #0x40
  e0:	mov	w8, #0x25                  	// #37
  e4:	cmp	x22, x3
  e8:	b.ne	fc <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xfc>  // b.any
  ec:	b	180 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x180>
  f0:	add	x3, x3, #0x10
  f4:	cmp	x3, x22
  f8:	b.eq	180 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x180>  // b.none
  fc:	ldr	x4, [x3]
 100:	cmn	x4, #0x3
 104:	b.hi	f0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xf0>  // b.pmore
 108:	ldrb	w0, [x19, #8]
 10c:	tbnz	w0, #0, 340 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x340>
 110:	ldr	w1, [x19, #24]
 114:	cbz	w1, 464 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x464>
 118:	mul	w0, w4, w8
 11c:	sub	w1, w1, #0x1
 120:	mov	x6, x20
 124:	and	w2, w0, w1
 128:	and	w0, w0, w1
 12c:	add	x2, x20, x2, lsl #4
 130:	ldr	x5, [x2]
 134:	cmp	x5, x4
 138:	b.eq	26c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x26c>  // b.none
 13c:	mov	w9, #0x1                   	// #1
 140:	mov	x7, #0x0                   	// #0
 144:	cmn	x5, #0x1
 148:	b.ne	3ac <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x3ac>  // b.any
 14c:	cmp	x7, #0x0
 150:	csel	x7, x7, x2, ne  // ne = any
 154:	ldr	x0, [x3, #8]
 158:	stp	x4, x0, [x7]
 15c:	ldr	w0, [x19, #8]
 160:	lsr	w1, w0, #1
 164:	adds	w1, w1, #0x1
 168:	b.mi	424 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x424>  // b.first
 16c:	bfi	w0, w1, #1, #31
 170:	str	w0, [x19, #8]
 174:	add	x3, x3, #0x10
 178:	cmp	x3, x22
 17c:	b.ne	fc <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xfc>  // b.any
 180:	ldp	x19, x20, [sp, #16]
 184:	ldp	x21, x22, [sp, #32]
 188:	ldr	x23, [sp, #48]
 18c:	ldp	x29, x30, [sp], #80
 190:	ret
 194:	cbz	w2, 3a0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x3a0>
 198:	cmn	x20, #0x1
 19c:	add	x21, x19, #0x10
 1a0:	b.eq	384 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x384>  // b.none
 1a4:	cmn	x20, #0x2
 1a8:	b.eq	384 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x384>  // b.none
 1ac:	ldr	x0, [x19, #24]
 1b0:	add	x22, sp, #0x50
 1b4:	stp	x20, x0, [sp, #64]
 1b8:	b	74 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x74>
 1bc:	cbnz	w2, 360 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x360>
 1c0:	ldr	w21, [x19, #24]
 1c4:	orr	w0, w0, #0x1
 1c8:	strb	w0, [x19, #8]
 1cc:	ldr	x0, [x19, #8]
 1d0:	ubfiz	x1, x21, #4, #32
 1d4:	add	x9, x20, x1
 1d8:	and	x0, x0, #0x1
 1dc:	str	x0, [x19, #8]
 1e0:	cbnz	x0, 318 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x318>
 1e4:	ldr	w2, [x19, #24]
 1e8:	sub	w0, w2, #0x1
 1ec:	tst	w0, w2
 1f0:	b.ne	444 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x444>  // b.any
 1f4:	ldr	x0, [x19, #16]
 1f8:	ubfiz	x2, x2, #4, #32
 1fc:	add	x2, x0, x2
 200:	mov	x3, #0xffffffffffffffff    	// #-1
 204:	cmp	x0, x2
 208:	b.eq	21c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x21c>  // b.none
 20c:	nop
 210:	str	x3, [x0], #16
 214:	cmp	x2, x0
 218:	b.ne	210 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x210>  // b.any
 21c:	cmp	x9, x20
 220:	mov	x4, x20
 224:	mov	w10, #0x25                  	// #37
 228:	b.ne	23c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x23c>  // b.any
 22c:	b	300 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x300>
 230:	add	x4, x4, #0x10
 234:	cmp	x9, x4
 238:	b.eq	300 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x300>  // b.none
 23c:	ldr	x5, [x4]
 240:	cmn	x5, #0x3
 244:	b.hi	230 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x230>  // b.pmore
 248:	ldrb	w0, [x19, #8]
 24c:	tbz	w0, #0, 28c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x28c>
 250:	ldr	x7, [x19, #16]
 254:	add	x3, x19, #0x10
 258:	mov	x6, x3
 25c:	mov	w0, #0x0                   	// #0
 260:	cmp	x7, x5
 264:	mov	w2, #0x0                   	// #0
 268:	b.ne	2b8 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x2b8>  // b.any
 26c:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 270:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 274:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 278:	add	x3, x3, #0x0
 27c:	add	x1, x1, #0x0
 280:	add	x0, x0, #0x0
 284:	mov	w2, #0x17a                 	// #378
 288:	bl	0 <__assert_fail>
 28c:	ldr	w2, [x19, #24]
 290:	ldr	x6, [x19, #16]
 294:	cbz	w2, 464 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x464>
 298:	mul	w0, w5, w10
 29c:	sub	w2, w2, #0x1
 2a0:	and	w3, w0, w2
 2a4:	and	w0, w0, w2
 2a8:	add	x3, x6, x3, lsl #4
 2ac:	ldr	x7, [x3]
 2b0:	cmp	x7, x5
 2b4:	b.eq	26c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x26c>  // b.none
 2b8:	mov	w11, #0x1                   	// #1
 2bc:	mov	x8, #0x0                   	// #0
 2c0:	cmn	x7, #0x1
 2c4:	b.ne	3e8 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x3e8>  // b.any
 2c8:	cmp	x8, #0x0
 2cc:	csel	x8, x8, x3, ne  // ne = any
 2d0:	str	x5, [x8]
 2d4:	ldr	x0, [x4, #8]
 2d8:	str	x0, [x8, #8]
 2dc:	ldr	w0, [x19, #8]
 2e0:	lsr	w2, w0, #1
 2e4:	adds	w2, w2, #0x1
 2e8:	b.mi	424 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x424>  // b.first
 2ec:	bfi	w0, w2, #1, #31
 2f0:	str	w0, [x19, #8]
 2f4:	add	x4, x4, #0x10
 2f8:	cmp	x9, x4
 2fc:	b.ne	23c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x23c>  // b.any
 300:	mov	x0, x20
 304:	ldp	x19, x20, [sp, #16]
 308:	ldp	x21, x22, [sp, #32]
 30c:	ldr	x23, [sp, #48]
 310:	ldp	x29, x30, [sp], #80
 314:	b	0 <_ZdlPvm>
 318:	add	x0, x19, #0x10
 31c:	mov	x2, #0x10                  	// #16
 320:	b	1fc <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x1fc>
 324:	ldr	w21, [x19, #24]
 328:	mov	x0, #0x400                 	// #1024
 32c:	mov	w23, #0x40                  	// #64
 330:	bl	0 <_Znwm>
 334:	str	x0, [x19, #16]
 338:	str	w23, [x19, #24]
 33c:	b	1cc <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x1cc>
 340:	mov	x2, x21
 344:	mov	x6, x21
 348:	mov	w0, #0x0                   	// #0
 34c:	mov	w1, #0x0                   	// #0
 350:	b	130 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x130>
 354:	mov	x0, x21
 358:	mov	x1, #0x10                  	// #16
 35c:	b	bc <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xbc>
 360:	cmn	x20, #0x1
 364:	add	x21, x19, #0x10
 368:	b.eq	38c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x38c>  // b.none
 36c:	cmn	x20, #0x2
 370:	b.eq	38c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x38c>  // b.none
 374:	ldr	x0, [x19, #24]
 378:	add	x22, sp, #0x50
 37c:	stp	x20, x0, [sp, #64]
 380:	b	94 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x94>
 384:	add	x22, sp, #0x40
 388:	b	74 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x74>
 38c:	add	x22, sp, #0x40
 390:	b	94 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x94>
 394:	add	x22, sp, #0x40
 398:	mov	w23, #0x40                  	// #64
 39c:	b	74 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x74>
 3a0:	ldr	w21, [x19, #24]
 3a4:	ubfiz	x0, x1, #4, #32
 3a8:	b	330 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x330>
 3ac:	add	w0, w0, w9
 3b0:	cmp	x7, #0x0
 3b4:	and	w10, w0, w1
 3b8:	ccmn	x5, #0x2, #0x0, eq  // eq = none
 3bc:	csel	x2, x2, x7, eq  // eq = none
 3c0:	add	w9, w9, #0x1
 3c4:	lsl	x5, x10, #4
 3c8:	and	w0, w0, w1
 3cc:	add	x10, x6, x5
 3d0:	ldr	x5, [x6, x5]
 3d4:	cmp	x4, x5
 3d8:	b.eq	26c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x26c>  // b.none
 3dc:	mov	x7, x2
 3e0:	mov	x2, x10
 3e4:	b	144 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x144>
 3e8:	add	w0, w11, w0
 3ec:	cmp	x8, #0x0
 3f0:	and	w12, w0, w2
 3f4:	ccmn	x7, #0x2, #0x0, eq  // eq = none
 3f8:	csel	x3, x3, x8, eq  // eq = none
 3fc:	add	w11, w11, #0x1
 400:	lsl	x7, x12, #4
 404:	and	w0, w0, w2
 408:	add	x12, x6, x7
 40c:	ldr	x7, [x6, x7]
 410:	cmp	x5, x7
 414:	b.eq	26c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x26c>  // b.none
 418:	mov	x8, x3
 41c:	mov	x3, x12
 420:	b	2c0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x2c0>
 424:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 428:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 42c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 430:	add	x3, x3, #0x0
 434:	add	x1, x1, #0x0
 438:	add	x0, x0, #0x0
 43c:	mov	w2, #0x441                 	// #1089
 440:	bl	0 <__assert_fail>
 444:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 448:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 44c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 450:	add	x3, x3, #0x0
 454:	add	x1, x1, #0x0
 458:	add	x0, x0, #0x0
 45c:	mov	w2, #0x15b                 	// #347
 460:	bl	0 <__assert_fail>
 464:	mov	x0, #0x0                   	// #0
 468:	str	xzr, [x0]
 46c:	brk	#0x3e8

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	w22, w1
  10:	ldr	x21, [x0, #200]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	w19, [x0, #196]
  1c:	mov	x20, x0
  20:	ldr	x2, [x21]
  24:	cbz	x2, 1c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x1c4>
  28:	ldr	x0, [x2]
  2c:	str	x0, [x21]
  30:	ldr	w5, [x20, #192]
  34:	stp	xzr, xzr, [x2]
  38:	stp	xzr, xzr, [x2, #16]
  3c:	stp	xzr, xzr, [x2, #32]
  40:	stp	xzr, xzr, [x2, #48]
  44:	stp	xzr, xzr, [x2, #64]
  48:	stp	xzr, xzr, [x2, #80]
  4c:	stp	xzr, xzr, [x2, #96]
  50:	stp	xzr, xzr, [x2, #112]
  54:	stp	xzr, xzr, [x2, #128]
  58:	stp	xzr, xzr, [x2, #144]
  5c:	stp	xzr, xzr, [x2, #160]
  60:	stp	xzr, xzr, [x2, #176]
  64:	cbz	w5, 318 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x318>
  68:	cmp	w19, #0xb
  6c:	b.hi	2f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x2f0>  // b.pmore
  70:	and	x0, x2, #0x3f
  74:	cbz	w19, 294 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x294>
  78:	add	x4, x20, #0x8
  7c:	cmp	w19, #0x1
  80:	ldr	x1, [x20, #8]
  84:	str	x1, [x2]
  88:	ldr	x1, [x4, #88]
  8c:	str	x1, [x2, #96]
  90:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
  94:	ldr	x1, [x4, #8]
  98:	str	x1, [x2, #8]
  9c:	ldr	x1, [x4, #96]
  a0:	str	x1, [x2, #104]
  a4:	cmp	w19, #0x2
  a8:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
  ac:	ldr	x1, [x4, #16]
  b0:	str	x1, [x2, #16]
  b4:	ldr	x1, [x4, #104]
  b8:	str	x1, [x2, #112]
  bc:	cmp	w19, #0x3
  c0:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
  c4:	ldr	x1, [x4, #24]
  c8:	str	x1, [x2, #24]
  cc:	ldr	x1, [x4, #112]
  d0:	str	x1, [x2, #120]
  d4:	cmp	w19, #0x4
  d8:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
  dc:	ldr	x1, [x4, #32]
  e0:	str	x1, [x2, #32]
  e4:	ldr	x1, [x4, #120]
  e8:	str	x1, [x2, #128]
  ec:	cmp	w19, #0x5
  f0:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
  f4:	ldr	x1, [x4, #40]
  f8:	str	x1, [x2, #40]
  fc:	ldr	x1, [x4, #128]
 100:	str	x1, [x2, #136]
 104:	cmp	w19, #0x6
 108:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
 10c:	ldr	x1, [x4, #48]
 110:	str	x1, [x2, #48]
 114:	ldr	x1, [x4, #136]
 118:	str	x1, [x2, #144]
 11c:	cmp	w19, #0x7
 120:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
 124:	ldr	x1, [x4, #56]
 128:	str	x1, [x2, #56]
 12c:	ldr	x1, [x4, #144]
 130:	str	x1, [x2, #152]
 134:	cmp	w19, #0x8
 138:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
 13c:	ldr	x1, [x4, #64]
 140:	str	x1, [x2, #64]
 144:	ldr	x1, [x4, #152]
 148:	str	x1, [x2, #160]
 14c:	cmp	w19, #0x9
 150:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
 154:	ldr	x1, [x4, #72]
 158:	str	x1, [x2, #72]
 15c:	ldr	x1, [x4, #160]
 160:	str	x1, [x2, #168]
 164:	cmp	w19, #0xa
 168:	b.eq	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.none
 16c:	ldr	x1, [x4, #80]
 170:	str	x1, [x2, #80]
 174:	ldr	x1, [x4, #168]
 178:	str	x1, [x2, #176]
 17c:	sub	w3, w19, #0x1
 180:	cbnz	x0, 298 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x298>
 184:	and	x2, x2, #0xffffffffffffffc0
 188:	mov	x0, #0x0                   	// #0
 18c:	orr	x2, x2, x3
 190:	add	x3, x3, #0xc
 194:	and	x6, x2, #0xffffffffffffffc0
 198:	bfi	x0, x22, #32, #32
 19c:	ldp	x21, x22, [sp, #32]
 1a0:	add	w5, w5, #0x1
 1a4:	ldr	x3, [x6, x3, lsl #3]
 1a8:	str	x3, [x4, #88]
 1ac:	mov	w1, #0x1                   	// #1
 1b0:	str	x2, [x20, #8]
 1b4:	stp	w5, w1, [x20, #192]
 1b8:	ldp	x19, x20, [sp, #16]
 1bc:	ldp	x29, x30, [sp], #80
 1c0:	ret
 1c4:	stp	x23, x24, [sp, #48]
 1c8:	add	x23, x21, #0x8
 1cc:	ldr	x1, [x21, #8]
 1d0:	ldr	x0, [x23, #80]
 1d4:	add	x2, x1, #0x3f
 1d8:	and	x2, x2, #0xffffffffffffffc0
 1dc:	add	x0, x0, #0xc0
 1e0:	str	x0, [x23, #80]
 1e4:	sub	x0, x2, x1
 1e8:	adds	x3, x0, #0xc0
 1ec:	b.cs	368 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x368>  // b.hs, b.nlast
 1f0:	ldr	x2, [x23, #8]
 1f4:	sub	x2, x2, x1
 1f8:	cmp	x3, x2
 1fc:	b.ls	2c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x2c0>  // b.plast
 200:	stp	x25, x26, [sp, #64]
 204:	mov	x1, #0x40000000000         	// #4398046511104
 208:	ldr	w26, [x21, #32]
 20c:	mov	x25, #0x1000                	// #4096
 210:	lsr	w0, w26, #7
 214:	cmp	w0, #0x1e
 218:	lsl	x25, x25, x0
 21c:	csel	x25, x25, x1, cc  // cc = lo, ul, last
 220:	mov	x0, x25
 224:	bl	0 <malloc>
 228:	mov	x24, x0
 22c:	cbz	x0, 38c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x38c>
 230:	ldr	w0, [x21, #36]
 234:	cmp	w26, w0
 238:	b.cs	2d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x2d4>  // b.hs, b.nlast
 23c:	ldr	x0, [x21, #24]
 240:	str	x24, [x0, w26, uxtw #3]
 244:	ldp	w0, w2, [x21, #32]
 248:	mov	w1, w0
 24c:	add	x1, x1, #0x1
 250:	cmp	x1, x2
 254:	b.hi	3a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x3a4>  // b.pmore
 258:	add	w0, w0, #0x1
 25c:	str	x24, [x21, #8]
 260:	str	w0, [x21, #32]
 264:	add	x25, x24, x25
 268:	str	x25, [x23, #8]
 26c:	adds	x2, x24, #0x3f
 270:	b.cs	3e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x3e4>  // b.hs, b.nlast
 274:	and	x2, x2, #0xffffffffffffffc0
 278:	add	x0, x2, #0xc0
 27c:	cmp	x25, x0
 280:	b.cc	3c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x3c4>  // b.lo, b.ul, b.last
 284:	ldp	x23, x24, [sp, #48]
 288:	ldp	x25, x26, [sp, #64]
 28c:	str	x0, [x21, #8]
 290:	b	30 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x30>
 294:	cbz	x0, 340 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x340>
 298:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 29c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 2a0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 2a4:	add	x3, x3, #0x0
 2a8:	add	x1, x1, #0x0
 2ac:	add	x0, x0, #0x0
 2b0:	mov	w2, #0xb2                  	// #178
 2b4:	stp	x23, x24, [sp, #48]
 2b8:	stp	x25, x26, [sp, #64]
 2bc:	bl	0 <__assert_fail>
 2c0:	add	x2, x1, x0
 2c4:	add	x0, x2, #0xc0
 2c8:	ldp	x23, x24, [sp, #48]
 2cc:	str	x0, [x21, #8]
 2d0:	b	30 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x30>
 2d4:	add	x1, x21, #0x28
 2d8:	add	x0, x21, #0x18
 2dc:	mov	x3, #0x8                   	// #8
 2e0:	mov	x2, #0x0                   	// #0
 2e4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 2e8:	ldr	w26, [x21, #32]
 2ec:	b	23c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x23c>
 2f0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 2f4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 2f8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 2fc:	add	x3, x3, #0x0
 300:	add	x1, x1, #0x0
 304:	add	x0, x0, #0x0
 308:	mov	w2, #0xeb                  	// #235
 30c:	stp	x23, x24, [sp, #48]
 310:	stp	x25, x26, [sp, #64]
 314:	bl	0 <__assert_fail>
 318:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 31c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 320:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 324:	add	x3, x3, #0x0
 328:	add	x1, x1, #0x0
 32c:	add	x0, x0, #0x0
 330:	mov	w2, #0x3e9                 	// #1001
 334:	stp	x23, x24, [sp, #48]
 338:	stp	x25, x26, [sp, #64]
 33c:	bl	0 <__assert_fail>
 340:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 344:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 348:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 34c:	add	x3, x3, #0x0
 350:	add	x1, x1, #0x0
 354:	add	x0, x0, #0x0
 358:	mov	w2, #0xba                  	// #186
 35c:	stp	x23, x24, [sp, #48]
 360:	stp	x25, x26, [sp, #64]
 364:	bl	0 <__assert_fail>
 368:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 36c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 370:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 374:	add	x3, x3, #0x0
 378:	add	x1, x1, #0x0
 37c:	add	x0, x0, #0x0
 380:	mov	w2, #0xdc                  	// #220
 384:	stp	x25, x26, [sp, #64]
 388:	bl	0 <__assert_fail>
 38c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 390:	mov	w1, #0x1                   	// #1
 394:	add	x0, x0, #0x0
 398:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 39c:	ldr	w26, [x21, #32]
 3a0:	b	230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x230>
 3a4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 3a8:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 3ac:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 3b0:	add	x3, x3, #0x0
 3b4:	add	x1, x1, #0x0
 3b8:	add	x0, x0, #0x0
 3bc:	mov	w2, #0x43                  	// #67
 3c0:	bl	0 <__assert_fail>
 3c4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 3c8:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 3cc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 3d0:	add	x3, x3, #0x0
 3d4:	add	x1, x1, #0x0
 3d8:	add	x0, x0, #0x0
 3dc:	mov	w2, #0x105                 	// #261
 3e0:	bl	0 <__assert_fail>
 3e4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 3e8:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 3ec:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 3f0:	add	x3, x3, #0x0
 3f4:	add	x1, x1, #0x0
 3f8:	add	x0, x0, #0x0
 3fc:	mov	w2, #0xba                  	// #186
 400:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
       0:	stp	x29, x30, [sp, #-64]!
       4:	sub	w9, w1, #0x1
       8:	mov	x29, sp
       c:	cbz	w9, f28 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf28>
      10:	mov	w12, w9
      14:	sxtw	x10, w9
      18:	mov	w11, #0xc                   	// #12
      1c:	stp	x19, x20, [sp, #16]
      20:	ldr	w5, [x2, x10, lsl #2]
      24:	ldr	w6, [x3, x10, lsl #2]
      28:	sub	w12, w12, #0x1
      2c:	cmp	w5, w6
      30:	b.eq	788 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x788>  // b.none
      34:	cmn	w12, #0x1
      38:	b.eq	78c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x78c>  // b.none
      3c:	sxtw	x8, w12
      40:	ldr	x4, [x0, x10, lsl #3]
      44:	b	408 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x408>
      48:	cmp	w6, w13
      4c:	str	w6, [sp, #60]
      50:	sub	w7, w11, w5
      54:	csel	w6, w6, w13, ls  // ls = plast
      58:	cmp	w7, w6
      5c:	b.cc	794 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x794>  // b.lo, b.ul, b.last
      60:	add	w7, w6, w5
      64:	cmp	w7, #0xc
      68:	b.hi	fe4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfe4>  // b.pmore
      6c:	sub	w7, w5, #0x1
      70:	cbz	w5, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
      74:	mov	w17, w7
      78:	add	w16, w7, w6
      7c:	add	x30, x17, #0xc
      80:	sub	w15, w5, #0x2
      84:	add	x18, x4, x16, lsl #3
      88:	ldr	x17, [x4, x17, lsl #3]
      8c:	str	x17, [x4, x16, lsl #3]
      90:	ldr	x16, [x4, x30, lsl #3]
      94:	str	x16, [x18, #96]
      98:	cbz	w7, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
      9c:	mov	w17, w15
      a0:	add	w16, w15, w6
      a4:	add	x30, x17, #0xc
      a8:	sub	w7, w5, #0x3
      ac:	add	x18, x4, x16, lsl #3
      b0:	ldr	x17, [x4, x17, lsl #3]
      b4:	str	x17, [x4, x16, lsl #3]
      b8:	ldr	x16, [x4, x30, lsl #3]
      bc:	str	x16, [x18, #96]
      c0:	cbz	w15, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
      c4:	mov	w17, w7
      c8:	add	w16, w7, w6
      cc:	add	x30, x17, #0xc
      d0:	sub	w15, w5, #0x4
      d4:	add	x18, x4, x16, lsl #3
      d8:	ldr	x17, [x4, x17, lsl #3]
      dc:	str	x17, [x4, x16, lsl #3]
      e0:	ldr	x16, [x4, x30, lsl #3]
      e4:	str	x16, [x18, #96]
      e8:	cbz	w7, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
      ec:	mov	w17, w15
      f0:	add	w16, w15, w6
      f4:	add	x30, x17, #0xc
      f8:	sub	w7, w5, #0x5
      fc:	add	x18, x4, x16, lsl #3
     100:	ldr	x17, [x4, x17, lsl #3]
     104:	str	x17, [x4, x16, lsl #3]
     108:	ldr	x16, [x4, x30, lsl #3]
     10c:	str	x16, [x18, #96]
     110:	cbz	w15, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
     114:	mov	w17, w7
     118:	add	w16, w7, w6
     11c:	add	x30, x17, #0xc
     120:	sub	w15, w5, #0x6
     124:	add	x18, x4, x16, lsl #3
     128:	ldr	x17, [x4, x17, lsl #3]
     12c:	str	x17, [x4, x16, lsl #3]
     130:	ldr	x16, [x4, x30, lsl #3]
     134:	str	x16, [x18, #96]
     138:	cbz	w7, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
     13c:	mov	w17, w15
     140:	add	w16, w15, w6
     144:	add	x19, x17, #0xc
     148:	sub	w7, w5, #0x7
     14c:	add	x18, x4, x16, lsl #3
     150:	ldr	x17, [x4, x17, lsl #3]
     154:	str	x17, [x4, x16, lsl #3]
     158:	ldr	x16, [x4, x19, lsl #3]
     15c:	str	x16, [x18, #96]
     160:	cbz	w15, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
     164:	mov	w17, w7
     168:	add	w16, w7, w6
     16c:	add	x19, x17, #0xc
     170:	sub	w15, w5, #0x8
     174:	add	x18, x4, x16, lsl #3
     178:	ldr	x17, [x4, x17, lsl #3]
     17c:	str	x17, [x4, x16, lsl #3]
     180:	ldr	x16, [x4, x19, lsl #3]
     184:	str	x16, [x18, #96]
     188:	cbz	w7, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
     18c:	mov	w17, w15
     190:	add	w16, w15, w6
     194:	add	x19, x17, #0xc
     198:	sub	w7, w5, #0x9
     19c:	add	x18, x4, x16, lsl #3
     1a0:	ldr	x17, [x4, x17, lsl #3]
     1a4:	str	x17, [x4, x16, lsl #3]
     1a8:	ldr	x16, [x4, x19, lsl #3]
     1ac:	str	x16, [x18, #96]
     1b0:	cbz	w15, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
     1b4:	mov	w17, w7
     1b8:	add	w16, w7, w6
     1bc:	add	x19, x17, #0xc
     1c0:	sub	w15, w5, #0xa
     1c4:	add	x18, x4, x16, lsl #3
     1c8:	ldr	x17, [x4, x17, lsl #3]
     1cc:	str	x17, [x4, x16, lsl #3]
     1d0:	ldr	x16, [x4, x19, lsl #3]
     1d4:	str	x16, [x18, #96]
     1d8:	cbz	w7, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
     1dc:	mov	w17, w15
     1e0:	add	w16, w15, w6
     1e4:	add	x19, x17, #0xc
     1e8:	sub	w7, w5, #0xb
     1ec:	add	x18, x4, x16, lsl #3
     1f0:	ldr	x17, [x4, x17, lsl #3]
     1f4:	str	x17, [x4, x16, lsl #3]
     1f8:	ldr	x16, [x4, x19, lsl #3]
     1fc:	str	x16, [x18, #96]
     200:	cbz	w15, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
     204:	mov	w16, w7
     208:	add	w15, w7, w6
     20c:	add	x18, x16, #0xc
     210:	sub	w5, w5, #0xc
     214:	add	x17, x4, x15, lsl #3
     218:	ldr	x16, [x4, x16, lsl #3]
     21c:	str	x16, [x4, x15, lsl #3]
     220:	ldr	x15, [x4, x18, lsl #3]
     224:	str	x15, [x17, #96]
     228:	cbz	w7, 24c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24c>
     22c:	mov	w7, w5
     230:	add	w5, w5, w6
     234:	add	x16, x7, #0xc
     238:	add	x15, x4, x5, lsl #3
     23c:	ldr	x7, [x4, x7, lsl #3]
     240:	str	x7, [x4, x5, lsl #3]
     244:	ldr	x5, [x4, x16, lsl #3]
     248:	str	x5, [x15, #96]
     24c:	cmp	w13, #0xc
     250:	sub	w15, w13, w6
     254:	b.hi	f70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf70>  // b.pmore
     258:	cmp	w6, #0xc
     25c:	b.hi	fc4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfc4>  // b.pmore
     260:	cmp	w13, w15
     264:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     268:	mov	w7, w15
     26c:	add	w5, w15, #0x1
     270:	add	x16, x7, #0xc
     274:	cmp	w13, w5
     278:	ldr	x7, [x14, x7, lsl #3]
     27c:	str	x7, [x4]
     280:	ldr	x7, [x14, x16, lsl #3]
     284:	str	x7, [x4, #96]
     288:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     28c:	add	x16, x5, #0xc
     290:	add	w7, w15, #0x2
     294:	ldr	x5, [x14, x5, lsl #3]
     298:	str	x5, [x4, #8]
     29c:	cmp	w13, w7
     2a0:	ldr	x5, [x14, x16, lsl #3]
     2a4:	str	x5, [x4, #104]
     2a8:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     2ac:	add	x16, x7, #0xc
     2b0:	add	w5, w15, #0x3
     2b4:	ldr	x7, [x14, x7, lsl #3]
     2b8:	str	x7, [x4, #16]
     2bc:	cmp	w13, w5
     2c0:	ldr	x7, [x14, x16, lsl #3]
     2c4:	str	x7, [x4, #112]
     2c8:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     2cc:	add	x16, x5, #0xc
     2d0:	add	w7, w15, #0x4
     2d4:	ldr	x5, [x14, x5, lsl #3]
     2d8:	str	x5, [x4, #24]
     2dc:	cmp	w13, w7
     2e0:	ldr	x5, [x14, x16, lsl #3]
     2e4:	str	x5, [x4, #120]
     2e8:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     2ec:	add	x16, x7, #0xc
     2f0:	add	w5, w15, #0x5
     2f4:	ldr	x7, [x14, x7, lsl #3]
     2f8:	str	x7, [x4, #32]
     2fc:	cmp	w13, w5
     300:	ldr	x7, [x14, x16, lsl #3]
     304:	str	x7, [x4, #128]
     308:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     30c:	add	x16, x5, #0xc
     310:	add	w7, w15, #0x6
     314:	ldr	x5, [x14, x5, lsl #3]
     318:	str	x5, [x4, #40]
     31c:	cmp	w13, w7
     320:	ldr	x5, [x14, x16, lsl #3]
     324:	str	x5, [x4, #136]
     328:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     32c:	add	x16, x7, #0xc
     330:	add	w5, w15, #0x7
     334:	ldr	x7, [x14, x7, lsl #3]
     338:	str	x7, [x4, #48]
     33c:	cmp	w13, w5
     340:	ldr	x7, [x14, x16, lsl #3]
     344:	str	x7, [x4, #144]
     348:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     34c:	add	x16, x5, #0xc
     350:	add	w7, w15, #0x8
     354:	ldr	x5, [x14, x5, lsl #3]
     358:	str	x5, [x4, #56]
     35c:	cmp	w13, w7
     360:	ldr	x5, [x14, x16, lsl #3]
     364:	str	x5, [x4, #152]
     368:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     36c:	add	x16, x7, #0xc
     370:	add	w5, w15, #0x9
     374:	ldr	x7, [x14, x7, lsl #3]
     378:	str	x7, [x4, #64]
     37c:	cmp	w13, w5
     380:	ldr	x7, [x14, x16, lsl #3]
     384:	str	x7, [x4, #160]
     388:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     38c:	add	x16, x5, #0xc
     390:	add	w7, w15, #0xa
     394:	ldr	x5, [x14, x5, lsl #3]
     398:	str	x5, [x4, #72]
     39c:	cmp	w13, w7
     3a0:	ldr	x5, [x14, x16, lsl #3]
     3a4:	str	x5, [x4, #168]
     3a8:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     3ac:	add	x16, x7, #0xc
     3b0:	add	w5, w15, #0xb
     3b4:	ldr	x7, [x14, x7, lsl #3]
     3b8:	str	x7, [x4, #80]
     3bc:	cmp	w13, w5
     3c0:	ldr	x7, [x14, x16, lsl #3]
     3c4:	str	x7, [x4, #176]
     3c8:	b.eq	3e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3e0>  // b.none
     3cc:	add	x7, x5, #0xc
     3d0:	ldr	x5, [x14, x5, lsl #3]
     3d4:	str	x5, [x4, #88]
     3d8:	ldr	x5, [x14, x7, lsl #3]
     3dc:	str	x5, [x4, #184]
     3e0:	str	w15, [x2, x8, lsl #2]
     3e4:	ldr	w5, [x2, x10, lsl #2]
     3e8:	add	w5, w6, w5
     3ec:	str	w5, [x2, x10, lsl #2]
     3f0:	ldr	w6, [x3, x10, lsl #2]
     3f4:	cmp	w5, w6
     3f8:	b.cs	788 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x788>  // b.hs, b.nlast
     3fc:	sub	x8, x8, #0x1
     400:	cmn	w8, #0x1
     404:	b.eq	788 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x788>  // b.none
     408:	ldr	w13, [x2, x8, lsl #2]
     40c:	sub	w6, w6, w5
     410:	stp	w5, w13, [sp, #44]
     414:	cmp	w6, #0x0
     418:	ldr	x14, [x0, x8, lsl #3]
     41c:	b.gt	48 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x48>
     420:	neg	w6, w6
     424:	str	w6, [sp, #60]
     428:	cmp	w6, w5
     42c:	csel	w6, w6, w5, ls  // ls = plast
     430:	subs	w7, w11, w13
     434:	cmp	w11, w13
     438:	cset	w15, cc  // cc = lo, ul, last
     43c:	cmp	w7, w6
     440:	b.cc	f58 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf58>  // b.lo, b.ul, b.last
     444:	cmp	w6, #0xc
     448:	b.hi	f70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf70>  // b.pmore
     44c:	add	w15, w13, w6
     450:	cmp	w15, #0xc
     454:	b.hi	fc4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfc4>  // b.pmore
     458:	cbz	w6, f68 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf68>
     45c:	ldr	x16, [x4]
     460:	add	x7, x14, w13, uxtw #3
     464:	str	x16, [x14, w13, uxtw #3]
     468:	cmp	w6, #0x1
     46c:	add	w16, w13, #0x1
     470:	ldr	x17, [x4, #96]
     474:	str	x17, [x7, #96]
     478:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     47c:	ldr	x7, [x4, #8]
     480:	add	x17, x14, w16, uxtw #3
     484:	str	x7, [x14, w16, uxtw #3]
     488:	cmp	w6, #0x2
     48c:	add	w7, w13, #0x2
     490:	ldr	x16, [x4, #104]
     494:	str	x16, [x17, #96]
     498:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     49c:	ldr	x17, [x4, #16]
     4a0:	add	x16, x14, w7, uxtw #3
     4a4:	str	x17, [x14, w7, uxtw #3]
     4a8:	cmp	w6, #0x3
     4ac:	add	w7, w13, #0x3
     4b0:	ldr	x17, [x4, #112]
     4b4:	str	x17, [x16, #96]
     4b8:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     4bc:	ldr	x17, [x4, #24]
     4c0:	add	x16, x14, w7, uxtw #3
     4c4:	str	x17, [x14, w7, uxtw #3]
     4c8:	cmp	w6, #0x4
     4cc:	add	w7, w13, #0x4
     4d0:	ldr	x17, [x4, #120]
     4d4:	str	x17, [x16, #96]
     4d8:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     4dc:	ldr	x17, [x4, #32]
     4e0:	add	x16, x14, w7, uxtw #3
     4e4:	str	x17, [x14, w7, uxtw #3]
     4e8:	cmp	w6, #0x5
     4ec:	add	w7, w13, #0x5
     4f0:	ldr	x17, [x4, #128]
     4f4:	str	x17, [x16, #96]
     4f8:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     4fc:	ldr	x17, [x4, #40]
     500:	add	x16, x14, w7, uxtw #3
     504:	str	x17, [x14, w7, uxtw #3]
     508:	cmp	w6, #0x6
     50c:	add	w7, w13, #0x6
     510:	ldr	x17, [x4, #136]
     514:	str	x17, [x16, #96]
     518:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     51c:	ldr	x17, [x4, #48]
     520:	add	x16, x14, w7, uxtw #3
     524:	str	x17, [x14, w7, uxtw #3]
     528:	cmp	w6, #0x7
     52c:	add	w7, w13, #0x7
     530:	ldr	x17, [x4, #144]
     534:	str	x17, [x16, #96]
     538:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     53c:	ldr	x17, [x4, #56]
     540:	add	x16, x14, w7, uxtw #3
     544:	str	x17, [x14, w7, uxtw #3]
     548:	cmp	w6, #0x8
     54c:	add	w7, w13, #0x8
     550:	ldr	x17, [x4, #152]
     554:	str	x17, [x16, #96]
     558:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     55c:	ldr	x17, [x4, #64]
     560:	add	x16, x14, w7, uxtw #3
     564:	str	x17, [x14, w7, uxtw #3]
     568:	cmp	w6, #0x9
     56c:	add	w7, w13, #0x9
     570:	ldr	x17, [x4, #160]
     574:	str	x17, [x16, #96]
     578:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     57c:	ldr	x17, [x4, #72]
     580:	add	x16, x14, w7, uxtw #3
     584:	str	x17, [x14, w7, uxtw #3]
     588:	cmp	w6, #0xa
     58c:	add	w7, w13, #0xa
     590:	ldr	x17, [x4, #168]
     594:	str	x17, [x16, #96]
     598:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     59c:	ldr	x17, [x4, #80]
     5a0:	add	x16, x14, w7, uxtw #3
     5a4:	str	x17, [x14, w7, uxtw #3]
     5a8:	add	w13, w13, #0xb
     5ac:	cmp	w6, #0xb
     5b0:	ldr	x7, [x4, #176]
     5b4:	str	x7, [x16, #96]
     5b8:	b.eq	5d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5d0>  // b.none
     5bc:	ldr	x16, [x4, #88]
     5c0:	add	x7, x14, w13, uxtw #3
     5c4:	str	x16, [x14, w13, uxtw #3]
     5c8:	ldr	x13, [x4, #184]
     5cc:	str	x13, [x7, #96]
     5d0:	cmp	w5, #0xc
     5d4:	sub	w7, w5, w6
     5d8:	b.hi	f70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf70>  // b.pmore
     5dc:	cmp	w7, #0xc
     5e0:	b.hi	fc4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfc4>  // b.pmore
     5e4:	cmp	w5, w6
     5e8:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     5ec:	mov	w13, w6
     5f0:	add	w7, w6, #0x1
     5f4:	add	x14, x13, #0xc
     5f8:	cmp	w5, w7
     5fc:	ldr	x13, [x4, x13, lsl #3]
     600:	str	x13, [x4]
     604:	ldr	x13, [x4, x14, lsl #3]
     608:	str	x13, [x4, #96]
     60c:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     610:	add	x14, x7, #0xc
     614:	add	w13, w6, #0x2
     618:	ldr	x7, [x4, x7, lsl #3]
     61c:	str	x7, [x4, #8]
     620:	cmp	w5, w13
     624:	ldr	x7, [x4, x14, lsl #3]
     628:	str	x7, [x4, #104]
     62c:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     630:	add	x14, x13, #0xc
     634:	add	w7, w6, #0x3
     638:	ldr	x13, [x4, x13, lsl #3]
     63c:	str	x13, [x4, #16]
     640:	cmp	w5, w7
     644:	ldr	x13, [x4, x14, lsl #3]
     648:	str	x13, [x4, #112]
     64c:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     650:	add	x14, x7, #0xc
     654:	add	w13, w6, #0x4
     658:	ldr	x7, [x4, x7, lsl #3]
     65c:	str	x7, [x4, #24]
     660:	cmp	w5, w13
     664:	ldr	x7, [x4, x14, lsl #3]
     668:	str	x7, [x4, #120]
     66c:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     670:	add	x14, x13, #0xc
     674:	add	w7, w6, #0x5
     678:	ldr	x13, [x4, x13, lsl #3]
     67c:	str	x13, [x4, #32]
     680:	cmp	w5, w7
     684:	ldr	x13, [x4, x14, lsl #3]
     688:	str	x13, [x4, #128]
     68c:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     690:	add	x14, x7, #0xc
     694:	add	w13, w6, #0x6
     698:	ldr	x7, [x4, x7, lsl #3]
     69c:	str	x7, [x4, #40]
     6a0:	cmp	w5, w13
     6a4:	ldr	x7, [x4, x14, lsl #3]
     6a8:	str	x7, [x4, #136]
     6ac:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     6b0:	add	x14, x13, #0xc
     6b4:	add	w7, w6, #0x7
     6b8:	ldr	x13, [x4, x13, lsl #3]
     6bc:	str	x13, [x4, #48]
     6c0:	cmp	w5, w7
     6c4:	ldr	x13, [x4, x14, lsl #3]
     6c8:	str	x13, [x4, #144]
     6cc:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     6d0:	add	x14, x7, #0xc
     6d4:	add	w13, w6, #0x8
     6d8:	ldr	x7, [x4, x7, lsl #3]
     6dc:	str	x7, [x4, #56]
     6e0:	cmp	w5, w13
     6e4:	ldr	x7, [x4, x14, lsl #3]
     6e8:	str	x7, [x4, #152]
     6ec:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     6f0:	add	x14, x13, #0xc
     6f4:	add	w7, w6, #0x9
     6f8:	ldr	x13, [x4, x13, lsl #3]
     6fc:	str	x13, [x4, #64]
     700:	cmp	w5, w7
     704:	ldr	x13, [x4, x14, lsl #3]
     708:	str	x13, [x4, #160]
     70c:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     710:	add	x14, x7, #0xc
     714:	add	w13, w6, #0xa
     718:	ldr	x7, [x4, x7, lsl #3]
     71c:	str	x7, [x4, #72]
     720:	cmp	w5, w13
     724:	ldr	x7, [x4, x14, lsl #3]
     728:	str	x7, [x4, #168]
     72c:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     730:	add	w7, w6, #0xb
     734:	add	x14, x13, #0xc
     738:	cmp	w5, w7
     73c:	ldr	x5, [x4, x13, lsl #3]
     740:	str	x5, [x4, #80]
     744:	ldr	x5, [x4, x14, lsl #3]
     748:	str	x5, [x4, #176]
     74c:	b.eq	764 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x764>  // b.none
     750:	add	x5, x7, #0xc
     754:	ldr	x7, [x4, x7, lsl #3]
     758:	str	x7, [x4, #88]
     75c:	ldr	x5, [x4, x5, lsl #3]
     760:	str	x5, [x4, #184]
     764:	str	w15, [x2, x8, lsl #2]
     768:	neg	w6, w6
     76c:	ldr	w5, [x2, x10, lsl #2]
     770:	add	w5, w6, w5
     774:	str	w5, [x2, x10, lsl #2]
     778:	ldr	w6, [x3, x10, lsl #2]
     77c:	cmp	w5, w6
     780:	b.cc	3fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3fc>  // b.lo, b.ul, b.last
     784:	nop
     788:	cbz	w12, 79c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x79c>
     78c:	sub	x10, x10, #0x1
     790:	b	20 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x20>
     794:	mov	w6, w7
     798:	b	6c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x6c>
     79c:	cbz	w1, fb8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfb8>
     7a0:	cbz	w9, f24 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf24>
     7a4:	mov	x12, #0x0                   	// #0
     7a8:	mov	w17, #0x0                   	// #0
     7ac:	mov	w16, #0xc                   	// #12
     7b0:	ldr	w6, [x2, x12, lsl #2]
     7b4:	add	w17, w17, #0x1
     7b8:	ldr	w5, [x3, x12, lsl #2]
     7bc:	cmp	w6, w5
     7c0:	b.eq	f18 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf18>  // b.none
     7c4:	cmp	w1, w17
     7c8:	b.eq	f18 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf18>  // b.none
     7cc:	mov	w11, w17
     7d0:	ldr	x8, [x0, x12, lsl #3]
     7d4:	b	b98 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb98>
     7d8:	cmp	w5, w6
     7dc:	str	w5, [sp, #60]
     7e0:	sub	w13, w16, w7
     7e4:	csel	w5, w5, w6, ls  // ls = plast
     7e8:	cmp	w5, w13
     7ec:	b.hi	f90 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf90>  // b.pmore
     7f0:	add	w13, w7, w5
     7f4:	cmp	w13, #0xc
     7f8:	b.hi	fe4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfe4>  // b.pmore
     7fc:	sub	w14, w7, #0x1
     800:	cbz	w7, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     804:	mov	w30, w14
     808:	add	w18, w14, w5
     80c:	add	x20, x30, #0xc
     810:	sub	w15, w7, #0x2
     814:	add	x19, x4, x18, lsl #3
     818:	ldr	x30, [x4, x30, lsl #3]
     81c:	str	x30, [x4, x18, lsl #3]
     820:	ldr	x18, [x4, x20, lsl #3]
     824:	str	x18, [x19, #96]
     828:	cbz	w14, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     82c:	mov	w30, w15
     830:	add	w18, w15, w5
     834:	add	x20, x30, #0xc
     838:	sub	w14, w7, #0x3
     83c:	add	x19, x4, x18, lsl #3
     840:	ldr	x30, [x4, x30, lsl #3]
     844:	str	x30, [x4, x18, lsl #3]
     848:	ldr	x18, [x4, x20, lsl #3]
     84c:	str	x18, [x19, #96]
     850:	cbz	w15, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     854:	mov	w30, w14
     858:	add	w18, w14, w5
     85c:	add	x20, x30, #0xc
     860:	sub	w15, w7, #0x4
     864:	add	x19, x4, x18, lsl #3
     868:	ldr	x30, [x4, x30, lsl #3]
     86c:	str	x30, [x4, x18, lsl #3]
     870:	ldr	x18, [x4, x20, lsl #3]
     874:	str	x18, [x19, #96]
     878:	cbz	w14, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     87c:	mov	w30, w15
     880:	add	w18, w15, w5
     884:	add	x20, x30, #0xc
     888:	sub	w14, w7, #0x5
     88c:	add	x19, x4, x18, lsl #3
     890:	ldr	x30, [x4, x30, lsl #3]
     894:	str	x30, [x4, x18, lsl #3]
     898:	ldr	x18, [x4, x20, lsl #3]
     89c:	str	x18, [x19, #96]
     8a0:	cbz	w15, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     8a4:	mov	w19, w14
     8a8:	add	w18, w14, w5
     8ac:	add	x30, x19, #0xc
     8b0:	sub	w15, w7, #0x6
     8b4:	add	x20, x4, x18, lsl #3
     8b8:	ldr	x19, [x4, x19, lsl #3]
     8bc:	str	x19, [x4, x18, lsl #3]
     8c0:	ldr	x18, [x4, x30, lsl #3]
     8c4:	str	x18, [x20, #96]
     8c8:	cbz	w14, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     8cc:	mov	w19, w15
     8d0:	add	w18, w15, w5
     8d4:	add	x30, x19, #0xc
     8d8:	sub	w14, w7, #0x7
     8dc:	add	x20, x4, x18, lsl #3
     8e0:	ldr	x19, [x4, x19, lsl #3]
     8e4:	str	x19, [x4, x18, lsl #3]
     8e8:	ldr	x18, [x4, x30, lsl #3]
     8ec:	str	x18, [x20, #96]
     8f0:	cbz	w15, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     8f4:	mov	w19, w14
     8f8:	add	w18, w14, w5
     8fc:	add	x30, x19, #0xc
     900:	sub	w15, w7, #0x8
     904:	add	x20, x4, x18, lsl #3
     908:	ldr	x19, [x4, x19, lsl #3]
     90c:	str	x19, [x4, x18, lsl #3]
     910:	ldr	x18, [x4, x30, lsl #3]
     914:	str	x18, [x20, #96]
     918:	cbz	w14, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     91c:	mov	w19, w15
     920:	add	w18, w15, w5
     924:	add	x30, x19, #0xc
     928:	sub	w14, w7, #0x9
     92c:	add	x20, x4, x18, lsl #3
     930:	ldr	x19, [x4, x19, lsl #3]
     934:	str	x19, [x4, x18, lsl #3]
     938:	ldr	x18, [x4, x30, lsl #3]
     93c:	str	x18, [x20, #96]
     940:	cbz	w15, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     944:	mov	w19, w14
     948:	add	w18, w14, w5
     94c:	add	x30, x19, #0xc
     950:	sub	w15, w7, #0xa
     954:	add	x20, x4, x18, lsl #3
     958:	ldr	x19, [x4, x19, lsl #3]
     95c:	str	x19, [x4, x18, lsl #3]
     960:	ldr	x18, [x4, x30, lsl #3]
     964:	str	x18, [x20, #96]
     968:	cbz	w14, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     96c:	mov	w19, w15
     970:	add	w18, w15, w5
     974:	add	x30, x19, #0xc
     978:	sub	w14, w7, #0xb
     97c:	add	x20, x4, x18, lsl #3
     980:	ldr	x19, [x4, x19, lsl #3]
     984:	str	x19, [x4, x18, lsl #3]
     988:	ldr	x18, [x4, x30, lsl #3]
     98c:	str	x18, [x20, #96]
     990:	cbz	w15, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     994:	mov	w18, w14
     998:	add	w15, w14, w5
     99c:	add	x20, x18, #0xc
     9a0:	sub	w7, w7, #0xc
     9a4:	add	x19, x4, x15, lsl #3
     9a8:	ldr	x18, [x4, x18, lsl #3]
     9ac:	str	x18, [x4, x15, lsl #3]
     9b0:	ldr	x15, [x4, x20, lsl #3]
     9b4:	str	x15, [x19, #96]
     9b8:	cbz	w14, 9dc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x9dc>
     9bc:	mov	w14, w7
     9c0:	add	w7, w7, w5
     9c4:	add	x18, x14, #0xc
     9c8:	add	x15, x4, x7, lsl #3
     9cc:	ldr	x14, [x4, x14, lsl #3]
     9d0:	str	x14, [x4, x7, lsl #3]
     9d4:	ldr	x7, [x4, x18, lsl #3]
     9d8:	str	x7, [x15, #96]
     9dc:	cmp	w6, #0xc
     9e0:	sub	w7, w6, w5
     9e4:	b.hi	f70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf70>  // b.pmore
     9e8:	cmp	w5, #0xc
     9ec:	b.hi	fc4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfc4>  // b.pmore
     9f0:	cmp	w7, w6
     9f4:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     9f8:	mov	w15, w7
     9fc:	add	w14, w7, #0x1
     a00:	add	x18, x15, #0xc
     a04:	cmp	w14, w6
     a08:	ldr	x15, [x8, x15, lsl #3]
     a0c:	str	x15, [x4]
     a10:	ldr	x15, [x8, x18, lsl #3]
     a14:	str	x15, [x4, #96]
     a18:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     a1c:	add	x18, x14, #0xc
     a20:	add	w15, w7, #0x2
     a24:	ldr	x14, [x8, x14, lsl #3]
     a28:	str	x14, [x4, #8]
     a2c:	cmp	w6, w15
     a30:	ldr	x14, [x8, x18, lsl #3]
     a34:	str	x14, [x4, #104]
     a38:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     a3c:	add	x18, x15, #0xc
     a40:	add	w14, w7, #0x3
     a44:	ldr	x15, [x8, x15, lsl #3]
     a48:	str	x15, [x4, #16]
     a4c:	cmp	w14, w6
     a50:	ldr	x15, [x8, x18, lsl #3]
     a54:	str	x15, [x4, #112]
     a58:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     a5c:	add	x18, x14, #0xc
     a60:	add	w15, w7, #0x4
     a64:	ldr	x14, [x8, x14, lsl #3]
     a68:	str	x14, [x4, #24]
     a6c:	cmp	w6, w15
     a70:	ldr	x14, [x8, x18, lsl #3]
     a74:	str	x14, [x4, #120]
     a78:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     a7c:	add	x18, x15, #0xc
     a80:	add	w14, w7, #0x5
     a84:	ldr	x15, [x8, x15, lsl #3]
     a88:	str	x15, [x4, #32]
     a8c:	cmp	w6, w14
     a90:	ldr	x15, [x8, x18, lsl #3]
     a94:	str	x15, [x4, #128]
     a98:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     a9c:	add	x18, x14, #0xc
     aa0:	add	w15, w7, #0x6
     aa4:	ldr	x14, [x8, x14, lsl #3]
     aa8:	str	x14, [x4, #40]
     aac:	cmp	w6, w15
     ab0:	ldr	x14, [x8, x18, lsl #3]
     ab4:	str	x14, [x4, #136]
     ab8:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     abc:	add	x18, x15, #0xc
     ac0:	add	w14, w7, #0x7
     ac4:	ldr	x15, [x8, x15, lsl #3]
     ac8:	str	x15, [x4, #48]
     acc:	cmp	w14, w6
     ad0:	ldr	x15, [x8, x18, lsl #3]
     ad4:	str	x15, [x4, #144]
     ad8:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     adc:	add	x18, x14, #0xc
     ae0:	add	w15, w7, #0x8
     ae4:	ldr	x14, [x8, x14, lsl #3]
     ae8:	str	x14, [x4, #56]
     aec:	cmp	w15, w6
     af0:	ldr	x14, [x8, x18, lsl #3]
     af4:	str	x14, [x4, #152]
     af8:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     afc:	add	x18, x15, #0xc
     b00:	add	w14, w7, #0x9
     b04:	ldr	x15, [x8, x15, lsl #3]
     b08:	str	x15, [x4, #64]
     b0c:	cmp	w14, w6
     b10:	ldr	x15, [x8, x18, lsl #3]
     b14:	str	x15, [x4, #160]
     b18:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     b1c:	add	x18, x14, #0xc
     b20:	add	w15, w7, #0xa
     b24:	ldr	x14, [x8, x14, lsl #3]
     b28:	str	x14, [x4, #72]
     b2c:	cmp	w15, w6
     b30:	ldr	x14, [x8, x18, lsl #3]
     b34:	str	x14, [x4, #168]
     b38:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     b3c:	add	w7, w7, #0xb
     b40:	add	x14, x15, #0xc
     b44:	cmp	w7, w6
     b48:	ldr	x6, [x8, x15, lsl #3]
     b4c:	str	x6, [x4, #80]
     b50:	ldr	x6, [x8, x14, lsl #3]
     b54:	str	x6, [x4, #176]
     b58:	b.eq	b70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb70>  // b.none
     b5c:	add	x6, x7, #0xc
     b60:	ldr	x7, [x8, x7, lsl #3]
     b64:	str	x7, [x4, #88]
     b68:	ldr	x6, [x8, x6, lsl #3]
     b6c:	str	x6, [x4, #184]
     b70:	str	w13, [x2, x10, lsl #2]
     b74:	ldr	w6, [x2, x12, lsl #2]
     b78:	sub	w6, w6, w5
     b7c:	str	w6, [x2, x12, lsl #2]
     b80:	ldr	w5, [x3, x12, lsl #2]
     b84:	cmp	w6, w5
     b88:	b.cs	f18 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf18>  // b.hs, b.nlast
     b8c:	add	w11, w11, #0x1
     b90:	cmp	w1, w11
     b94:	b.eq	f18 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf18>  // b.none
     b98:	mov	w10, w11
     b9c:	sub	w5, w6, w5
     ba0:	cmp	w5, #0x0
     ba4:	ldr	w7, [x2, x10, lsl #2]
     ba8:	stp	w7, w6, [sp, #52]
     bac:	ldr	x4, [x0, x10, lsl #3]
     bb0:	b.gt	7d8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7d8>
     bb4:	neg	w5, w5
     bb8:	str	w5, [sp, #60]
     bbc:	cmp	w5, w7
     bc0:	csel	w5, w5, w7, ls  // ls = plast
     bc4:	subs	w13, w16, w6
     bc8:	cmp	w16, w6
     bcc:	cset	w14, cc  // cc = lo, ul, last
     bd0:	cmp	w13, w5
     bd4:	b.cc	f9c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf9c>  // b.lo, b.ul, b.last
     bd8:	cmp	w5, #0xc
     bdc:	b.hi	f70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf70>  // b.pmore
     be0:	add	w13, w6, w5
     be4:	cmp	w13, #0xc
     be8:	b.hi	fc4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfc4>  // b.pmore
     bec:	cbz	w5, fa8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfa8>
     bf0:	ldr	x14, [x4]
     bf4:	add	x13, x8, w6, uxtw #3
     bf8:	str	x14, [x8, w6, uxtw #3]
     bfc:	cmp	w5, #0x1
     c00:	add	w14, w6, #0x1
     c04:	ldr	x15, [x4, #96]
     c08:	str	x15, [x13, #96]
     c0c:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     c10:	ldr	x13, [x4, #8]
     c14:	add	x15, x8, w14, uxtw #3
     c18:	str	x13, [x8, w14, uxtw #3]
     c1c:	cmp	w5, #0x2
     c20:	add	w13, w6, #0x2
     c24:	ldr	x14, [x4, #104]
     c28:	str	x14, [x15, #96]
     c2c:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     c30:	ldr	x15, [x4, #16]
     c34:	add	x14, x8, w13, uxtw #3
     c38:	str	x15, [x8, w13, uxtw #3]
     c3c:	cmp	w5, #0x3
     c40:	add	w13, w6, #0x3
     c44:	ldr	x15, [x4, #112]
     c48:	str	x15, [x14, #96]
     c4c:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     c50:	ldr	x15, [x4, #24]
     c54:	add	x14, x8, w13, uxtw #3
     c58:	str	x15, [x8, w13, uxtw #3]
     c5c:	cmp	w5, #0x4
     c60:	add	w13, w6, #0x4
     c64:	ldr	x15, [x4, #120]
     c68:	str	x15, [x14, #96]
     c6c:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     c70:	ldr	x15, [x4, #32]
     c74:	add	x14, x8, w13, uxtw #3
     c78:	str	x15, [x8, w13, uxtw #3]
     c7c:	cmp	w5, #0x5
     c80:	add	w13, w6, #0x5
     c84:	ldr	x15, [x4, #128]
     c88:	str	x15, [x14, #96]
     c8c:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     c90:	ldr	x15, [x4, #40]
     c94:	add	x14, x8, w13, uxtw #3
     c98:	str	x15, [x8, w13, uxtw #3]
     c9c:	cmp	w5, #0x6
     ca0:	add	w13, w6, #0x6
     ca4:	ldr	x15, [x4, #136]
     ca8:	str	x15, [x14, #96]
     cac:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     cb0:	ldr	x15, [x4, #48]
     cb4:	add	x14, x8, w13, uxtw #3
     cb8:	str	x15, [x8, w13, uxtw #3]
     cbc:	cmp	w5, #0x7
     cc0:	add	w13, w6, #0x7
     cc4:	ldr	x15, [x4, #144]
     cc8:	str	x15, [x14, #96]
     ccc:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     cd0:	ldr	x15, [x4, #56]
     cd4:	add	x14, x8, w13, uxtw #3
     cd8:	str	x15, [x8, w13, uxtw #3]
     cdc:	cmp	w5, #0x8
     ce0:	add	w13, w6, #0x8
     ce4:	ldr	x15, [x4, #152]
     ce8:	str	x15, [x14, #96]
     cec:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     cf0:	ldr	x15, [x4, #64]
     cf4:	add	x14, x8, w13, uxtw #3
     cf8:	str	x15, [x8, w13, uxtw #3]
     cfc:	cmp	w5, #0x9
     d00:	add	w13, w6, #0x9
     d04:	ldr	x15, [x4, #160]
     d08:	str	x15, [x14, #96]
     d0c:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     d10:	ldr	x15, [x4, #72]
     d14:	add	x14, x8, w13, uxtw #3
     d18:	str	x15, [x8, w13, uxtw #3]
     d1c:	cmp	w5, #0xa
     d20:	add	w13, w6, #0xa
     d24:	ldr	x15, [x4, #168]
     d28:	str	x15, [x14, #96]
     d2c:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     d30:	ldr	x15, [x4, #80]
     d34:	add	x14, x8, w13, uxtw #3
     d38:	str	x15, [x8, w13, uxtw #3]
     d3c:	add	w6, w6, #0xb
     d40:	cmp	w5, #0xb
     d44:	ldr	x13, [x4, #176]
     d48:	str	x13, [x14, #96]
     d4c:	b.eq	d64 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd64>  // b.none
     d50:	ldr	x14, [x4, #88]
     d54:	add	x13, x8, w6, uxtw #3
     d58:	str	x14, [x8, w6, uxtw #3]
     d5c:	ldr	x6, [x4, #184]
     d60:	str	x6, [x13, #96]
     d64:	cmp	w7, #0xc
     d68:	sub	w13, w7, w5
     d6c:	b.hi	f70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf70>  // b.pmore
     d70:	cmp	w13, #0xc
     d74:	b.hi	fc4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xfc4>  // b.pmore
     d78:	cmp	w7, w5
     d7c:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     d80:	mov	w14, w5
     d84:	add	w6, w5, #0x1
     d88:	add	x15, x14, #0xc
     d8c:	cmp	w7, w6
     d90:	ldr	x14, [x4, x14, lsl #3]
     d94:	str	x14, [x4]
     d98:	ldr	x14, [x4, x15, lsl #3]
     d9c:	str	x14, [x4, #96]
     da0:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     da4:	add	x15, x6, #0xc
     da8:	add	w14, w5, #0x2
     dac:	ldr	x6, [x4, x6, lsl #3]
     db0:	str	x6, [x4, #8]
     db4:	cmp	w7, w14
     db8:	ldr	x6, [x4, x15, lsl #3]
     dbc:	str	x6, [x4, #104]
     dc0:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     dc4:	add	x15, x14, #0xc
     dc8:	add	w6, w5, #0x3
     dcc:	ldr	x14, [x4, x14, lsl #3]
     dd0:	str	x14, [x4, #16]
     dd4:	cmp	w7, w6
     dd8:	ldr	x14, [x4, x15, lsl #3]
     ddc:	str	x14, [x4, #112]
     de0:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     de4:	add	x15, x6, #0xc
     de8:	add	w14, w5, #0x4
     dec:	ldr	x6, [x4, x6, lsl #3]
     df0:	str	x6, [x4, #24]
     df4:	cmp	w7, w14
     df8:	ldr	x6, [x4, x15, lsl #3]
     dfc:	str	x6, [x4, #120]
     e00:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     e04:	add	x15, x14, #0xc
     e08:	add	w6, w5, #0x5
     e0c:	ldr	x14, [x4, x14, lsl #3]
     e10:	str	x14, [x4, #32]
     e14:	cmp	w7, w6
     e18:	ldr	x14, [x4, x15, lsl #3]
     e1c:	str	x14, [x4, #128]
     e20:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     e24:	add	x15, x6, #0xc
     e28:	add	w14, w5, #0x6
     e2c:	ldr	x6, [x4, x6, lsl #3]
     e30:	str	x6, [x4, #40]
     e34:	cmp	w7, w14
     e38:	ldr	x6, [x4, x15, lsl #3]
     e3c:	str	x6, [x4, #136]
     e40:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     e44:	add	x15, x14, #0xc
     e48:	add	w6, w5, #0x7
     e4c:	ldr	x14, [x4, x14, lsl #3]
     e50:	str	x14, [x4, #48]
     e54:	cmp	w7, w6
     e58:	ldr	x14, [x4, x15, lsl #3]
     e5c:	str	x14, [x4, #144]
     e60:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     e64:	add	x15, x6, #0xc
     e68:	add	w14, w5, #0x8
     e6c:	ldr	x6, [x4, x6, lsl #3]
     e70:	str	x6, [x4, #56]
     e74:	cmp	w7, w14
     e78:	ldr	x6, [x4, x15, lsl #3]
     e7c:	str	x6, [x4, #152]
     e80:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     e84:	add	x15, x14, #0xc
     e88:	add	w6, w5, #0x9
     e8c:	ldr	x14, [x4, x14, lsl #3]
     e90:	str	x14, [x4, #64]
     e94:	cmp	w7, w6
     e98:	ldr	x14, [x4, x15, lsl #3]
     e9c:	str	x14, [x4, #160]
     ea0:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     ea4:	add	x15, x6, #0xc
     ea8:	add	w14, w5, #0xa
     eac:	ldr	x6, [x4, x6, lsl #3]
     eb0:	str	x6, [x4, #72]
     eb4:	cmp	w7, w14
     eb8:	ldr	x6, [x4, x15, lsl #3]
     ebc:	str	x6, [x4, #168]
     ec0:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     ec4:	add	w6, w5, #0xb
     ec8:	add	x15, x14, #0xc
     ecc:	cmp	w7, w6
     ed0:	ldr	x7, [x4, x14, lsl #3]
     ed4:	str	x7, [x4, #80]
     ed8:	ldr	x7, [x4, x15, lsl #3]
     edc:	str	x7, [x4, #176]
     ee0:	b.eq	ef8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xef8>  // b.none
     ee4:	add	x7, x6, #0xc
     ee8:	ldr	x6, [x4, x6, lsl #3]
     eec:	str	x6, [x4, #88]
     ef0:	ldr	x6, [x4, x7, lsl #3]
     ef4:	str	x6, [x4, #184]
     ef8:	str	w13, [x2, x10, lsl #2]
     efc:	neg	w5, w5
     f00:	ldr	w6, [x2, x12, lsl #2]
     f04:	sub	w6, w6, w5
     f08:	str	w6, [x2, x12, lsl #2]
     f0c:	ldr	w5, [x3, x12, lsl #2]
     f10:	cmp	w6, w5
     f14:	b.cc	b8c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb8c>  // b.lo, b.ul, b.last
     f18:	add	x12, x12, #0x1
     f1c:	cmp	w9, w17
     f20:	b.ne	7b0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7b0>  // b.any
     f24:	ldp	x19, x20, [sp, #16]
     f28:	mov	w0, #0x0                   	// #0
     f2c:	nop
     f30:	mov	w4, w0
     f34:	ldr	w5, [x2, x4, lsl #2]
     f38:	ldr	w4, [x3, x4, lsl #2]
     f3c:	cmp	w5, w4
     f40:	b.ne	1004 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1004>  // b.any
     f44:	add	w0, w0, #0x1
     f48:	cmp	w1, w0
     f4c:	b.ne	f30 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf30>  // b.any
     f50:	ldp	x29, x30, [sp], #64
     f54:	ret
     f58:	cbnz	w15, f70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf70>
     f5c:	mov	w6, w7
     f60:	mov	w15, #0xc                   	// #12
     f64:	cbnz	w6, 45c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x45c>
     f68:	cmp	w5, #0xc
     f6c:	b.ls	5e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x5e4>  // b.plast
     f70:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
     f74:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
     f78:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
     f7c:	add	x3, x3, #0x0
     f80:	add	x1, x1, #0x0
     f84:	add	x0, x0, #0x0
     f88:	mov	w2, #0xeb                  	// #235
     f8c:	bl	0 <__assert_fail>
     f90:	mov	w5, w13
     f94:	mov	w13, #0xc                   	// #12
     f98:	b	7fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x7fc>
     f9c:	cbnz	w14, f70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf70>
     fa0:	mov	w5, w13
     fa4:	cbnz	w5, bf0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xbf0>
     fa8:	cmp	w7, #0xc
     fac:	b.hi	f70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf70>  // b.pmore
     fb0:	mov	w13, w7
     fb4:	b	d78 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd78>
     fb8:	ldp	x19, x20, [sp, #16]
     fbc:	ldp	x29, x30, [sp], #64
     fc0:	ret
     fc4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
     fc8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
     fcc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
     fd0:	add	x3, x3, #0x0
     fd4:	add	x1, x1, #0x0
     fd8:	add	x0, x0, #0x0
     fdc:	mov	w2, #0xec                  	// #236
     fe0:	bl	0 <__assert_fail>
     fe4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
     fe8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
     fec:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
     ff0:	add	x3, x3, #0x0
     ff4:	add	x1, x1, #0x0
     ff8:	add	x0, x0, #0x0
     ffc:	mov	w2, #0x102                 	// #258
    1000:	bl	0 <__assert_fail>
    1004:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
    1008:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
    100c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
    1010:	add	x3, x3, #0x0
    1014:	add	x1, x1, #0x0
    1018:	add	x0, x0, #0x0
    101c:	mov	w2, #0x176                 	// #374
    1020:	stp	x19, x20, [sp, #16]
    1024:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w20, w1
  14:	stp	x21, x22, [sp, #32]
  18:	add	x22, x0, #0x8
  1c:	ldr	w0, [x0, #16]
  20:	stp	x23, x24, [sp, #48]
  24:	cmp	w20, w0
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	b.cs	4d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x4d0>  // b.hs, b.nlast
  34:	ldr	x2, [x19, #8]
  38:	lsl	x28, x20, #4
  3c:	mov	x0, x22
  40:	mov	x26, x20
  44:	add	x2, x2, x28
  48:	ldr	w21, [x2, #12]
  4c:	str	w21, [sp, #112]
  50:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  54:	mov	x23, x0
  58:	cbnz	x0, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x230>
  5c:	mov	w0, #0x18                  	// #24
  60:	mov	w25, #0x2                   	// #2
  64:	mov	w27, #0x1                   	// #1
  68:	mov	w6, #0x0                   	// #0
  6c:	mov	w4, #0x0                   	// #0
  70:	str	w0, [sp, #120]
  74:	mov	w0, #0xc                   	// #12
  78:	str	w0, [sp, #128]
  7c:	ldr	w0, [x19, #16]
  80:	cmp	x20, x0
  84:	b.cs	530 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x530>  // b.hs, b.nlast
  88:	ldr	x0, [x19, #8]
  8c:	mov	w21, w4
  90:	add	x24, sp, #0x90
  94:	add	x20, sp, #0xb0
  98:	add	x3, x0, x28
  9c:	mov	w1, w26
  a0:	ldr	x5, [x0, x28]
  a4:	mov	x0, x22
  a8:	ldr	w3, [x3, #8]
  ac:	str	w3, [x24, x21, lsl #2]
  b0:	add	w28, w6, w3
  b4:	str	x5, [x20, x21, lsl #3]
  b8:	str	w4, [sp, #104]
  bc:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
  c0:	ldr	w4, [sp, #104]
  c4:	cbz	x0, 360 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x360>
  c8:	mov	w4, w27
  cc:	and	x1, x0, #0x3f
  d0:	add	w1, w1, #0x1
  d4:	ldr	w3, [sp, #120]
  d8:	and	x0, x0, #0xffffffffffffffc0
  dc:	add	w28, w28, w1
  e0:	str	w1, [x24, x4, lsl #2]
  e4:	add	w2, w28, #0x1
  e8:	str	x0, [x20, x4, lsl #3]
  ec:	cmp	w2, w3
  f0:	b.ls	354 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x354>  // b.plast
  f4:	ldr	x3, [x19]
  f8:	mov	w2, w25
  fc:	ldr	x6, [x3, #200]
 100:	str	x0, [x20, x2, lsl #3]
 104:	str	w1, [x24, x2, lsl #2]
 108:	str	wzr, [x24, x4, lsl #2]
 10c:	ldr	x0, [x6]
 110:	cbz	x0, 3b4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3b4>
 114:	ldr	x1, [x0]
 118:	str	x1, [x6]
 11c:	add	w25, w25, #0x1
 120:	stp	xzr, xzr, [x0]
 124:	mov	w1, #0x1                   	// #1
 128:	stp	xzr, xzr, [x0, #16]
 12c:	str	x0, [x20, x4, lsl #3]
 130:	stp	xzr, xzr, [x0, #32]
 134:	stp	xzr, xzr, [x0, #48]
 138:	stp	xzr, xzr, [x0, #64]
 13c:	stp	xzr, xzr, [x0, #80]
 140:	stp	xzr, xzr, [x0, #96]
 144:	str	w1, [sp, #104]
 148:	stp	xzr, xzr, [x0, #112]
 14c:	stp	xzr, xzr, [x0, #128]
 150:	stp	xzr, xzr, [x0, #144]
 154:	stp	xzr, xzr, [x0, #160]
 158:	stp	xzr, xzr, [x0, #176]
 15c:	ldr	w5, [sp, #112]
 160:	add	x21, sp, #0xa0
 164:	mov	w6, #0x1                   	// #1
 168:	mov	x4, x21
 16c:	mov	x3, x24
 170:	mov	w1, w28
 174:	mov	w2, #0xc                   	// #12
 178:	mov	w0, w25
 17c:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 180:	mov	x2, x24
 184:	mov	x3, x21
 188:	mov	w24, w0
 18c:	mov	w1, w25
 190:	str	x0, [sp, #112]
 194:	mov	x0, x20
 198:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 19c:	cbnz	x23, 38c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x38c>
 1a0:	mov	w28, #0x0                   	// #0
 1a4:	mov	w23, #0x0                   	// #0
 1a8:	ldr	w0, [sp, #104]
 1ac:	ldr	w5, [x21]
 1b0:	cmp	w0, #0x0
 1b4:	sub	w1, w5, #0x1
 1b8:	ccmp	w27, w28, #0x0, ne  // ne = any
 1bc:	ldr	x0, [x20]
 1c0:	add	x2, x1, #0xc
 1c4:	ldr	x2, [x0, x2, lsl #3]
 1c8:	b.ne	26c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x26c>  // b.any
 1cc:	tst	x0, #0x3f
 1d0:	b.ne	4f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x4f0>  // b.any
 1d4:	tst	x1, #0xffffffc0
 1d8:	b.ne	550 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x550>  // b.any
 1dc:	and	x0, x0, #0xffffffffffffffc0
 1e0:	cmp	w5, #0xc
 1e4:	orr	x0, x0, x1
 1e8:	b.hi	510 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x510>  // b.pmore
 1ec:	mov	x3, x2
 1f0:	mov	w1, w26
 1f4:	mov	x2, x0
 1f8:	mov	x0, x19
 1fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 200:	and	w23, w0, #0xff
 204:	add	w0, w28, #0x1
 208:	add	w26, w26, w23
 20c:	add	x20, x20, #0x8
 210:	add	x21, x21, #0x4
 214:	cmp	w0, w25
 218:	b.eq	2ac <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2ac>  // b.none
 21c:	mov	w28, w0
 220:	mov	w1, w26
 224:	mov	x0, x22
 228:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 22c:	b	1a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1a8>
 230:	and	x6, x0, #0x3f
 234:	mov	w1, #0x24                  	// #36
 238:	add	w6, w6, #0x1
 23c:	str	w1, [sp, #120]
 240:	add	w1, w21, w6
 244:	and	x0, x0, #0xffffffffffffffc0
 248:	mov	w25, #0x3                   	// #3
 24c:	mov	w27, #0x2                   	// #2
 250:	mov	w4, #0x1                   	// #1
 254:	str	w1, [sp, #112]
 258:	mov	w1, #0x18                  	// #24
 25c:	str	w1, [sp, #128]
 260:	str	w6, [sp, #144]
 264:	str	x0, [sp, #176]
 268:	b	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x7c>
 26c:	ldr	w3, [x19, #16]
 270:	mov	w0, w26
 274:	cmp	x3, w26, uxtw
 278:	b.ls	4d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x4d0>  // b.plast
 27c:	ldr	x3, [x19, #8]
 280:	add	x0, x3, x0, lsl #4
 284:	str	w5, [x0, #8]
 288:	cbnz	w26, 314 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x314>
 28c:	mov	x0, x19
 290:	mov	w1, w26
 294:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 298:	add	x20, x20, #0x8
 29c:	add	w0, w28, #0x1
 2a0:	add	x21, x21, #0x4
 2a4:	cmp	w0, w25
 2a8:	b.ne	21c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x21c>  // b.any
 2ac:	ldr	w0, [sp, #112]
 2b0:	cmp	w28, w0
 2b4:	b.eq	2d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2d0>  // b.none
 2b8:	sub	w28, w28, #0x1
 2bc:	mov	w1, w26
 2c0:	mov	x0, x22
 2c4:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 2c8:	cmp	w28, w24
 2cc:	b.ne	2b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2b8>  // b.any
 2d0:	ldr	w0, [x19, #16]
 2d4:	mov	w1, w26
 2d8:	cmp	x0, w26, uxtw
 2dc:	b.ls	4d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x4d0>  // b.plast
 2e0:	ldr	x2, [x19, #8]
 2e4:	ldr	x0, [sp, #112]
 2e8:	add	x1, x2, x1, lsl #4
 2ec:	ldp	x19, x20, [sp, #16]
 2f0:	lsr	x26, x0, #32
 2f4:	mov	w0, w23
 2f8:	ldp	x21, x22, [sp, #32]
 2fc:	ldp	x23, x24, [sp, #48]
 300:	ldp	x27, x28, [sp, #80]
 304:	str	w26, [x1, #12]
 308:	ldp	x25, x26, [sp, #64]
 30c:	ldp	x29, x30, [sp], #208
 310:	ret
 314:	ldr	w5, [x19, #16]
 318:	sub	w0, w26, #0x1
 31c:	cmp	x0, x5
 320:	b.cs	530 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x530>  // b.hs, b.nlast
 324:	lsl	x0, x0, #4
 328:	tst	x1, #0xffffffc0
 32c:	add	x5, x3, x0
 330:	ldr	x3, [x3, x0]
 334:	ldr	w5, [x5, #12]
 338:	ldr	x0, [x3, x5, lsl #3]
 33c:	b.ne	550 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x550>  // b.any
 340:	and	x0, x0, #0xffffffffffffffc0
 344:	orr	x0, x0, x1
 348:	str	x0, [x3, x5, lsl #3]
 34c:	b	28c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x28c>
 350:	mov	w25, w27
 354:	mov	w27, #0x0                   	// #0
 358:	str	wzr, [sp, #104]
 35c:	b	15c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x15c>
 360:	ldr	w1, [sp, #128]
 364:	add	w0, w28, #0x1
 368:	cmp	w0, w1
 36c:	b.ls	350 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x350>  // b.plast
 370:	cmp	w27, #0x1
 374:	b.ne	39c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x39c>  // b.any
 378:	ldr	w1, [sp, #148]
 37c:	mov	w25, w27
 380:	mov	x4, #0x1                   	// #1
 384:	ldr	x0, [x20, #8]
 388:	b	f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0xf4>
 38c:	mov	w1, w26
 390:	mov	x0, x22
 394:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 398:	b	1a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1a0>
 39c:	mov	w27, w4
 3a0:	ldr	w1, [x24, x21, lsl #2]
 3a4:	mov	x4, x21
 3a8:	mov	w25, #0x2                   	// #2
 3ac:	ldr	x0, [x20, x21, lsl #3]
 3b0:	b	f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0xf4>
 3b4:	ldr	x0, [x6, #8]
 3b8:	add	x5, x6, #0x8
 3bc:	ldr	x2, [x5, #80]
 3c0:	add	x1, x0, #0x3f
 3c4:	and	x1, x1, #0xffffffffffffffc0
 3c8:	add	x2, x2, #0xc0
 3cc:	str	x2, [x5, #80]
 3d0:	sub	x1, x1, x0
 3d4:	adds	x3, x1, #0xc0
 3d8:	b.cs	570 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x570>  // b.hs, b.nlast
 3dc:	ldr	x2, [x5, #8]
 3e0:	sub	x2, x2, x0
 3e4:	cmp	x3, x2
 3e8:	b.ls	48c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x48c>  // b.plast
 3ec:	ldr	w1, [x6, #32]
 3f0:	mov	x2, #0x40000000000         	// #4398046511104
 3f4:	mov	x21, #0x1000                	// #4096
 3f8:	str	w1, [sp, #104]
 3fc:	stp	x6, x4, [sp, #120]
 400:	lsr	w0, w1, #7
 404:	cmp	w0, #0x1e
 408:	str	x5, [sp, #136]
 40c:	lsl	x21, x21, x0
 410:	csel	x21, x21, x2, cc  // cc = lo, ul, last
 414:	mov	x0, x21
 418:	bl	0 <malloc>
 41c:	mov	x7, x0
 420:	ldr	w1, [sp, #104]
 424:	ldp	x6, x4, [sp, #120]
 428:	ldr	x5, [sp, #136]
 42c:	cbz	x0, 5f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x5f0>
 430:	ldr	w0, [x6, #36]
 434:	cmp	w1, w0
 438:	b.cs	49c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x49c>  // b.hs, b.nlast
 43c:	ldr	x0, [x6, #24]
 440:	str	x7, [x0, w1, uxtw #3]
 444:	ldp	w0, w2, [x6, #32]
 448:	mov	w1, w0
 44c:	add	x1, x1, #0x1
 450:	cmp	x1, x2
 454:	b.hi	5b0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x5b0>  // b.pmore
 458:	add	w0, w0, #0x1
 45c:	str	x7, [x6, #8]
 460:	str	w0, [x6, #32]
 464:	add	x21, x7, x21
 468:	str	x21, [x5, #8]
 46c:	adds	x0, x7, #0x3f
 470:	b.cs	590 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x590>  // b.hs, b.nlast
 474:	and	x0, x0, #0xffffffffffffffc0
 478:	add	x1, x0, #0xc0
 47c:	cmp	x21, x1
 480:	b.cc	5d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x5d0>  // b.lo, b.ul, b.last
 484:	str	x1, [x6, #8]
 488:	b	11c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x11c>
 48c:	add	x0, x0, x1
 490:	add	x1, x0, #0xc0
 494:	str	x1, [x6, #8]
 498:	b	11c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x11c>
 49c:	add	x1, x6, #0x28
 4a0:	add	x0, x6, #0x18
 4a4:	mov	x3, #0x8                   	// #8
 4a8:	mov	x2, #0x0                   	// #0
 4ac:	str	x6, [sp, #104]
 4b0:	stp	x7, x4, [sp, #120]
 4b4:	str	x5, [sp, #136]
 4b8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 4bc:	ldr	x6, [sp, #104]
 4c0:	ldp	x7, x4, [sp, #120]
 4c4:	ldr	w1, [x6, #32]
 4c8:	ldr	x5, [sp, #136]
 4cc:	b	43c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x43c>
 4d0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 4d4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 4d8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 4dc:	add	x3, x3, #0x0
 4e0:	add	x1, x1, #0x0
 4e4:	add	x0, x0, #0x0
 4e8:	mov	w2, #0x95                  	// #149
 4ec:	bl	0 <__assert_fail>
 4f0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 4f4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 4f8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 4fc:	add	x3, x3, #0x0
 500:	add	x1, x1, #0x0
 504:	add	x0, x0, #0x0
 508:	mov	w2, #0xb2                  	// #178
 50c:	bl	0 <__assert_fail>
 510:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 514:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 518:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 51c:	add	x3, x3, #0x0
 520:	add	x1, x1, #0x0
 524:	add	x0, x0, #0x0
 528:	mov	w2, #0x1fc                 	// #508
 52c:	bl	0 <__assert_fail>
 530:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 534:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 538:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 53c:	add	x3, x3, #0x0
 540:	add	x1, x1, #0x0
 544:	add	x0, x0, #0x0
 548:	mov	w2, #0x99                  	// #153
 54c:	bl	0 <__assert_fail>
 550:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 554:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 558:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 55c:	add	x3, x3, #0x0
 560:	add	x1, x1, #0x0
 564:	add	x0, x0, #0x0
 568:	mov	w2, #0xba                  	// #186
 56c:	bl	0 <__assert_fail>
 570:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 574:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 578:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 57c:	add	x3, x3, #0x0
 580:	add	x1, x1, #0x0
 584:	add	x0, x0, #0x0
 588:	mov	w2, #0xdc                  	// #220
 58c:	bl	0 <__assert_fail>
 590:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 594:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 598:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 59c:	add	x3, x3, #0x0
 5a0:	add	x1, x1, #0x0
 5a4:	add	x0, x0, #0x0
 5a8:	mov	w2, #0xba                  	// #186
 5ac:	bl	0 <__assert_fail>
 5b0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 5b4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 5b8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 5bc:	add	x3, x3, #0x0
 5c0:	add	x1, x1, #0x0
 5c4:	add	x0, x0, #0x0
 5c8:	mov	w2, #0x43                  	// #67
 5cc:	bl	0 <__assert_fail>
 5d0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 5d4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 5d8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 5dc:	add	x3, x3, #0x0
 5e0:	add	x1, x1, #0x0
 5e4:	add	x0, x0, #0x0
 5e8:	mov	w2, #0x105                 	// #261
 5ec:	bl	0 <__assert_fail>
 5f0:	mov	w1, #0x1                   	// #1
 5f4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 5f8:	add	x0, x0, #0x0
 5fc:	str	x6, [sp, #104]
 600:	str	x7, [sp, #120]
 604:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 608:	ldr	x6, [sp, #104]
 60c:	ldp	x7, x4, [sp, #120]
 610:	ldr	w1, [x6, #32]
 614:	ldr	x5, [sp, #136]
 618:	b	430 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x430>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	cbz	w1, 6bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x6bc>
  1c:	mov	x19, x0
  20:	mov	w20, w1
  24:	mov	x21, x2
  28:	mov	x22, x3
  2c:	cmp	w1, #0x1
  30:	add	x26, x0, #0x8
  34:	b.ne	5f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x5f4>  // b.any
  38:	ldr	x24, [x0]
  3c:	ldr	w0, [x24, #196]
  40:	cmp	w0, #0xa
  44:	b.hi	2a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2a0>  // b.pmore
  48:	ldr	w1, [x24, #192]
  4c:	cbz	w1, 71c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x71c>
  50:	ldr	w1, [x19, #16]
  54:	cbz	w1, 69c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x69c>
  58:	ldr	x5, [x19, #8]
  5c:	ldr	w1, [x5, #12]
  60:	cmp	w0, w1
  64:	b.cc	73c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x73c>  // b.lo, b.ul, b.last
  68:	sub	w2, w0, w1
  6c:	add	w4, w0, #0x1
  70:	sub	w7, w2, #0x1
  74:	add	w3, w1, #0x1
  78:	cbz	w2, 674 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x674>
  7c:	add	w6, w7, w3
  80:	add	x0, x24, #0x8
  84:	add	w9, w1, w7
  88:	sub	w8, w2, #0x2
  8c:	add	x6, x24, x6, lsl #3
  90:	add	x10, x0, x9, lsl #3
  94:	ldr	x9, [x0, x9, lsl #3]
  98:	str	x9, [x6, #8]
  9c:	ldr	x9, [x10, #88]
  a0:	str	x9, [x6, #96]
  a4:	cbz	w7, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
  a8:	add	w6, w3, w8
  ac:	add	w9, w1, w8
  b0:	sub	w7, w2, #0x3
  b4:	add	x6, x24, x6, lsl #3
  b8:	add	x10, x0, x9, lsl #3
  bc:	ldr	x9, [x0, x9, lsl #3]
  c0:	str	x9, [x6, #8]
  c4:	ldr	x9, [x10, #88]
  c8:	str	x9, [x6, #96]
  cc:	cbz	w8, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
  d0:	add	w6, w3, w7
  d4:	add	w9, w1, w7
  d8:	sub	w8, w2, #0x4
  dc:	add	x6, x24, x6, lsl #3
  e0:	add	x10, x0, x9, lsl #3
  e4:	ldr	x9, [x0, x9, lsl #3]
  e8:	str	x9, [x6, #8]
  ec:	ldr	x9, [x10, #88]
  f0:	str	x9, [x6, #96]
  f4:	cbz	w7, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
  f8:	add	w6, w3, w8
  fc:	add	w9, w1, w8
 100:	sub	w7, w2, #0x5
 104:	add	x6, x24, x6, lsl #3
 108:	add	x10, x0, x9, lsl #3
 10c:	ldr	x9, [x0, x9, lsl #3]
 110:	str	x9, [x6, #8]
 114:	ldr	x9, [x10, #88]
 118:	str	x9, [x6, #96]
 11c:	cbz	w8, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
 120:	add	w6, w7, w3
 124:	add	w9, w1, w7
 128:	sub	w8, w2, #0x6
 12c:	add	x6, x24, x6, lsl #3
 130:	add	x10, x0, x9, lsl #3
 134:	ldr	x9, [x0, x9, lsl #3]
 138:	str	x9, [x6, #8]
 13c:	ldr	x9, [x10, #88]
 140:	str	x9, [x6, #96]
 144:	cbz	w7, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
 148:	add	w6, w8, w3
 14c:	add	w9, w1, w8
 150:	sub	w7, w2, #0x7
 154:	add	x6, x24, x6, lsl #3
 158:	add	x10, x0, x9, lsl #3
 15c:	ldr	x9, [x0, x9, lsl #3]
 160:	str	x9, [x6, #8]
 164:	ldr	x9, [x10, #88]
 168:	str	x9, [x6, #96]
 16c:	cbz	w8, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
 170:	add	w6, w7, w3
 174:	add	w9, w1, w7
 178:	sub	w8, w2, #0x8
 17c:	add	x6, x24, x6, lsl #3
 180:	add	x10, x0, x9, lsl #3
 184:	ldr	x9, [x0, x9, lsl #3]
 188:	str	x9, [x6, #8]
 18c:	ldr	x9, [x10, #88]
 190:	str	x9, [x6, #96]
 194:	cbz	w7, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
 198:	add	w6, w3, w8
 19c:	add	w9, w1, w8
 1a0:	sub	w7, w2, #0x9
 1a4:	add	x6, x24, x6, lsl #3
 1a8:	add	x10, x0, x9, lsl #3
 1ac:	ldr	x9, [x0, x9, lsl #3]
 1b0:	str	x9, [x6, #8]
 1b4:	ldr	x9, [x10, #88]
 1b8:	str	x9, [x6, #96]
 1bc:	cbz	w8, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
 1c0:	add	w6, w7, w3
 1c4:	add	w9, w1, w7
 1c8:	sub	w8, w2, #0xa
 1cc:	add	x6, x24, x6, lsl #3
 1d0:	add	x10, x0, x9, lsl #3
 1d4:	ldr	x9, [x0, x9, lsl #3]
 1d8:	str	x9, [x6, #8]
 1dc:	ldr	x9, [x10, #88]
 1e0:	str	x9, [x6, #96]
 1e4:	cbz	w7, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
 1e8:	add	w6, w3, w8
 1ec:	add	w7, w1, w8
 1f0:	sub	w2, w2, #0xb
 1f4:	add	x6, x24, x6, lsl #3
 1f8:	add	x9, x0, x7, lsl #3
 1fc:	ldr	x7, [x0, x7, lsl #3]
 200:	str	x7, [x6, #8]
 204:	ldr	x7, [x9, #88]
 208:	str	x7, [x6, #96]
 20c:	cbz	w8, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
 210:	add	w3, w3, w2
 214:	add	w2, w1, w2
 218:	add	x3, x24, x3, lsl #3
 21c:	add	x6, x0, x2, lsl #3
 220:	ldr	x2, [x0, x2, lsl #3]
 224:	str	x2, [x3, #8]
 228:	ldr	x2, [x6, #88]
 22c:	str	x2, [x3, #96]
 230:	add	x2, x24, w1, uxtw #3
 234:	add	x0, x0, w1, uxtw #3
 238:	str	x21, [x2, #8]
 23c:	str	x22, [x0, #88]
 240:	str	w4, [x24, #196]
 244:	ldr	w0, [x19, #16]
 248:	cbz	w0, 69c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x69c>
 24c:	str	w4, [x5, #8]
 250:	ldr	w0, [x19, #16]
 254:	cbz	w0, 67c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x67c>
 258:	cmp	w0, #0x1
 25c:	ldr	w1, [x5, #12]
 260:	ldr	x0, [x5]
 264:	b.ls	69c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x69c>  // b.plast
 268:	ldr	x0, [x0, x1, lsl #3]
 26c:	mov	w25, #0x0                   	// #0
 270:	ldp	x19, x20, [sp, #16]
 274:	and	x1, x0, #0x3f
 278:	add	w1, w1, #0x1
 27c:	and	x0, x0, #0xffffffffffffffc0
 280:	str	x0, [x5, #16]
 284:	mov	w0, w25
 288:	str	w1, [x5, #24]
 28c:	ldp	x21, x22, [sp, #32]
 290:	ldp	x23, x24, [sp, #48]
 294:	ldp	x25, x26, [sp, #64]
 298:	ldp	x29, x30, [sp], #80
 29c:	ret
 2a0:	ldr	w0, [x19, #16]
 2a4:	cbz	w0, 69c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x69c>
 2a8:	ldr	x1, [x19, #8]
 2ac:	mov	x0, x24
 2b0:	ldr	w1, [x1, #12]
 2b4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 2b8:	mov	x3, x0
 2bc:	ldr	w1, [x24, #192]
 2c0:	cbz	w1, 71c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x71c>
 2c4:	ldr	w2, [x24, #196]
 2c8:	mov	x23, #0x1                   	// #1
 2cc:	add	x1, x24, #0x8
 2d0:	mov	w25, w23
 2d4:	mov	x0, x26
 2d8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
 2dc:	ldr	w3, [x19, #16]
 2e0:	cbz	w3, 5c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x5c0>
 2e4:	ldr	x5, [x19, #8]
 2e8:	ldp	w0, w1, [x5, #8]
 2ec:	cmp	w1, w0
 2f0:	b.cs	5c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x5c0>  // b.hs, b.nlast
 2f4:	cmp	x23, w3, uxtw
 2f8:	b.cs	67c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x67c>  // b.hs, b.nlast
 2fc:	lsl	x24, x23, #4
 300:	add	x0, x5, x24
 304:	ldr	w7, [x0, #8]
 308:	cmp	w7, #0xc
 30c:	b.eq	604 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x604>  // b.none
 310:	ldr	w1, [x0, #12]
 314:	cmp	w7, #0xb
 318:	ldr	x4, [x0]
 31c:	b.hi	6fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x6fc>  // b.pmore
 320:	cmp	w1, w7
 324:	b.hi	6dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x6dc>  // b.pmore
 328:	sub	w6, w7, w1
 32c:	add	w2, w1, #0x1
 330:	sub	w9, w6, #0x1
 334:	add	w10, w7, #0x1
 338:	cbz	w6, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 33c:	add	w11, w1, w9
 340:	add	w8, w2, w9
 344:	add	x13, x11, #0xc
 348:	sub	w12, w6, #0x2
 34c:	ldr	x11, [x4, x11, lsl #3]
 350:	str	x11, [x4, x8, lsl #3]
 354:	add	x8, x4, x8, lsl #3
 358:	ldr	x11, [x4, x13, lsl #3]
 35c:	str	x11, [x8, #96]
 360:	cbz	w9, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 364:	add	w11, w1, w12
 368:	add	w8, w12, w2
 36c:	add	x13, x11, #0xc
 370:	sub	w9, w6, #0x3
 374:	ldr	x11, [x4, x11, lsl #3]
 378:	str	x11, [x4, x8, lsl #3]
 37c:	add	x8, x4, x8, lsl #3
 380:	ldr	x11, [x4, x13, lsl #3]
 384:	str	x11, [x8, #96]
 388:	cbz	w12, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 38c:	add	w12, w1, w9
 390:	add	w8, w2, w9
 394:	add	x13, x12, #0xc
 398:	sub	w11, w6, #0x4
 39c:	ldr	x12, [x4, x12, lsl #3]
 3a0:	str	x12, [x4, x8, lsl #3]
 3a4:	add	x8, x4, x8, lsl #3
 3a8:	ldr	x12, [x4, x13, lsl #3]
 3ac:	str	x12, [x8, #96]
 3b0:	cbz	w9, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 3b4:	add	w12, w1, w11
 3b8:	add	w8, w2, w11
 3bc:	add	x13, x12, #0xc
 3c0:	sub	w9, w6, #0x5
 3c4:	ldr	x12, [x4, x12, lsl #3]
 3c8:	str	x12, [x4, x8, lsl #3]
 3cc:	add	x8, x4, x8, lsl #3
 3d0:	ldr	x12, [x4, x13, lsl #3]
 3d4:	str	x12, [x8, #96]
 3d8:	cbz	w11, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 3dc:	add	w12, w1, w9
 3e0:	add	w8, w2, w9
 3e4:	add	x13, x12, #0xc
 3e8:	sub	w11, w6, #0x6
 3ec:	ldr	x12, [x4, x12, lsl #3]
 3f0:	str	x12, [x4, x8, lsl #3]
 3f4:	add	x8, x4, x8, lsl #3
 3f8:	ldr	x12, [x4, x13, lsl #3]
 3fc:	str	x12, [x8, #96]
 400:	cbz	w9, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 404:	add	w12, w1, w11
 408:	add	w8, w2, w11
 40c:	add	x13, x12, #0xc
 410:	sub	w9, w6, #0x7
 414:	ldr	x12, [x4, x12, lsl #3]
 418:	str	x12, [x4, x8, lsl #3]
 41c:	add	x8, x4, x8, lsl #3
 420:	ldr	x12, [x4, x13, lsl #3]
 424:	str	x12, [x8, #96]
 428:	cbz	w11, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 42c:	add	w12, w1, w9
 430:	add	w8, w2, w9
 434:	add	x13, x12, #0xc
 438:	sub	w11, w6, #0x8
 43c:	ldr	x12, [x4, x12, lsl #3]
 440:	str	x12, [x4, x8, lsl #3]
 444:	add	x8, x4, x8, lsl #3
 448:	ldr	x12, [x4, x13, lsl #3]
 44c:	str	x12, [x8, #96]
 450:	cbz	w9, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 454:	add	w12, w1, w11
 458:	add	w8, w2, w11
 45c:	add	x13, x12, #0xc
 460:	sub	w9, w6, #0x9
 464:	ldr	x12, [x4, x12, lsl #3]
 468:	str	x12, [x4, x8, lsl #3]
 46c:	add	x8, x4, x8, lsl #3
 470:	ldr	x12, [x4, x13, lsl #3]
 474:	str	x12, [x8, #96]
 478:	cbz	w11, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 47c:	add	w12, w1, w9
 480:	add	w8, w2, w9
 484:	add	x13, x12, #0xc
 488:	sub	w11, w6, #0xa
 48c:	ldr	x12, [x4, x12, lsl #3]
 490:	str	x12, [x4, x8, lsl #3]
 494:	add	x8, x4, x8, lsl #3
 498:	ldr	x12, [x4, x13, lsl #3]
 49c:	str	x12, [x8, #96]
 4a0:	cbz	w9, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 4a4:	add	w12, w1, w11
 4a8:	add	w8, w2, w11
 4ac:	add	x13, x12, #0xc
 4b0:	sub	w9, w6, #0xb
 4b4:	ldr	x12, [x4, x12, lsl #3]
 4b8:	str	x12, [x4, x8, lsl #3]
 4bc:	add	x8, x4, x8, lsl #3
 4c0:	ldr	x12, [x4, x13, lsl #3]
 4c4:	str	x12, [x8, #96]
 4c8:	cbz	w11, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 4cc:	add	w11, w1, w9
 4d0:	add	w8, w2, w9
 4d4:	add	x13, x11, #0xc
 4d8:	sub	w6, w6, #0xc
 4dc:	add	x12, x4, x8, lsl #3
 4e0:	ldr	x11, [x4, x11, lsl #3]
 4e4:	str	x11, [x4, x8, lsl #3]
 4e8:	ldr	x8, [x4, x13, lsl #3]
 4ec:	str	x8, [x12, #96]
 4f0:	cbz	w9, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x514>
 4f4:	add	w8, w1, w6
 4f8:	add	w6, w2, w6
 4fc:	add	x9, x8, #0xc
 500:	add	x2, x4, x6, lsl #3
 504:	ldr	x8, [x4, x8, lsl #3]
 508:	str	x8, [x4, x6, lsl #3]
 50c:	ldr	x6, [x4, x9, lsl #3]
 510:	str	x6, [x2, #96]
 514:	mov	w2, w1
 518:	cmp	w20, w3
 51c:	add	x3, x2, #0xc
 520:	add	x8, x4, w1, uxtw #3
 524:	str	x21, [x4, x2, lsl #3]
 528:	str	x22, [x4, x3, lsl #3]
 52c:	b.cs	67c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x67c>  // b.hs, b.nlast
 530:	str	w10, [x0, #8]
 534:	sub	w0, w20, #0x1
 538:	ldr	w4, [x19, #16]
 53c:	cmp	x0, x4
 540:	b.cs	67c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x67c>  // b.hs, b.nlast
 544:	lsl	x0, x0, #4
 548:	mov	w2, w7
 54c:	add	x3, x5, x0
 550:	cmp	x23, x4
 554:	ldr	x0, [x5, x0]
 558:	ldr	w6, [x3, #12]
 55c:	ldr	x3, [x0, x6, lsl #3]
 560:	and	x3, x3, #0xffffffffffffffc0
 564:	orr	x2, x3, x2
 568:	str	x2, [x0, x6, lsl #3]
 56c:	b.cs	67c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x67c>  // b.hs, b.nlast
 570:	cmp	w1, w7
 574:	add	w21, w20, #0x1
 578:	b.eq	640 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x640>  // b.none
 57c:	cmp	x4, w21, uxtw
 580:	b.ls	69c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x69c>  // b.plast
 584:	lsl	x21, x21, #4
 588:	ldr	x1, [x8]
 58c:	add	x0, x5, x21
 590:	ldp	x19, x20, [sp, #16]
 594:	and	x2, x1, #0xffffffffffffffc0
 598:	and	x1, x1, #0x3f
 59c:	str	x2, [x5, x21]
 5a0:	add	w1, w1, #0x1
 5a4:	str	w1, [x0, #8]
 5a8:	mov	w0, w25
 5ac:	ldp	x21, x22, [sp, #32]
 5b0:	ldp	x23, x24, [sp, #48]
 5b4:	ldp	x25, x26, [sp, #64]
 5b8:	ldp	x29, x30, [sp], #80
 5bc:	ret
 5c0:	mov	x0, x26
 5c4:	mov	w1, w20
 5c8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 5cc:	ldr	w0, [x19, #16]
 5d0:	cmp	x23, x0
 5d4:	b.cs	69c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x69c>  // b.hs, b.nlast
 5d8:	ldr	x5, [x19, #8]
 5dc:	add	x1, x5, x23, lsl #4
 5e0:	ldr	w0, [x1, #12]
 5e4:	add	w0, w0, #0x1
 5e8:	str	w0, [x1, #12]
 5ec:	ldr	w3, [x19, #16]
 5f0:	b	2f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2f4>
 5f4:	sub	w23, w1, #0x1
 5f8:	mov	w25, #0x0                   	// #0
 5fc:	mov	x20, x23
 600:	b	2dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2dc>
 604:	cbnz	w25, 74c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x74c>
 608:	mov	w1, w20
 60c:	mov	x0, x19
 610:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 614:	and	w25, w0, #0xff
 618:	ldr	w3, [x19, #16]
 61c:	add	w23, w20, w25
 620:	mov	x20, x23
 624:	cmp	w23, w3
 628:	b.cs	67c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x67c>  // b.hs, b.nlast
 62c:	ldr	x5, [x19, #8]
 630:	lsl	x24, x23, #4
 634:	add	x0, x5, x24
 638:	ldr	w7, [x0, #8]
 63c:	b	310 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x310>
 640:	mov	x2, x22
 644:	mov	w1, w20
 648:	mov	x0, x19
 64c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 650:	ldr	w4, [x19, #16]
 654:	cmp	x23, x4
 658:	b.cs	67c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x67c>  // b.hs, b.nlast
 65c:	ldr	x5, [x19, #8]
 660:	add	x1, x5, x24
 664:	ldr	x0, [x5, x24]
 668:	ldr	w8, [x1, #12]
 66c:	add	x8, x0, x8, lsl #3
 670:	b	57c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x57c>
 674:	add	x0, x24, #0x8
 678:	b	230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x230>
 67c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 680:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 684:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 688:	add	x3, x3, #0x0
 68c:	add	x1, x1, #0x0
 690:	add	x0, x0, #0x0
 694:	mov	w2, #0x99                  	// #153
 698:	bl	0 <__assert_fail>
 69c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 6a0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 6a4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 6a8:	add	x3, x3, #0x0
 6ac:	add	x1, x1, #0x0
 6b0:	add	x0, x0, #0x0
 6b4:	mov	w2, #0x95                  	// #149
 6b8:	bl	0 <__assert_fail>
 6bc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 6c0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 6c4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 6c8:	add	x3, x3, #0x0
 6cc:	add	x1, x1, #0x0
 6d0:	add	x0, x0, #0x0
 6d4:	mov	w2, #0x6c9                 	// #1737
 6d8:	bl	0 <__assert_fail>
 6dc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 6e0:	add	x3, x3, #0x0
 6e4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 6e8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 6ec:	add	x1, x1, #0x0
 6f0:	add	x0, x0, #0x0
 6f4:	mov	w2, #0x2ef                 	// #751
 6f8:	bl	0 <__assert_fail>
 6fc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 700:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 704:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 708:	add	x3, x3, #0x0
 70c:	add	x1, x1, #0x0
 710:	add	x0, x0, #0x0
 714:	mov	w2, #0x2ee                 	// #750
 718:	bl	0 <__assert_fail>
 71c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 720:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 724:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 728:	add	x3, x3, #0x0
 72c:	add	x1, x1, #0x0
 730:	add	x0, x0, #0x0
 734:	mov	w2, #0x3e9                 	// #1001
 738:	bl	0 <__assert_fail>
 73c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 740:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 744:	add	x3, x3, #0x0
 748:	b	6e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x6e8>
 74c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 750:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 754:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 758:	add	x3, x3, #0x0
 75c:	add	x1, x1, #0x0
 760:	add	x0, x0, #0x0
 764:	mov	w2, #0x6e6                 	// #1766
 768:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w20, w1
  14:	stp	x21, x22, [sp, #32]
  18:	add	x22, x0, #0x8
  1c:	ldr	w0, [x0, #16]
  20:	stp	x23, x24, [sp, #48]
  24:	cmp	w20, w0
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	b.cs	4d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x4d0>  // b.hs, b.nlast
  34:	ldr	x2, [x19, #8]
  38:	lsl	x28, x20, #4
  3c:	mov	x0, x22
  40:	mov	x26, x20
  44:	add	x2, x2, x28
  48:	ldr	w21, [x2, #12]
  4c:	str	w21, [sp, #112]
  50:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  54:	mov	x23, x0
  58:	cbnz	x0, 230 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x230>
  5c:	mov	w0, #0x10                  	// #16
  60:	mov	w25, #0x2                   	// #2
  64:	mov	w27, #0x1                   	// #1
  68:	mov	w6, #0x0                   	// #0
  6c:	mov	w4, #0x0                   	// #0
  70:	str	w0, [sp, #120]
  74:	mov	w0, #0x8                   	// #8
  78:	str	w0, [sp, #128]
  7c:	ldr	w0, [x19, #16]
  80:	cmp	x20, x0
  84:	b.cs	530 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x530>  // b.hs, b.nlast
  88:	ldr	x0, [x19, #8]
  8c:	mov	w21, w4
  90:	add	x24, sp, #0x90
  94:	add	x20, sp, #0xb0
  98:	add	x3, x0, x28
  9c:	mov	w1, w26
  a0:	ldr	x5, [x0, x28]
  a4:	mov	x0, x22
  a8:	ldr	w3, [x3, #8]
  ac:	str	w3, [x24, x21, lsl #2]
  b0:	add	w28, w6, w3
  b4:	str	x5, [x20, x21, lsl #3]
  b8:	str	w4, [sp, #104]
  bc:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
  c0:	ldr	w4, [sp, #104]
  c4:	cbz	x0, 360 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x360>
  c8:	mov	w4, w27
  cc:	and	x1, x0, #0x3f
  d0:	add	w1, w1, #0x1
  d4:	ldr	w3, [sp, #120]
  d8:	and	x0, x0, #0xffffffffffffffc0
  dc:	add	w28, w28, w1
  e0:	str	w1, [x24, x4, lsl #2]
  e4:	add	w2, w28, #0x1
  e8:	str	x0, [x20, x4, lsl #3]
  ec:	cmp	w2, w3
  f0:	b.ls	354 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x354>  // b.plast
  f4:	ldr	x3, [x19]
  f8:	mov	w2, w25
  fc:	ldr	x6, [x3, #200]
 100:	str	x0, [x20, x2, lsl #3]
 104:	str	w1, [x24, x2, lsl #2]
 108:	str	wzr, [x24, x4, lsl #2]
 10c:	ldr	x0, [x6]
 110:	cbz	x0, 3b4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3b4>
 114:	ldr	x1, [x0]
 118:	str	x1, [x6]
 11c:	add	w25, w25, #0x1
 120:	stp	xzr, xzr, [x0]
 124:	mov	w1, #0x1                   	// #1
 128:	stp	xzr, xzr, [x0, #16]
 12c:	str	x0, [x20, x4, lsl #3]
 130:	stp	xzr, xzr, [x0, #32]
 134:	stp	xzr, xzr, [x0, #48]
 138:	stp	xzr, xzr, [x0, #64]
 13c:	stp	xzr, xzr, [x0, #80]
 140:	stp	xzr, xzr, [x0, #96]
 144:	str	w1, [sp, #104]
 148:	stp	xzr, xzr, [x0, #112]
 14c:	stp	xzr, xzr, [x0, #128]
 150:	stp	xzr, xzr, [x0, #144]
 154:	stp	xzr, xzr, [x0, #160]
 158:	stp	xzr, xzr, [x0, #176]
 15c:	ldr	w5, [sp, #112]
 160:	add	x21, sp, #0xa0
 164:	mov	w6, #0x1                   	// #1
 168:	mov	x4, x21
 16c:	mov	x3, x24
 170:	mov	w1, w28
 174:	mov	w2, #0x8                   	// #8
 178:	mov	w0, w25
 17c:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 180:	mov	x2, x24
 184:	mov	x3, x21
 188:	mov	w24, w0
 18c:	mov	w1, w25
 190:	str	x0, [sp, #112]
 194:	mov	x0, x20
 198:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 19c:	cbnz	x23, 38c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x38c>
 1a0:	mov	w28, #0x0                   	// #0
 1a4:	mov	w23, #0x0                   	// #0
 1a8:	ldr	w0, [sp, #104]
 1ac:	ldr	w5, [x21]
 1b0:	cmp	w0, #0x0
 1b4:	ldr	x0, [x20]
 1b8:	sub	w1, w5, #0x1
 1bc:	ccmp	w27, w28, #0x0, ne  // ne = any
 1c0:	add	x2, x0, x1, lsl #4
 1c4:	ldr	x2, [x2, #8]
 1c8:	b.ne	26c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x26c>  // b.any
 1cc:	tst	x0, #0x3f
 1d0:	b.ne	4f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x4f0>  // b.any
 1d4:	tst	x1, #0xffffffc0
 1d8:	b.ne	550 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x550>  // b.any
 1dc:	and	x0, x0, #0xffffffffffffffc0
 1e0:	cmp	w5, #0x8
 1e4:	orr	x0, x0, x1
 1e8:	b.hi	510 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x510>  // b.pmore
 1ec:	mov	x3, x2
 1f0:	mov	w1, w26
 1f4:	mov	x2, x0
 1f8:	mov	x0, x19
 1fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 200:	and	w23, w0, #0xff
 204:	add	w0, w28, #0x1
 208:	add	w26, w26, w23
 20c:	add	x20, x20, #0x8
 210:	add	x21, x21, #0x4
 214:	cmp	w0, w25
 218:	b.eq	2ac <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2ac>  // b.none
 21c:	mov	w28, w0
 220:	mov	w1, w26
 224:	mov	x0, x22
 228:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 22c:	b	1a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1a8>
 230:	and	x6, x0, #0x3f
 234:	mov	w1, #0x18                  	// #24
 238:	add	w6, w6, #0x1
 23c:	str	w1, [sp, #120]
 240:	add	w1, w21, w6
 244:	and	x0, x0, #0xffffffffffffffc0
 248:	mov	w25, #0x3                   	// #3
 24c:	mov	w27, #0x2                   	// #2
 250:	mov	w4, #0x1                   	// #1
 254:	str	w1, [sp, #112]
 258:	mov	w1, #0x10                  	// #16
 25c:	str	w1, [sp, #128]
 260:	str	w6, [sp, #144]
 264:	str	x0, [sp, #176]
 268:	b	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x7c>
 26c:	ldr	w3, [x19, #16]
 270:	mov	w0, w26
 274:	cmp	x3, w26, uxtw
 278:	b.ls	4d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x4d0>  // b.plast
 27c:	ldr	x3, [x19, #8]
 280:	add	x0, x3, x0, lsl #4
 284:	str	w5, [x0, #8]
 288:	cbnz	w26, 314 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x314>
 28c:	mov	x0, x19
 290:	mov	w1, w26
 294:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 298:	add	x20, x20, #0x8
 29c:	add	w0, w28, #0x1
 2a0:	add	x21, x21, #0x4
 2a4:	cmp	w0, w25
 2a8:	b.ne	21c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x21c>  // b.any
 2ac:	ldr	w0, [sp, #112]
 2b0:	cmp	w28, w0
 2b4:	b.eq	2d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2d0>  // b.none
 2b8:	sub	w28, w28, #0x1
 2bc:	mov	w1, w26
 2c0:	mov	x0, x22
 2c4:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 2c8:	cmp	w28, w24
 2cc:	b.ne	2b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2b8>  // b.any
 2d0:	ldr	w0, [x19, #16]
 2d4:	mov	w1, w26
 2d8:	cmp	x0, w26, uxtw
 2dc:	b.ls	4d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x4d0>  // b.plast
 2e0:	ldr	x2, [x19, #8]
 2e4:	ldr	x0, [sp, #112]
 2e8:	add	x1, x2, x1, lsl #4
 2ec:	ldp	x19, x20, [sp, #16]
 2f0:	lsr	x26, x0, #32
 2f4:	mov	w0, w23
 2f8:	ldp	x21, x22, [sp, #32]
 2fc:	ldp	x23, x24, [sp, #48]
 300:	ldp	x27, x28, [sp, #80]
 304:	str	w26, [x1, #12]
 308:	ldp	x25, x26, [sp, #64]
 30c:	ldp	x29, x30, [sp], #208
 310:	ret
 314:	ldr	w5, [x19, #16]
 318:	sub	w0, w26, #0x1
 31c:	cmp	x0, x5
 320:	b.cs	530 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x530>  // b.hs, b.nlast
 324:	lsl	x0, x0, #4
 328:	tst	x1, #0xffffffc0
 32c:	add	x5, x3, x0
 330:	ldr	x3, [x3, x0]
 334:	ldr	w5, [x5, #12]
 338:	ldr	x0, [x3, x5, lsl #3]
 33c:	b.ne	550 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x550>  // b.any
 340:	and	x0, x0, #0xffffffffffffffc0
 344:	orr	x0, x0, x1
 348:	str	x0, [x3, x5, lsl #3]
 34c:	b	28c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x28c>
 350:	mov	w25, w27
 354:	mov	w27, #0x0                   	// #0
 358:	str	wzr, [sp, #104]
 35c:	b	15c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x15c>
 360:	ldr	w1, [sp, #128]
 364:	add	w0, w28, #0x1
 368:	cmp	w0, w1
 36c:	b.ls	350 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x350>  // b.plast
 370:	cmp	w27, #0x1
 374:	b.ne	39c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x39c>  // b.any
 378:	ldr	w1, [sp, #148]
 37c:	mov	w25, w27
 380:	mov	x4, #0x1                   	// #1
 384:	ldr	x0, [x20, #8]
 388:	b	f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0xf4>
 38c:	mov	w1, w26
 390:	mov	x0, x22
 394:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 398:	b	1a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1a0>
 39c:	mov	w27, w4
 3a0:	ldr	w1, [x24, x21, lsl #2]
 3a4:	mov	x4, x21
 3a8:	mov	w25, #0x2                   	// #2
 3ac:	ldr	x0, [x20, x21, lsl #3]
 3b0:	b	f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0xf4>
 3b4:	ldr	x0, [x6, #8]
 3b8:	add	x5, x6, #0x8
 3bc:	ldr	x2, [x5, #80]
 3c0:	add	x1, x0, #0x3f
 3c4:	and	x1, x1, #0xffffffffffffffc0
 3c8:	add	x2, x2, #0xc0
 3cc:	str	x2, [x5, #80]
 3d0:	sub	x1, x1, x0
 3d4:	adds	x3, x1, #0xc0
 3d8:	b.cs	570 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x570>  // b.hs, b.nlast
 3dc:	ldr	x2, [x5, #8]
 3e0:	sub	x2, x2, x0
 3e4:	cmp	x3, x2
 3e8:	b.ls	48c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x48c>  // b.plast
 3ec:	ldr	w1, [x6, #32]
 3f0:	mov	x2, #0x40000000000         	// #4398046511104
 3f4:	mov	x21, #0x1000                	// #4096
 3f8:	str	w1, [sp, #104]
 3fc:	stp	x6, x4, [sp, #120]
 400:	lsr	w0, w1, #7
 404:	cmp	w0, #0x1e
 408:	str	x5, [sp, #136]
 40c:	lsl	x21, x21, x0
 410:	csel	x21, x21, x2, cc  // cc = lo, ul, last
 414:	mov	x0, x21
 418:	bl	0 <malloc>
 41c:	mov	x7, x0
 420:	ldr	w1, [sp, #104]
 424:	ldp	x6, x4, [sp, #120]
 428:	ldr	x5, [sp, #136]
 42c:	cbz	x0, 5f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x5f0>
 430:	ldr	w0, [x6, #36]
 434:	cmp	w1, w0
 438:	b.cs	49c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x49c>  // b.hs, b.nlast
 43c:	ldr	x0, [x6, #24]
 440:	str	x7, [x0, w1, uxtw #3]
 444:	ldp	w0, w2, [x6, #32]
 448:	mov	w1, w0
 44c:	add	x1, x1, #0x1
 450:	cmp	x1, x2
 454:	b.hi	5b0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x5b0>  // b.pmore
 458:	add	w0, w0, #0x1
 45c:	str	x7, [x6, #8]
 460:	str	w0, [x6, #32]
 464:	add	x21, x7, x21
 468:	str	x21, [x5, #8]
 46c:	adds	x0, x7, #0x3f
 470:	b.cs	590 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x590>  // b.hs, b.nlast
 474:	and	x0, x0, #0xffffffffffffffc0
 478:	add	x1, x0, #0xc0
 47c:	cmp	x21, x1
 480:	b.cc	5d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x5d0>  // b.lo, b.ul, b.last
 484:	str	x1, [x6, #8]
 488:	b	11c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x11c>
 48c:	add	x0, x0, x1
 490:	add	x1, x0, #0xc0
 494:	str	x1, [x6, #8]
 498:	b	11c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x11c>
 49c:	add	x1, x6, #0x28
 4a0:	add	x0, x6, #0x18
 4a4:	mov	x3, #0x8                   	// #8
 4a8:	mov	x2, #0x0                   	// #0
 4ac:	str	x6, [sp, #104]
 4b0:	stp	x7, x4, [sp, #120]
 4b4:	str	x5, [sp, #136]
 4b8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 4bc:	ldr	x6, [sp, #104]
 4c0:	ldp	x7, x4, [sp, #120]
 4c4:	ldr	w1, [x6, #32]
 4c8:	ldr	x5, [sp, #136]
 4cc:	b	43c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x43c>
 4d0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 4d4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 4d8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 4dc:	add	x3, x3, #0x0
 4e0:	add	x1, x1, #0x0
 4e4:	add	x0, x0, #0x0
 4e8:	mov	w2, #0x95                  	// #149
 4ec:	bl	0 <__assert_fail>
 4f0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 4f4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 4f8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 4fc:	add	x3, x3, #0x0
 500:	add	x1, x1, #0x0
 504:	add	x0, x0, #0x0
 508:	mov	w2, #0xb2                  	// #178
 50c:	bl	0 <__assert_fail>
 510:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 514:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 518:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 51c:	add	x3, x3, #0x0
 520:	add	x1, x1, #0x0
 524:	add	x0, x0, #0x0
 528:	mov	w2, #0x1fc                 	// #508
 52c:	bl	0 <__assert_fail>
 530:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 534:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 538:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 53c:	add	x3, x3, #0x0
 540:	add	x1, x1, #0x0
 544:	add	x0, x0, #0x0
 548:	mov	w2, #0x99                  	// #153
 54c:	bl	0 <__assert_fail>
 550:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 554:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 558:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 55c:	add	x3, x3, #0x0
 560:	add	x1, x1, #0x0
 564:	add	x0, x0, #0x0
 568:	mov	w2, #0xba                  	// #186
 56c:	bl	0 <__assert_fail>
 570:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 574:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 578:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 57c:	add	x3, x3, #0x0
 580:	add	x1, x1, #0x0
 584:	add	x0, x0, #0x0
 588:	mov	w2, #0xdc                  	// #220
 58c:	bl	0 <__assert_fail>
 590:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 594:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 598:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 59c:	add	x3, x3, #0x0
 5a0:	add	x1, x1, #0x0
 5a4:	add	x0, x0, #0x0
 5a8:	mov	w2, #0xba                  	// #186
 5ac:	bl	0 <__assert_fail>
 5b0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 5b4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 5b8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 5bc:	add	x3, x3, #0x0
 5c0:	add	x1, x1, #0x0
 5c4:	add	x0, x0, #0x0
 5c8:	mov	w2, #0x43                  	// #67
 5cc:	bl	0 <__assert_fail>
 5d0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 5d4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 5d8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 5dc:	add	x3, x3, #0x0
 5e0:	add	x1, x1, #0x0
 5e4:	add	x0, x0, #0x0
 5e8:	mov	w2, #0x105                 	// #261
 5ec:	bl	0 <__assert_fail>
 5f0:	mov	w1, #0x1                   	// #1
 5f4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 5f8:	add	x0, x0, #0x0
 5fc:	str	x6, [sp, #104]
 600:	str	x7, [sp, #120]
 604:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 608:	ldr	x6, [sp, #104]
 60c:	ldp	x7, x4, [sp, #120]
 610:	ldr	w1, [x6, #32]
 614:	ldr	x5, [sp, #136]
 618:	b	430 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x430>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	ldr	w1, [x0, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x19, x0
  1c:	mov	x21, x2
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x22, x3
  28:	stp	x25, x26, [sp, #64]
  2c:	add	x25, x0, #0x8
  30:	cbz	w1, 44 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x44>
  34:	ldr	x2, [x0, #8]
  38:	ldp	w3, w0, [x2, #8]
  3c:	cmp	w3, w0
  40:	b.hi	84 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x84>  // b.pmore
  44:	ldr	x0, [x19]
  48:	ldr	w23, [x0, #192]
  4c:	mov	x0, x25
  50:	mov	w1, w23
  54:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
  58:	ldr	w1, [x19, #16]
  5c:	mov	w0, w23
  60:	cmp	x1, w23, uxtw
  64:	b.ls	528 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x528>  // b.plast
  68:	ldr	x2, [x19, #8]
  6c:	add	x0, x2, x0, lsl #4
  70:	ldr	w1, [x0, #12]
  74:	add	w1, w1, #0x1
  78:	str	w1, [x0, #12]
  7c:	ldr	w1, [x19, #16]
  80:	cbz	w1, 280 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x280>
  84:	mov	x24, #0xfffffffffffffff0    	// #-16
  88:	add	x3, x24, w1, uxtw #4
  8c:	add	x0, x2, x3
  90:	ldr	w23, [x0, #12]
  94:	cbnz	w23, a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0xa8>
  98:	ldr	x2, [x2, x3]
  9c:	ldr	x2, [x2]
  a0:	cmp	x2, x20
  a4:	b.hi	1fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1fc>  // b.pmore
  a8:	mov	x1, x0
  ac:	ldr	w24, [x0, #8]
  b0:	mov	x5, x22
  b4:	mov	x4, x21
  b8:	mov	x3, x20
  bc:	mov	w2, w24
  c0:	ldr	x0, [x1], #12
  c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  c8:	cmp	w0, #0x8
  cc:	b.hi	118 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x118>  // b.pmore
  d0:	cmp	w24, w23
  d4:	cset	w20, eq  // eq = none
  d8:	ldr	w1, [x19, #16]
  dc:	sub	w3, w1, #0x1
  e0:	mov	x2, x3
  e4:	cmp	w3, w1
  e8:	b.cs	528 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x528>  // b.hs, b.nlast
  ec:	ldr	x4, [x19, #8]
  f0:	add	x3, x4, x3, lsl #4
  f4:	str	w0, [x3, #8]
  f8:	cbnz	w2, 194 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x194>
  fc:	cbnz	w20, 1d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1d4>
 100:	ldp	x19, x20, [sp, #16]
 104:	ldp	x21, x22, [sp, #32]
 108:	ldp	x23, x24, [sp, #48]
 10c:	ldp	x25, x26, [sp, #64]
 110:	ldp	x29, x30, [sp], #96
 114:	ret
 118:	ldr	w1, [x19, #16]
 11c:	mov	x0, x19
 120:	sub	w1, w1, #0x1
 124:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 128:	ldr	w0, [x19, #16]
 12c:	cbz	w0, 280 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x280>
 130:	ldr	x6, [x19, #8]
 134:	mov	x1, #0xfffffffffffffff0    	// #-16
 138:	add	x0, x1, w0, uxtw #4
 13c:	mov	x3, x20
 140:	add	x2, x6, x0
 144:	mov	x5, x22
 148:	mov	x1, x2
 14c:	mov	x4, x21
 150:	ldr	x0, [x6, x0]
 154:	ldr	w2, [x2, #8]
 158:	ldr	w6, [x1, #12]!
 15c:	cmp	w6, w2
 160:	cset	w20, eq  // eq = none
 164:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 168:	cmp	w0, #0x8
 16c:	b.ls	d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0xd8>  // b.plast
 170:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 174:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 178:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 17c:	add	x3, x3, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x0, x0, #0x0
 188:	mov	w2, #0x740                 	// #1856
 18c:	str	x27, [sp, #80]
 190:	bl	0 <__assert_fail>
 194:	ldr	w2, [x19, #16]
 198:	sub	w1, w1, #0x2
 19c:	cmp	x1, x2
 1a0:	b.cs	5c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x5c4>  // b.hs, b.nlast
 1a4:	lsl	x1, x1, #4
 1a8:	sub	w0, w0, #0x1
 1ac:	add	x3, x4, x1
 1b0:	tst	x0, #0xffffffc0
 1b4:	ldr	x2, [x4, x1]
 1b8:	ldr	w3, [x3, #12]
 1bc:	ldr	x1, [x2, x3, lsl #3]
 1c0:	b.ne	5a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x5a0>  // b.any
 1c4:	and	x1, x1, #0xffffffffffffffc0
 1c8:	orr	x0, x1, x0
 1cc:	str	x0, [x2, x3, lsl #3]
 1d0:	cbz	w20, 100 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x100>
 1d4:	ldr	w1, [x19, #16]
 1d8:	mov	x2, x21
 1dc:	mov	x0, x19
 1e0:	sub	w1, w1, #0x1
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x29, x30, [sp], #96
 1f8:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1fc:	sub	w1, w1, #0x1
 200:	mov	x0, x25
 204:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
 208:	cbz	x0, 248 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x248>
 20c:	and	x2, x0, #0x3f
 210:	and	x26, x0, #0xffffffffffffffc0
 214:	add	x2, x2, #0x10
 218:	ldr	w1, [x19, #16]
 21c:	and	x0, x0, #0x3f
 220:	ldr	x2, [x26, x2, lsl #3]
 224:	cmp	x2, x22
 228:	b.eq	260 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x260>  // b.none
 22c:	cbz	w1, 57c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x57c>
 230:	ldr	x0, [x19, #8]
 234:	mov	x2, #0xfffffffffffffff0    	// #-16
 238:	add	x1, x2, w1, uxtw #4
 23c:	add	x0, x0, x1
 240:	ldr	w23, [x0, #12]
 244:	b	a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0xa8>
 248:	ldr	x0, [x19]
 24c:	ldr	w1, [x0, #192]
 250:	cbz	w1, 608 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x608>
 254:	ldr	w1, [x19, #16]
 258:	str	x20, [x0]
 25c:	b	22c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x22c>
 260:	lsl	x23, x0, #4
 264:	str	x27, [sp, #80]
 268:	add	x27, x26, x23
 26c:	ldr	x0, [x27, #8]
 270:	cmp	x0, x20
 274:	b.eq	2a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x2a4>  // b.none
 278:	ldr	x27, [sp, #80]
 27c:	b	22c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x22c>
 280:	str	x27, [sp, #80]
 284:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 288:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 28c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 290:	add	x3, x3, #0x0
 294:	add	x1, x1, #0x0
 298:	add	x0, x0, #0x0
 29c:	mov	w2, #0xa7                  	// #167
 2a0:	bl	0 <__assert_fail>
 2a4:	cbz	w1, 580 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x580>
 2a8:	ldr	x2, [x19, #8]
 2ac:	add	x24, x24, w1, uxtw #4
 2b0:	mov	x0, x25
 2b4:	sub	w1, w1, #0x1
 2b8:	ldr	x20, [x2, x24]
 2bc:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 2c0:	ldr	x0, [x20]
 2c4:	cmp	x0, x21
 2c8:	b.cc	2f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x2f8>  // b.lo, b.ul, b.last
 2cc:	ldr	x2, [x20, #128]
 2d0:	ldr	w1, [x19, #16]
 2d4:	cmp	x2, x22
 2d8:	ccmp	x0, x21, #0x0, eq  // eq = none
 2dc:	b.eq	2fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x2fc>  // b.none
 2e0:	mov	x2, x21
 2e4:	sub	w1, w1, #0x1
 2e8:	mov	x0, x19
 2ec:	str	x21, [x27, #8]
 2f0:	ldr	x27, [sp, #80]
 2f4:	b	1e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1e4>
 2f8:	ldr	w1, [x19, #16]
 2fc:	ldr	x20, [x26, x23]
 300:	ldr	x24, [x19]
 304:	cbz	w1, 580 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x580>
 308:	ldr	x0, [x19, #8]
 30c:	mov	x2, #0xfffffffffffffff0    	// #-16
 310:	add	x2, x2, w1, uxtw #4
 314:	mov	w6, w1
 318:	add	x3, x0, x2
 31c:	ldr	x2, [x0, x2]
 320:	ldr	w1, [x3, #8]
 324:	cmp	w1, #0x1
 328:	b.eq	500 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x500>  // b.none
 32c:	ldr	w3, [x3, #12]
 330:	adds	w4, w3, #0x1
 334:	b.cs	64c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x64c>  // b.hs, b.nlast
 338:	cmp	w1, #0x8
 33c:	b.hi	62c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x62c>  // b.pmore
 340:	sub	w8, w1, #0x1
 344:	cmp	w8, #0x8
 348:	b.hi	5e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x5e8>  // b.pmore
 34c:	cmp	w1, w4
 350:	b.eq	478 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x478>  // b.none
 354:	ubfiz	x10, x4, #4, #32
 358:	mov	w4, w4
 35c:	ubfiz	x9, x3, #4, #32
 360:	add	x4, x4, #0x10
 364:	add	x7, x2, w3, uxtw #3
 368:	add	w5, w3, #0x2
 36c:	ldr	q0, [x2, x10]
 370:	cmp	w1, w5
 374:	str	q0, [x2, x9]
 378:	ldr	x9, [x2, x4, lsl #3]
 37c:	str	x9, [x7, #128]
 380:	b.eq	478 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x478>  // b.none
 384:	ubfiz	x9, x5, #4, #32
 388:	add	x5, x5, #0x10
 38c:	add	w7, w3, #0x3
 390:	cmp	w1, w7
 394:	ldr	q0, [x2, x9]
 398:	str	q0, [x2, x10]
 39c:	ldr	x10, [x2, x5, lsl #3]
 3a0:	str	x10, [x2, x4, lsl #3]
 3a4:	b.eq	478 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x478>  // b.none
 3a8:	ubfiz	x10, x7, #4, #32
 3ac:	mov	w4, w7
 3b0:	add	x4, x4, #0x10
 3b4:	add	w7, w3, #0x4
 3b8:	cmp	w1, w7
 3bc:	ldr	q0, [x2, x10]
 3c0:	str	q0, [x2, x9]
 3c4:	ldr	x9, [x2, x4, lsl #3]
 3c8:	str	x9, [x2, x5, lsl #3]
 3cc:	b.eq	478 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x478>  // b.none
 3d0:	ubfiz	x11, x7, #4, #32
 3d4:	add	x9, x7, #0x10
 3d8:	add	w5, w3, #0x5
 3dc:	cmp	w1, w5
 3e0:	ldr	q0, [x2, x11]
 3e4:	str	q0, [x2, x10]
 3e8:	ldr	x7, [x2, x9, lsl #3]
 3ec:	str	x7, [x2, x4, lsl #3]
 3f0:	b.eq	478 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x478>  // b.none
 3f4:	ubfiz	x10, x5, #4, #32
 3f8:	add	x7, x5, #0x10
 3fc:	add	w4, w3, #0x6
 400:	cmp	w4, w1
 404:	ldr	q0, [x2, x10]
 408:	str	q0, [x2, x11]
 40c:	ldr	x5, [x2, x7, lsl #3]
 410:	str	x5, [x2, x9, lsl #3]
 414:	b.eq	478 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x478>  // b.none
 418:	ubfiz	x9, x4, #4, #32
 41c:	add	x5, x4, #0x10
 420:	add	w4, w3, #0x7
 424:	cmp	w1, w4
 428:	ldr	q0, [x2, x9]
 42c:	str	q0, [x2, x10]
 430:	ldr	x10, [x2, x5, lsl #3]
 434:	str	x10, [x2, x7, lsl #3]
 438:	b.eq	478 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x478>  // b.none
 43c:	ubfiz	x7, x4, #4, #32
 440:	add	x4, x4, #0x10
 444:	add	w3, w3, #0x8
 448:	cmp	w1, w3
 44c:	ldr	q0, [x2, x7]
 450:	str	q0, [x2, x9]
 454:	ldr	x9, [x2, x4, lsl #3]
 458:	str	x9, [x2, x5, lsl #3]
 45c:	b.eq	478 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x478>  // b.none
 460:	ubfiz	x5, x3, #4, #32
 464:	add	x3, x2, w3, uxtw #3
 468:	ldr	q0, [x2, x5]
 46c:	str	q0, [x2, x7]
 470:	ldr	x3, [x3, #128]
 474:	str	x3, [x2, x4, lsl #3]
 478:	ldr	w3, [x24, #192]
 47c:	mov	w4, w3
 480:	cmp	x6, w3, uxtw
 484:	b.ls	52c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x52c>  // b.plast
 488:	add	x4, x0, x4, lsl #4
 48c:	str	w8, [x4, #8]
 490:	cbnz	w3, 4bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x4bc>
 494:	ldr	w3, [x19, #16]
 498:	cbz	w3, 284 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x284>
 49c:	mov	x4, #0xfffffffffffffff0    	// #-16
 4a0:	add	x3, x4, w3, uxtw #4
 4a4:	add	x0, x0, x3
 4a8:	ldr	w23, [x0, #12]
 4ac:	cmp	w23, w8
 4b0:	b.eq	54c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x54c>  // b.none
 4b4:	ldr	x27, [sp, #80]
 4b8:	b	a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0xa8>
 4bc:	ldr	w4, [x19, #16]
 4c0:	sub	w3, w3, #0x1
 4c4:	cmp	x3, x4
 4c8:	b.cs	5c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x5c8>  // b.hs, b.nlast
 4cc:	add	x4, x0, x3, lsl #4
 4d0:	lsl	x3, x3, #4
 4d4:	sub	w6, w1, #0x2
 4d8:	tst	x6, #0xffffffc0
 4dc:	ldr	w4, [x4, #12]
 4e0:	ldr	x5, [x0, x3]
 4e4:	lsl	x4, x4, #3
 4e8:	ldr	x3, [x5, x4]
 4ec:	b.ne	5a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x5a4>  // b.any
 4f0:	and	x3, x3, #0xffffffffffffffc0
 4f4:	orr	x3, x3, x6
 4f8:	str	x3, [x5, x4]
 4fc:	b	494 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x494>
 500:	ldr	x3, [x24, #200]
 504:	mov	x0, x19
 508:	ldr	w1, [x24, #192]
 50c:	ldr	x4, [x3]
 510:	str	x4, [x2]
 514:	str	x2, [x3]
 518:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 51c:	ldr	w1, [x19, #16]
 520:	ldr	x27, [sp, #80]
 524:	b	22c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x22c>
 528:	str	x27, [sp, #80]
 52c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 530:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 534:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 538:	add	x3, x3, #0x0
 53c:	add	x1, x1, #0x0
 540:	add	x0, x0, #0x0
 544:	mov	w2, #0x95                  	// #149
 548:	bl	0 <__assert_fail>
 54c:	sub	w3, w1, #0x2
 550:	ldr	w1, [x24, #192]
 554:	mov	x0, x19
 558:	add	x2, x2, x3, lsl #4
 55c:	ldr	x2, [x2, #8]
 560:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 564:	ldr	w1, [x24, #192]
 568:	mov	x0, x25
 56c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 570:	ldr	w1, [x19, #16]
 574:	ldr	x27, [sp, #80]
 578:	b	22c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x22c>
 57c:	str	x27, [sp, #80]
 580:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 584:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 588:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 58c:	add	x3, x3, #0x0
 590:	add	x1, x1, #0x0
 594:	add	x0, x0, #0x0
 598:	mov	w2, #0xab                  	// #171
 59c:	bl	0 <__assert_fail>
 5a0:	str	x27, [sp, #80]
 5a4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 5a8:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 5ac:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 5b0:	add	x3, x3, #0x0
 5b4:	add	x1, x1, #0x0
 5b8:	add	x0, x0, #0x0
 5bc:	mov	w2, #0xba                  	// #186
 5c0:	bl	0 <__assert_fail>
 5c4:	str	x27, [sp, #80]
 5c8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 5cc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 5d0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 5d4:	add	x3, x3, #0x0
 5d8:	add	x1, x1, #0x0
 5dc:	add	x0, x0, #0x0
 5e0:	mov	w2, #0x99                  	// #153
 5e4:	bl	0 <__assert_fail>
 5e8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 5ec:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 5f0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 5f4:	add	x3, x3, #0x0
 5f8:	add	x1, x1, #0x0
 5fc:	add	x0, x0, #0x0
 600:	mov	w2, #0xec                  	// #236
 604:	bl	0 <__assert_fail>
 608:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 60c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 610:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 614:	add	x3, x3, #0x0
 618:	add	x1, x1, #0x0
 61c:	add	x0, x0, #0x0
 620:	mov	w2, #0x3e9                 	// #1001
 624:	str	x27, [sp, #80]
 628:	bl	0 <__assert_fail>
 62c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 630:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 634:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 638:	add	x3, x3, #0x0
 63c:	add	x1, x1, #0x0
 640:	add	x0, x0, #0x0
 644:	mov	w2, #0xeb                  	// #235
 648:	bl	0 <__assert_fail>
 64c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 650:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 654:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 658:	add	x3, x3, #0x0
 65c:	add	x1, x1, #0x0
 660:	add	x0, x0, #0x0
 664:	mov	w2, #0xf8                  	// #248
 668:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldr	x20, [x0]
  10:	cbz	x20, 118 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x118>
  14:	ldr	w4, [x20, #192]
  18:	cbnz	w4, c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xc4>
  1c:	mov	x19, x0
  20:	ldr	w0, [x0, #16]
  24:	stp	x21, x22, [sp, #32]
  28:	stp	x23, x24, [sp, #48]
  2c:	cbz	w0, f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xf8>
  30:	mov	x5, x3
  34:	mov	x4, x2
  38:	mov	x21, x1
  3c:	mov	x22, x2
  40:	mov	x23, x3
  44:	ldr	w2, [x20, #196]
  48:	mov	x3, x1
  4c:	mov	x24, #0xfffffffffffffff0    	// #-16
  50:	ldr	x1, [x19, #8]
  54:	add	x0, x24, w0, uxtw #4
  58:	add	x1, x1, x0
  5c:	mov	x0, x20
  60:	add	x1, x1, #0xc
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  68:	cmp	w0, #0x8
  6c:	b.ls	d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xd0>  // b.plast
  70:	ldr	w0, [x19, #16]
  74:	cbz	w0, f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xf8>
  78:	ldr	x2, [x19, #8]
  7c:	add	x1, x24, w0, uxtw #4
  80:	mov	x0, x20
  84:	add	x1, x2, x1
  88:	ldr	w1, [x1, #12]
  8c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  90:	mov	x3, x0
  94:	ldr	w1, [x20, #192]
  98:	cbz	w1, 124 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x124>
  9c:	ldr	w2, [x20, #196]
  a0:	add	x1, x20, #0x8
  a4:	add	x0, x19, #0x8
  a8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
  ac:	mov	x3, x23
  b0:	mov	x2, x22
  b4:	mov	x1, x21
  b8:	mov	x0, x19
  bc:	ldp	x21, x22, [sp, #32]
  c0:	ldp	x23, x24, [sp, #48]
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  d0:	str	w0, [x20, #196]
  d4:	ldr	w1, [x19, #16]
  d8:	cbz	w1, 144 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x144>
  dc:	ldr	x1, [x19, #8]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x23, x24, [sp, #48]
  ec:	str	w0, [x1, #8]
  f0:	ldp	x29, x30, [sp], #64
  f4:	ret
  f8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  fc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 100:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 104:	add	x3, x3, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x0, x0, #0x0
 110:	mov	w2, #0xa7                  	// #167
 114:	bl	0 <__assert_fail>
 118:	stp	x21, x22, [sp, #32]
 11c:	stp	x23, x24, [sp, #48]
 120:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 124:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 128:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 12c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 130:	add	x3, x3, #0x0
 134:	add	x1, x1, #0x0
 138:	add	x0, x0, #0x0
 13c:	mov	w2, #0x3e9                 	// #1001
 140:	bl	0 <__assert_fail>
 144:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 148:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 14c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x95                  	// #149
 160:	bl	0 <__assert_fail>

DWARFLinkerDeclContext.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>:
       0:	ldr	w4, [x1, #8]
       4:	mov	x3, x0
       8:	ldr	w0, [x0, #72]
       c:	cmp	w0, w4
      10:	b.eq	28 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x28>  // b.none
      14:	ldp	x6, x7, [x2]
      18:	mov	w0, #0x1                   	// #1
      1c:	stp	x6, x7, [x3, #56]
      20:	str	w4, [x3, #72]
      24:	ret
      28:	ldr	x4, [x1]
      2c:	ldr	x0, [x3, #64]
      30:	ldr	x2, [x4, #544]
      34:	cmp	x0, x2
      38:	b.cc	70 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x70>  // b.lo, b.ul, b.last
      3c:	ldr	x3, [x4, #552]
      40:	cmp	x0, x3
      44:	b.cs	70 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x70>  // b.hs, b.nlast
      48:	sub	x0, x0, x2
      4c:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
      50:	ldr	x2, [x1, #16]
      54:	asr	x1, x0, #3
      58:	movk	x3, #0xaaab
      5c:	mov	w0, #0x0                   	// #0
      60:	mul	w1, w1, w3
      64:	add	x1, x2, x1, lsl #5
      68:	str	xzr, [x1, #8]
      6c:	ret
      70:	stp	x29, x30, [sp, #-16]!
      74:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
      78:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
      7c:	mov	x29, sp
      80:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
      84:	add	x3, x3, #0x0
      88:	add	x1, x1, #0x0
      8c:	add	x0, x0, #0x0
      90:	mov	w2, #0xf3                  	// #243
      94:	bl	0 <__assert_fail>

0000000000000098 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb>:
      98:	stp	x29, x30, [sp, #-288]!
      9c:	mov	x29, sp
      a0:	stp	x19, x20, [sp, #16]
      a4:	mov	x20, x0
      a8:	ldr	x0, [x2]
      ac:	stp	x27, x28, [sp, #80]
      b0:	cbz	x0, 128 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x90>
      b4:	ldr	x0, [x2, #8]
      b8:	mov	x28, x2
      bc:	cbz	x0, 128 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x90>
      c0:	ldr	x0, [x0, #16]
      c4:	cbz	x0, 254 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1bc>
      c8:	stp	x23, x24, [sp, #48]
      cc:	and	w23, w5, #0xff
      d0:	ldrh	w5, [x0, #4]
      d4:	stp	x21, x22, [sp, #32]
      d8:	mov	x19, x1
      dc:	mov	x22, x3
      e0:	stp	x25, x26, [sp, #64]
      e4:	mov	x21, x4
      e8:	cmp	w5, #0x1e
      ec:	str	w5, [sp, #132]
      f0:	b.eq	18c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf4>  // b.none
      f4:	b.hi	25c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1c4>  // b.pmore
      f8:	cmp	w5, #0x11
      fc:	b.ne	154 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbc>  // b.any
     100:	tst	x1, #0x7
     104:	mov	x0, x1
     108:	b.ne	8d0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x838>  // b.any
     10c:	ldp	x21, x22, [sp, #32]
     110:	ldp	x23, x24, [sp, #48]
     114:	ldp	x25, x26, [sp, #64]
     118:	ldp	x19, x20, [sp, #16]
     11c:	ldp	x27, x28, [sp, #80]
     120:	ldp	x29, x30, [sp], #288
     124:	ret
     128:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     12c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     130:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     134:	add	x3, x3, #0x0
     138:	add	x1, x1, #0x0
     13c:	add	x0, x0, #0x0
     140:	mov	w2, #0x3c                  	// #60
     144:	stp	x21, x22, [sp, #32]
     148:	stp	x23, x24, [sp, #48]
     14c:	stp	x25, x26, [sp, #64]
     150:	bl	0 <__assert_fail>
     154:	b.ls	230 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x198>  // b.plast
     158:	cmp	w5, #0x13
     15c:	b.eq	170 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd8>  // b.none
     160:	sub	w5, w5, #0x16
     164:	and	w5, w5, #0xffff
     168:	cmp	w5, #0x1
     16c:	b.hi	248 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1b0>  // b.pmore
     170:	add	x26, sp, #0xd0
     174:	mov	x0, x28
     178:	mov	x8, x26
     17c:	mov	w1, #0x34                  	// #52
     180:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     184:	ldrb	w0, [sp, #256]
     188:	cbnz	w0, 2c0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x228>
     18c:	mov	w1, #0x2                   	// #2
     190:	mov	x0, x28
     194:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
     198:	mov	x27, x0
     19c:	mov	w1, #0x1                   	// #1
     1a0:	mov	x0, x28
     1a4:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
     1a8:	stp	xzr, xzr, [sp, #144]
     1ac:	mov	x24, x0
     1b0:	stp	xzr, xzr, [sp, #160]
     1b4:	cbz	x27, 2d8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x240>
     1b8:	mov	x0, x27
     1bc:	bl	0 <strlen>
     1c0:	mov	x1, x27
     1c4:	mov	x2, x0
     1c8:	mov	x0, x21
     1cc:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
     1d0:	stp	x0, x1, [sp, #144]
     1d4:	cmp	x24, #0x0
     1d8:	ccmp	x27, x24, #0x4, ne  // ne = any
     1dc:	b.ne	550 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4b8>  // b.any
     1e0:	ldr	w0, [sp, #132]
     1e4:	sub	w1, w0, #0x2
     1e8:	and	w0, w0, #0xfffffffb
     1ec:	tst	w1, #0xfffffffd
     1f0:	ccmp	w0, #0x13, #0x4, ne  // ne = any
     1f4:	b.ne	300 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x268>  // b.any
     1f8:	mov	w24, #0xffffffff            	// #-1
     1fc:	cbz	w23, 56c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4d4>
     200:	ldr	x0, [sp, #152]
     204:	add	x26, sp, #0xd0
     208:	mov	w23, #0x0                   	// #0
     20c:	cbnz	x0, 318 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x280>
     210:	mov	x0, #0x0                   	// #0
     214:	ldp	x19, x20, [sp, #16]
     218:	ldp	x21, x22, [sp, #32]
     21c:	ldp	x23, x24, [sp, #48]
     220:	ldp	x25, x26, [sp, #64]
     224:	ldp	x27, x28, [sp, #80]
     228:	ldp	x29, x30, [sp], #288
     22c:	ret
     230:	cmp	w5, #0xd
     234:	b.eq	170 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd8>  // b.none
     238:	sub	w5, w5, #0x2
     23c:	mov	w0, #0xfffd                	// #65533
     240:	tst	w5, w0
     244:	b.eq	170 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd8>  // b.none
     248:	ldp	x21, x22, [sp, #32]
     24c:	ldp	x23, x24, [sp, #48]
     250:	ldp	x25, x26, [sp, #64]
     254:	mov	x0, #0x0                   	// #0
     258:	b	118 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x80>
     25c:	cmp	w5, #0x2e
     260:	b.ne	2b4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x21c>  // b.any
     264:	ldrh	w0, [x1, #12]
     268:	add	x26, sp, #0xd0
     26c:	cmp	w0, #0x39
     270:	ccmp	w0, #0x11, #0x4, ne  // ne = any
     274:	b.ne	174 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xdc>  // b.any
     278:	mov	x0, x2
     27c:	mov	x8, x26
     280:	mov	w1, #0x3f                  	// #63
     284:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     288:	ldrb	w0, [sp, #256]
     28c:	cbz	w0, 210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x178>
     290:	mov	x0, x26
     294:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
     298:	cmp	x0, #0x0
     29c:	eor	w1, w1, #0x1
     2a0:	cset	w0, eq  // eq = none
     2a4:	orr	w0, w0, w1
     2a8:	tst	w0, #0xff
     2ac:	b.eq	174 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xdc>  // b.none
     2b0:	b	210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x178>
     2b4:	cmp	w5, #0x39
     2b8:	b.eq	170 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd8>  // b.none
     2bc:	b	248 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1b0>
     2c0:	mov	x0, x26
     2c4:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
     2c8:	tst	w1, #0xff
     2cc:	b.eq	18c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf4>  // b.none
     2d0:	cbnz	x0, 210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x178>
     2d4:	b	18c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf4>
     2d8:	ldr	w0, [sp, #132]
     2dc:	cmp	w0, #0x39
     2e0:	b.ne	1d4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x13c>  // b.any
     2e4:	mov	x0, x21
     2e8:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     2ec:	mov	x2, #0x15                  	// #21
     2f0:	add	x1, x1, #0x0
     2f4:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
     2f8:	stp	x0, x1, [sp, #144]
     2fc:	b	1d4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x13c>
     300:	ldr	x0, [sp, #152]
     304:	cbz	x0, 210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x178>
     308:	cbz	w23, 56c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4d4>
     30c:	add	x26, sp, #0xd0
     310:	mov	w24, #0xffffffff            	// #-1
     314:	mov	w23, #0x0                   	// #0
     318:	ldr	w3, [x19]
     31c:	add	x2, sp, #0x90
     320:	add	x1, sp, #0x84
     324:	mov	x0, x26
     328:	str	w3, [sp, #208]
     32c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     330:	str	w0, [sp, #176]
     334:	ldr	w9, [sp, #132]
     338:	cmp	w9, #0x39
     33c:	b.eq	770 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6d8>  // b.none
     340:	ldp	x27, x21, [sp, #144]
     344:	and	w5, w9, #0xffff
     348:	ldrb	w2, [sp, #222]
     34c:	ldr	w1, [x20, #208]
     350:	ldp	x7, x4, [sp, #160]
     354:	and	w2, w2, #0xfffffffe
     358:	stp	w0, w23, [sp, #208]
     35c:	str	w24, [sp, #216]
     360:	strh	w5, [sp, #220]
     364:	strb	w2, [sp, #222]
     368:	stp	x27, x21, [sp, #224]
     36c:	stp	x7, x4, [sp, #240]
     370:	stp	x19, xzr, [sp, #256]
     374:	stp	xzr, xzr, [sp, #272]
     378:	ldr	x25, [x20, #192]
     37c:	cbz	w1, 3e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x350>
     380:	cmn	x26, #0x8
     384:	ccmn	x26, #0x10, #0x4, ne  // ne = any
     388:	b.eq	11b8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1120>  // b.none
     38c:	sub	w3, w1, #0x1
     390:	and	w2, w0, w3
     394:	and	w10, w0, w3
     398:	add	x26, x25, x2, lsl #3
     39c:	ldr	x2, [x25, x2, lsl #3]
     3a0:	cmn	x2, #0x8
     3a4:	b.eq	3e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x350>  // b.none
     3a8:	ldr	x6, [sp, #208]
     3ac:	mov	w11, #0x1                   	// #1
     3b0:	cmn	x2, #0x10
     3b4:	b.eq	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x32c>  // b.none
     3b8:	ldr	x8, [x2]
     3bc:	cmp	x6, x8
     3c0:	b.eq	7f0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x758>  // b.none
     3c4:	add	w10, w10, w11
     3c8:	add	w11, w11, #0x1
     3cc:	and	w2, w3, w10
     3d0:	and	w10, w3, w10
     3d4:	add	x26, x25, x2, lsl #3
     3d8:	ldr	x2, [x25, x2, lsl #3]
     3dc:	cmn	x2, #0x8
     3e0:	b.ne	3b0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x318>  // b.any
     3e4:	nop
     3e8:	ldr	x3, [x20]
     3ec:	ldr	x2, [x20, #80]
     3f0:	add	x1, x3, #0xf
     3f4:	ldr	w26, [x22, #8]
     3f8:	and	x1, x1, #0xfffffffffffffff0
     3fc:	add	x2, x2, #0x50
     400:	sub	x1, x1, x3
     404:	ldp	x6, x28, [x28]
     408:	str	x2, [x20, #80]
     40c:	adds	x8, x1, #0x50
     410:	b.cs	11e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1150>  // b.hs, b.nlast
     414:	ldr	x2, [x20, #8]
     418:	sub	x2, x2, x3
     41c:	cmp	x8, x2
     420:	b.ls	930 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x898>  // b.plast
     424:	ldr	w1, [x20, #24]
     428:	mov	x2, #0x40000000000         	// #4398046511104
     42c:	mov	x25, #0x1000                	// #4096
     430:	str	w1, [sp, #96]
     434:	stp	x7, x4, [sp, #104]
     438:	lsr	w0, w1, #7
     43c:	cmp	w0, #0x1e
     440:	str	x6, [sp, #120]
     444:	lsl	x25, x25, x0
     448:	csel	x25, x25, x2, cc  // cc = lo, ul, last
     44c:	mov	x0, x25
     450:	bl	0 <malloc>
     454:	mov	x22, x0
     458:	ldr	w1, [sp, #96]
     45c:	ldp	x7, x4, [sp, #104]
     460:	ldr	x6, [sp, #120]
     464:	cbz	x0, 1150 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x10b8>
     468:	ldr	w0, [x20, #28]
     46c:	cmp	w0, w1
     470:	b.ls	dd8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd40>  // b.plast
     474:	ldr	x0, [x20, #16]
     478:	str	x22, [x0, w1, uxtw #3]
     47c:	ldp	w0, w2, [x20, #24]
     480:	mov	w1, w0
     484:	add	x1, x1, #0x1
     488:	cmp	x1, x2
     48c:	b.hi	1130 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1098>  // b.pmore
     490:	add	x25, x22, x25
     494:	add	w0, w0, #0x1
     498:	stp	x22, x25, [x20]
     49c:	adds	x22, x22, #0xf
     4a0:	str	w0, [x20, #24]
     4a4:	b.cs	1110 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1078>  // b.hs, b.nlast
     4a8:	and	x22, x22, #0xfffffffffffffff0
     4ac:	add	x1, x22, #0x50
     4b0:	cmp	x25, x1
     4b4:	b.cc	1080 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xfe8>  // b.lo, b.ul, b.last
     4b8:	ldrh	w5, [sp, #132]
     4bc:	ldr	w0, [sp, #176]
     4c0:	ldr	x25, [x20, #192]
     4c4:	str	x1, [x20]
     4c8:	ldrb	w1, [x22, #14]
     4cc:	stp	w0, w23, [x22]
     4d0:	and	w1, w1, #0xfffffffe
     4d4:	str	w24, [x22, #8]
     4d8:	strb	w1, [x22, #14]
     4dc:	stp	x27, x21, [x22, #16]
     4e0:	stp	x7, x4, [x22, #32]
     4e4:	stp	x6, x28, [x22, #56]
     4e8:	stp	w26, wzr, [x22, #72]
     4ec:	strh	w5, [x22, #12]
     4f0:	ldr	w21, [x20, #208]
     4f4:	str	x19, [x22, #48]
     4f8:	cbz	w21, a34 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x99c>
     4fc:	cmn	x22, #0x8
     500:	ccmn	x22, #0x10, #0x4, ne  // ne = any
     504:	b.eq	10a8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1010>  // b.none
     508:	sub	w5, w21, #0x1
     50c:	mov	w2, #0x1                   	// #1
     510:	and	w0, w0, w5
     514:	mov	x1, #0x0                   	// #0
     518:	ldr	x23, [x25, w0, uxtw #3]
     51c:	add	x26, x25, w0, uxtw #3
     520:	cmn	x23, #0x8
     524:	b.eq	9c8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x930>  // b.none
     528:	cmn	x23, #0x10
     52c:	b.eq	fd4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf3c>  // b.none
     530:	ldr	x4, [x22]
     534:	ldr	x3, [x23]
     538:	cmp	x4, x3
     53c:	b.eq	950 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8b8>  // b.none
     540:	add	w0, w0, w2
     544:	add	w2, w2, #0x1
     548:	and	w0, w5, w0
     54c:	b	518 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x480>
     550:	mov	x0, x24
     554:	bl	0 <strlen>
     558:	mov	x1, x24
     55c:	mov	x2, x0
     560:	mov	x0, x21
     564:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
     568:	b	1e0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x148>
     56c:	add	x26, sp, #0xd0
     570:	mov	x0, x28
     574:	mov	x8, x26
     578:	mov	w1, #0xb                   	// #11
     57c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     580:	mov	w24, #0xffffffff            	// #-1
     584:	ldrb	w0, [sp, #256]
     588:	cbnz	w0, 75c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6c4>
     58c:	ldr	w0, [sp, #132]
     590:	cmp	w0, #0x39
     594:	ccmp	x27, #0x0, #0x4, eq  // eq = none
     598:	b.ne	200 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x168>  // b.any
     59c:	mov	x0, x28
     5a0:	mov	x8, x26
     5a4:	mov	w1, #0x3a                  	// #58
     5a8:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     5ac:	ldrb	w0, [sp, #256]
     5b0:	cbz	w0, 200 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x168>
     5b4:	mov	x0, x26
     5b8:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
     5bc:	tst	w1, #0xff
     5c0:	b.eq	200 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x168>  // b.none
     5c4:	mov	w25, w0
     5c8:	cbz	w0, 200 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x168>
     5cc:	ldr	x1, [x22]
     5d0:	ldr	x0, [x1, #8]
     5d4:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitE>
     5d8:	cbz	x0, 200 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x168>
     5dc:	cbz	x27, 940 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8a8>
     5e0:	mov	w27, w25
     5e4:	add	x0, x0, #0x8
     5e8:	mov	x1, x27
     5ec:	str	x0, [sp, #96]
     5f0:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
     5f4:	tst	w0, #0xff
     5f8:	b.eq	200 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x168>  // b.none
     5fc:	mov	x0, x28
     600:	mov	x8, x26
     604:	mov	w1, #0x3b                  	// #59
     608:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     60c:	ldrb	w0, [sp, #256]
     610:	mov	w23, #0x0                   	// #0
     614:	cbz	w0, 628 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x590>
     618:	mov	x0, x26
     61c:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
     620:	tst	w1, #0xff
     624:	csel	w23, w0, wzr, ne  // ne = any
     628:	ldr	x1, [x22, #704]
     62c:	ldr	x0, [x22, #712]
     630:	sub	x0, x0, x1
     634:	cmp	x27, x0, asr #4
     638:	b.cc	9a8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x910>  // b.lo, b.ul, b.last
     63c:	add	x1, sp, #0xb0
     640:	str	x1, [sp, #104]
     644:	ldr	x0, [x22]
     648:	add	x1, sp, #0xc0
     64c:	str	x1, [sp, #176]
     650:	str	xzr, [sp, #184]
     654:	strb	wzr, [sp, #192]
     658:	bl	0 <_ZN4llvm9DWARFUnit17getCompilationDirEv>
     65c:	mov	x2, x0
     660:	cbz	x0, e04 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd6c>
     664:	str	x0, [sp, #112]
     668:	bl	0 <strlen>
     66c:	ldr	x2, [sp, #112]
     670:	mov	x3, x0
     674:	ldp	x0, x5, [sp, #96]
     678:	mov	w6, #0x2                   	// #2
     67c:	mov	x1, x27
     680:	mov	w4, w6
     684:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
     688:	tst	w0, #0xff
     68c:	b.eq	1178 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x10e0>  // b.none
     690:	ldp	x4, x3, [sp, #176]
     694:	add	x0, x26, #0x10
     698:	add	x1, x20, #0xd8
     69c:	str	x1, [sp, #96]
     6a0:	str	x0, [sp, #208]
     6a4:	cmn	x4, x3
     6a8:	ccmp	x4, #0x0, #0x0, ne  // ne = any
     6ac:	b.eq	1230 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1198>  // b.none
     6b0:	str	x3, [sp, #136]
     6b4:	cmp	x3, #0xf
     6b8:	b.hi	e44 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xdac>  // b.pmore
     6bc:	cmp	x3, #0x1
     6c0:	b.ne	e30 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd98>  // b.any
     6c4:	ldrb	w0, [x4]
     6c8:	strb	w0, [sp, #224]
     6cc:	ldr	x3, [sp, #136]
     6d0:	str	x3, [sp, #216]
     6d4:	ldr	x4, [sp, #208]
     6d8:	mov	x2, x21
     6dc:	add	x0, x20, #0xd8
     6e0:	mov	x1, x26
     6e4:	strb	wzr, [x4, x3]
     6e8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     6ec:	mov	x3, x1
     6f0:	ldr	x1, [sp, #208]
     6f4:	mov	x2, x0
     6f8:	stp	x2, x3, [sp, #160]
     6fc:	add	x0, x26, #0x10
     700:	cmp	x1, x0
     704:	b.eq	710 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x678>  // b.none
     708:	mov	x0, x1
     70c:	bl	0 <_ZdlPv>
     710:	ldr	x0, [x22, #704]
     714:	ldr	x2, [x22, #712]
     718:	ldp	x4, x21, [sp, #160]
     71c:	sub	x1, x2, x0
     720:	cmp	x27, x1, asr #4
     724:	asr	x1, x1, #4
     728:	b.cs	e0c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd74>  // b.hs, b.nlast
     72c:	lsl	x1, x27, #4
     730:	add	x27, x0, x27, lsl #4
     734:	ldr	x2, [sp, #104]
     738:	str	x4, [x0, x1]
     73c:	str	x21, [x27, #8]
     740:	add	x2, x2, #0x10
     744:	ldr	x0, [sp, #176]
     748:	cmp	x0, x2
     74c:	b.eq	754 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6bc>  // b.none
     750:	bl	0 <_ZdlPv>
     754:	cbnz	w23, 318 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x280>
     758:	b	200 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x168>
     75c:	mov	x0, x26
     760:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
     764:	tst	w1, #0xff
     768:	csel	w24, w0, w24, ne  // ne = any
     76c:	b	58c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4f4>
     770:	ldp	x27, x21, [sp, #144]
     774:	cmp	x21, #0x15
     778:	b.ne	344 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2ac>  // b.any
     77c:	mov	x1, #0x6128                	// #24872
     780:	ldr	x2, [x27]
     784:	movk	x1, #0x6f6e, lsl #16
     788:	movk	x1, #0x796e, lsl #32
     78c:	movk	x1, #0x6f6d, lsl #48
     790:	cmp	x2, x1
     794:	b.ne	344 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2ac>  // b.any
     798:	mov	x1, #0x7375                	// #29557
     79c:	ldr	x2, [x27, #8]
     7a0:	movk	x1, #0x6e20, lsl #16
     7a4:	movk	x1, #0x6d61, lsl #32
     7a8:	movk	x1, #0x7365, lsl #48
     7ac:	cmp	x2, x1
     7b0:	b.ne	344 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2ac>  // b.any
     7b4:	ldr	w2, [x27, #16]
     7b8:	mov	w1, #0x6170                	// #24944
     7bc:	movk	w1, #0x6563, lsl #16
     7c0:	cmp	w2, w1
     7c4:	b.ne	344 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2ac>  // b.any
     7c8:	ldrb	w1, [x27, #20]
     7cc:	cmp	w1, #0x29
     7d0:	b.ne	344 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2ac>  // b.any
     7d4:	add	x1, sp, #0xa0
     7d8:	add	x0, sp, #0xb0
     7dc:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     7e0:	str	w0, [sp, #176]
     7e4:	ldr	w9, [sp, #132]
     7e8:	ldp	x27, x21, [sp, #144]
     7ec:	b	344 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2ac>
     7f0:	ldr	w8, [x2, #8]
     7f4:	cmp	w24, w8
     7f8:	b.ne	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x32c>  // b.any
     7fc:	ldr	x8, [x2, #16]
     800:	cmp	x8, x27
     804:	b.ne	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x32c>  // b.any
     808:	ldr	x8, [x2, #32]
     80c:	cmp	x7, x8
     810:	b.ne	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x32c>  // b.any
     814:	ldr	x2, [x2, #48]
     818:	ldr	w8, [x19]
     81c:	ldr	w2, [x2]
     820:	cmp	w8, w2
     824:	b.ne	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x32c>  // b.any
     828:	add	x1, x25, w1, uxtw #3
     82c:	cmp	x1, x26
     830:	ldr	x3, [x20, #184]
     834:	b.eq	3e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x350>  // b.none
     838:	cmp	w9, #0x39
     83c:	b.eq	928 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x890>  // b.none
     840:	ldr	x0, [x26]
     844:	mov	x2, x28
     848:	mov	x1, x22
     84c:	str	x3, [sp, #96]
     850:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     854:	tst	w0, #0xff
     858:	ldr	x3, [sp, #96]
     85c:	b.ne	88c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7f4>  // b.any
     860:	ldr	x0, [x20, #184]
     864:	cmp	x0, x3
     868:	b.ne	908 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x870>  // b.any
     86c:	ldr	x0, [x26]
     870:	tst	x0, #0x7
     874:	b.ne	8d0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x838>  // b.any
     878:	orr	x0, x0, #0x4
     87c:	ldp	x21, x22, [sp, #32]
     880:	ldp	x23, x24, [sp, #48]
     884:	ldp	x25, x26, [sp, #64]
     888:	b	118 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x80>
     88c:	ldp	x2, x0, [x20, #184]
     890:	ldr	w1, [x20, #208]
     894:	cmp	x3, x2
     898:	add	x1, x0, x1, lsl #3
     89c:	b.ne	1198 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1100>  // b.any
     8a0:	cmp	x1, x26
     8a4:	b.eq	11c8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1130>  // b.none
     8a8:	ldr	w0, [sp, #132]
     8ac:	cmp	w0, #0x2e
     8b0:	b.eq	8f0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x858>  // b.none
     8b4:	cmp	w0, #0x17
     8b8:	b.eq	900 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x868>  // b.none
     8bc:	cmp	x2, x3
     8c0:	b.ne	908 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x870>  // b.any
     8c4:	ldr	x0, [x26]
     8c8:	tst	x0, #0x7
     8cc:	b.eq	10c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x74>  // b.none
     8d0:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     8d4:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     8d8:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     8dc:	add	x3, x3, #0x0
     8e0:	add	x1, x1, #0x0
     8e4:	add	x0, x0, #0x0
     8e8:	mov	w2, #0xb2                  	// #178
     8ec:	bl	0 <__assert_fail>
     8f0:	ldrh	w0, [x19, #12]
     8f4:	cmp	w0, #0x2
     8f8:	ccmp	w0, #0x13, #0x4, ne  // ne = any
     8fc:	b.eq	8bc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x824>  // b.none
     900:	cmp	x2, x3
     904:	b.eq	86c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7d4>  // b.none
     908:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     90c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     910:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     914:	add	x3, x3, #0x0
     918:	add	x1, x1, #0x0
     91c:	add	x0, x0, #0x0
     920:	mov	w2, #0x4b9                 	// #1209
     924:	bl	0 <__assert_fail>
     928:	mov	x2, x3
     92c:	b	8a0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x808>
     930:	add	x22, x3, x1
     934:	add	x1, x22, #0x50
     938:	str	x1, [x20]
     93c:	b	4c8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x430>
     940:	ldr	w1, [sp, #132]
     944:	cmp	w1, #0x39
     948:	csinc	w25, w25, wzr, ne  // ne = any
     94c:	b	5e0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x548>
     950:	ldr	w3, [x23, #8]
     954:	cmp	w24, w3
     958:	b.ne	540 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4a8>  // b.any
     95c:	ldr	x3, [x23, #16]
     960:	cmp	x3, x27
     964:	b.ne	540 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4a8>  // b.any
     968:	ldr	x3, [x23, #32]
     96c:	cmp	x7, x3
     970:	b.ne	540 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4a8>  // b.any
     974:	ldr	x3, [x23, #48]
     978:	ldr	w4, [x19]
     97c:	ldr	w3, [x3]
     980:	cmp	w4, w3
     984:	b.ne	540 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4a8>  // b.any
     988:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     98c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     990:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     994:	add	x3, x3, #0x0
     998:	add	x1, x1, #0x0
     99c:	add	x0, x0, #0x0
     9a0:	mov	w2, #0xbc                  	// #188
     9a4:	bl	0 <__assert_fail>
     9a8:	lsl	x0, x27, #4
     9ac:	add	x2, x1, x0
     9b0:	ldr	x1, [x1, x0]
     9b4:	ldr	x0, [x2, #8]
     9b8:	cbz	x0, 63c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5a4>
     9bc:	stp	x1, x0, [sp, #160]
     9c0:	cbnz	w23, 318 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x280>
     9c4:	b	200 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x168>
     9c8:	ldr	x3, [x20, #184]
     9cc:	cmp	x1, #0x0
     9d0:	ldr	w2, [x20, #200]
     9d4:	add	w4, w21, w21, lsl #1
     9d8:	add	x3, x3, #0x1
     9dc:	str	x3, [x20, #184]
     9e0:	add	w2, w2, #0x1
     9e4:	csel	x26, x26, x1, eq  // eq = none
     9e8:	lsl	w1, w21, #1
     9ec:	cmp	w4, w2, lsl #2
     9f0:	b.ls	a44 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9ac>  // b.plast
     9f4:	ldr	w1, [x20, #204]
     9f8:	sub	w1, w21, w1
     9fc:	sub	w1, w1, w2
     a00:	cmp	w1, w21, lsr #3
     a04:	b.ls	b90 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xaf8>  // b.plast
     a08:	ldr	x0, [x26]
     a0c:	str	w2, [x20, #200]
     a10:	cmn	x0, #0x8
     a14:	b.eq	a24 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x98c>  // b.none
     a18:	ldr	w0, [x20, #204]
     a1c:	sub	w0, w0, #0x1
     a20:	str	w0, [x20, #204]
     a24:	add	x1, x25, w21, uxtw #3
     a28:	mov	x2, x3
     a2c:	str	x22, [x26]
     a30:	b	8a0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x808>
     a34:	ldr	x0, [x20, #184]
     a38:	mov	w1, #0x0                   	// #0
     a3c:	add	x0, x0, #0x1
     a40:	str	x0, [x20, #184]
     a44:	sub	w0, w1, #0x1
     a48:	mov	w1, #0x40                  	// #64
     a4c:	orr	x0, x0, x0, lsr #1
     a50:	orr	x0, x0, x0, lsr #2
     a54:	orr	x0, x0, x0, lsr #4
     a58:	orr	x0, x0, x0, lsr #8
     a5c:	orr	x0, x0, x0, lsr #16
     a60:	add	x0, x0, #0x1
     a64:	cmp	w0, w1
     a68:	csel	w0, w0, w1, cs  // cs = hs, nlast
     a6c:	str	w0, [x20, #208]
     a70:	ubfiz	x0, x0, #3, #32
     a74:	bl	0 <_Znwm>
     a78:	ldr	w2, [x20, #208]
     a7c:	str	x0, [x20, #192]
     a80:	str	xzr, [x20, #200]
     a84:	sub	w7, w2, #0x1
     a88:	and	w3, w2, w7
     a8c:	cbz	x25, 1000 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf68>
     a90:	ubfiz	x1, x21, #3, #32
     a94:	add	x4, x25, x1
     a98:	cbnz	w3, 1210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1178>
     a9c:	ubfiz	x3, x2, #3, #32
     aa0:	add	x8, x0, x3
     aa4:	cmp	x0, x8
     aa8:	b.eq	b18 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa80>  // b.none
     aac:	sub	x3, x3, #0x8
     ab0:	mov	x6, x0
     ab4:	cmp	x3, #0x10
     ab8:	lsr	x3, x3, #3
     abc:	add	x3, x3, #0x1
     ac0:	b.ls	1208 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1170>  // b.plast
     ac4:	adrp	x9, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     ac8:	lsr	x5, x3, #1
     acc:	ldr	q0, [x9]
     ad0:	add	x5, x0, x5, lsl #4
     ad4:	str	q0, [x6], #16
     ad8:	cmp	x6, x5
     adc:	b.ne	ad4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa3c>  // b.any
     ae0:	and	x5, x3, #0xfffffffffffffffe
     ae4:	cmp	x3, x5
     ae8:	add	x3, x0, x5, lsl #3
     aec:	b.eq	b18 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa80>  // b.none
     af0:	mov	x6, x3
     af4:	mov	x5, #0xfffffffffffffff8    	// #-8
     af8:	str	x5, [x6], #8
     afc:	cmp	x8, x6
     b00:	b.eq	b18 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa80>  // b.none
     b04:	str	x5, [x3, #8]
     b08:	add	x6, x3, #0x10
     b0c:	cmp	x8, x6
     b10:	b.eq	b18 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa80>  // b.none
     b14:	str	x5, [x3, #16]
     b18:	cmp	x4, x25
     b1c:	mov	x9, x25
     b20:	b.ne	b34 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa9c>  // b.any
     b24:	b	cdc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc44>
     b28:	add	x9, x9, #0x8
     b2c:	cmp	x4, x9
     b30:	b.eq	cdc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc44>  // b.none
     b34:	ldr	x10, [x9]
     b38:	cmn	x10, #0x8
     b3c:	ccmn	x10, #0x10, #0x4, ne  // ne = any
     b40:	b.eq	b28 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa90>  // b.none
     b44:	cbz	w2, 1254 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x11bc>
     b48:	ldr	w3, [x10]
     b4c:	mov	w8, #0x1                   	// #1
     b50:	mov	x11, #0x0                   	// #0
     b54:	and	w3, w7, w3
     b58:	ldr	x5, [x0, w3, uxtw #3]
     b5c:	add	x6, x0, w3, uxtw #3
     b60:	cmn	x5, #0x8
     b64:	b.eq	f28 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xe90>  // b.none
     b68:	cmn	x5, #0x10
     b6c:	b.eq	123c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x11a4>  // b.none
     b70:	ldr	x6, [x5]
     b74:	ldr	x12, [x10]
     b78:	cmp	x12, x6
     b7c:	b.eq	e74 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xddc>  // b.none
     b80:	add	w3, w3, w8
     b84:	add	w8, w8, #0x1
     b88:	and	w3, w3, w7
     b8c:	b	b58 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xac0>
     b90:	mov	w1, w5
     b94:	lsr	w0, w5, #1
     b98:	orr	x0, x0, x1
     b9c:	mov	w1, #0x40                  	// #64
     ba0:	orr	x0, x0, x0, lsr #2
     ba4:	orr	x0, x0, x0, lsr #4
     ba8:	orr	x0, x0, x0, lsr #8
     bac:	orr	x0, x0, x0, lsr #16
     bb0:	add	x0, x0, #0x1
     bb4:	cmp	w0, w1
     bb8:	csel	w0, w0, w1, cs  // cs = hs, nlast
     bbc:	str	w0, [x20, #208]
     bc0:	ubfiz	x0, x0, #3, #32
     bc4:	bl	0 <_Znwm>
     bc8:	ldr	w2, [x20, #208]
     bcc:	str	x0, [x20, #192]
     bd0:	str	xzr, [x20, #200]
     bd4:	sub	w7, w2, #0x1
     bd8:	and	w3, w7, w2
     bdc:	cbz	x25, fe0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf48>
     be0:	ubfiz	x1, x21, #3, #32
     be4:	add	x5, x25, x1
     be8:	cbnz	w3, 1210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1178>
     bec:	ubfiz	x3, x2, #3, #32
     bf0:	add	x8, x0, x3
     bf4:	cmp	x0, x8
     bf8:	b.eq	c68 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbd0>  // b.none
     bfc:	sub	x3, x3, #0x8
     c00:	mov	x6, x0
     c04:	cmp	x3, #0x10
     c08:	lsr	x3, x3, #3
     c0c:	add	x3, x3, #0x1
     c10:	b.ls	10a0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1008>  // b.plast
     c14:	adrp	x9, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     c18:	lsr	x4, x3, #1
     c1c:	ldr	q0, [x9]
     c20:	add	x4, x0, x4, lsl #4
     c24:	str	q0, [x6], #16
     c28:	cmp	x4, x6
     c2c:	b.ne	c24 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xb8c>  // b.any
     c30:	and	x4, x3, #0xfffffffffffffffe
     c34:	cmp	x4, x3
     c38:	add	x3, x0, x4, lsl #3
     c3c:	b.eq	c68 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbd0>  // b.none
     c40:	mov	x6, x3
     c44:	mov	x4, #0xfffffffffffffff8    	// #-8
     c48:	str	x4, [x6], #8
     c4c:	cmp	x8, x6
     c50:	b.eq	c68 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbd0>  // b.none
     c54:	str	x4, [x3, #8]
     c58:	add	x6, x3, #0x10
     c5c:	cmp	x8, x6
     c60:	b.eq	c68 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbd0>  // b.none
     c64:	str	x4, [x3, #16]
     c68:	mov	x8, x25
     c6c:	b	c7c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbe4>
     c70:	add	x8, x8, #0x8
     c74:	cmp	x5, x8
     c78:	b.eq	d50 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xcb8>  // b.none
     c7c:	ldr	x9, [x8]
     c80:	cmn	x9, #0x10
     c84:	ccmn	x9, #0x8, #0x4, ne  // ne = any
     c88:	b.eq	c70 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbd8>  // b.none
     c8c:	cbz	w2, 1260 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x11c8>
     c90:	ldr	w3, [x9]
     c94:	mov	w11, #0x1                   	// #1
     c98:	mov	x10, #0x0                   	// #0
     c9c:	and	w3, w7, w3
     ca0:	ubfiz	x4, x3, #3, #32
     ca4:	add	x6, x0, x4
     ca8:	ldr	x4, [x0, x4]
     cac:	cmn	x4, #0x8
     cb0:	b.eq	fb8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf20>  // b.none
     cb4:	cmn	x4, #0x10
     cb8:	b.eq	1248 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x11b0>  // b.none
     cbc:	ldr	x6, [x4]
     cc0:	ldr	x12, [x9]
     cc4:	cmp	x12, x6
     cc8:	b.eq	edc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xe44>  // b.none
     ccc:	add	w3, w3, w11
     cd0:	add	w11, w11, #0x1
     cd4:	and	w3, w7, w3
     cd8:	b	ca0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc08>
     cdc:	mov	x0, x25
     ce0:	bl	0 <_ZdlPvm>
     ce4:	ldr	w2, [x20, #208]
     ce8:	mov	w21, w2
     cec:	cbz	w2, db8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd20>
     cf0:	cmn	x22, #0x10
     cf4:	ccmn	x22, #0x8, #0x4, ne  // ne = any
     cf8:	b.eq	10a8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1010>  // b.none
     cfc:	ldr	w0, [x22]
     d00:	sub	w4, w2, #0x1
     d04:	ldr	x25, [x20, #192]
     d08:	and	w0, w4, w0
     d0c:	mov	w2, #0x1                   	// #1
     d10:	mov	x3, #0x0                   	// #0
     d14:	ubfiz	x1, x0, #3, #32
     d18:	add	x26, x25, x1
     d1c:	ldr	x1, [x25, x1]
     d20:	cmn	x1, #0x8
     d24:	b.eq	10c8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1030>  // b.none
     d28:	cmn	x1, #0x10
     d2c:	b.eq	1104 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x106c>  // b.none
     d30:	ldr	x5, [x1]
     d34:	ldr	x6, [x22]
     d38:	cmp	x6, x5
     d3c:	b.eq	f44 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xeac>  // b.none
     d40:	add	w0, w0, w2
     d44:	add	w2, w2, #0x1
     d48:	and	w0, w4, w0
     d4c:	b	d14 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc7c>
     d50:	mov	x0, x25
     d54:	bl	0 <_ZdlPvm>
     d58:	ldr	w2, [x20, #208]
     d5c:	mov	w21, w2
     d60:	cbz	w2, db8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd20>
     d64:	ldr	w0, [x22]
     d68:	sub	w4, w2, #0x1
     d6c:	ldr	x25, [x20, #192]
     d70:	and	w0, w4, w0
     d74:	mov	w2, #0x1                   	// #1
     d78:	mov	x26, #0x0                   	// #0
     d7c:	ubfiz	x1, x0, #3, #32
     d80:	add	x3, x25, x1
     d84:	ldr	x1, [x25, x1]
     d88:	cmn	x1, #0x8
     d8c:	b.eq	10ec <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1054>  // b.none
     d90:	cmn	x1, #0x10
     d94:	b.eq	10e0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1048>  // b.none
     d98:	ldr	x5, [x1]
     d9c:	ldr	x6, [x22]
     da0:	cmp	x6, x5
     da4:	b.eq	1024 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf8c>  // b.none
     da8:	add	w0, w0, w2
     dac:	add	w2, w2, #0x1
     db0:	and	w0, w4, w0
     db4:	b	d7c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xce4>
     db8:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     dbc:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     dc0:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     dc4:	add	x3, x3, #0x0
     dc8:	add	x1, x1, #0x0
     dcc:	add	x0, x0, #0x0
     dd0:	mov	w2, #0x22f                 	// #559
     dd4:	bl	0 <__assert_fail>
     dd8:	add	x1, x20, #0x20
     ddc:	add	x0, x20, #0x10
     de0:	mov	x3, #0x8                   	// #8
     de4:	mov	x2, #0x0                   	// #0
     de8:	stp	x7, x4, [sp, #96]
     dec:	str	x6, [sp, #112]
     df0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     df4:	ldr	w1, [x20, #24]
     df8:	ldp	x7, x4, [sp, #96]
     dfc:	ldr	x6, [sp, #112]
     e00:	b	474 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3dc>
     e04:	mov	x3, #0x0                   	// #0
     e08:	b	674 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5dc>
     e0c:	add	w3, w25, #0x1
     e10:	cmp	x1, x3
     e14:	b.cc	f9c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf04>  // b.lo, b.ul, b.last
     e18:	b.ls	72c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x694>  // b.plast
     e1c:	add	x1, x0, x3, lsl #4
     e20:	cmp	x2, x1
     e24:	b.eq	72c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x694>  // b.none
     e28:	str	x1, [x22, #712]
     e2c:	b	72c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x694>
     e30:	cbz	x3, 6cc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x634>
     e34:	mov	x2, x3
     e38:	mov	x1, x4
     e3c:	bl	0 <memcpy>
     e40:	b	6cc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x634>
     e44:	add	x1, sp, #0x88
     e48:	mov	x0, x26
     e4c:	mov	x2, #0x0                   	// #0
     e50:	str	x4, [sp, #96]
     e54:	str	x3, [sp, #112]
     e58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     e5c:	ldr	x1, [sp, #136]
     e60:	str	x0, [sp, #208]
     e64:	str	x1, [sp, #224]
     e68:	ldr	x4, [sp, #96]
     e6c:	ldr	x3, [sp, #112]
     e70:	b	e34 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd9c>
     e74:	ldr	w6, [x5, #8]
     e78:	ldr	w12, [x10, #8]
     e7c:	cmp	w12, w6
     e80:	b.ne	b80 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xae8>  // b.any
     e84:	ldr	x6, [x5, #16]
     e88:	ldr	x12, [x10, #16]
     e8c:	cmp	x12, x6
     e90:	b.ne	b80 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xae8>  // b.any
     e94:	ldr	x6, [x5, #32]
     e98:	ldr	x12, [x10, #32]
     e9c:	cmp	x12, x6
     ea0:	b.ne	b80 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xae8>  // b.any
     ea4:	ldr	x5, [x5, #48]
     ea8:	ldr	x6, [x10, #48]
     eac:	ldr	w5, [x5]
     eb0:	ldr	w6, [x6]
     eb4:	cmp	w6, w5
     eb8:	b.ne	b80 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xae8>  // b.any
     ebc:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     ec0:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     ec4:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     ec8:	add	x3, x3, #0x0
     ecc:	add	x1, x1, #0x0
     ed0:	add	x0, x0, #0x0
     ed4:	mov	w2, #0x17a                 	// #378
     ed8:	bl	0 <__assert_fail>
     edc:	ldr	w6, [x4, #8]
     ee0:	ldr	w12, [x9, #8]
     ee4:	cmp	w12, w6
     ee8:	b.ne	ccc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc34>  // b.any
     eec:	ldr	x6, [x4, #16]
     ef0:	ldr	x12, [x9, #16]
     ef4:	cmp	x12, x6
     ef8:	b.ne	ccc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc34>  // b.any
     efc:	ldr	x6, [x4, #32]
     f00:	ldr	x12, [x9, #32]
     f04:	cmp	x12, x6
     f08:	b.ne	ccc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc34>  // b.any
     f0c:	ldr	x4, [x4, #48]
     f10:	ldr	x6, [x9, #48]
     f14:	ldr	w4, [x4]
     f18:	ldr	w6, [x6]
     f1c:	cmp	w6, w4
     f20:	b.ne	ccc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc34>  // b.any
     f24:	b	ebc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xe24>
     f28:	cmp	x11, #0x0
     f2c:	ldr	w3, [x20, #200]
     f30:	csel	x6, x6, x11, eq  // eq = none
     f34:	add	w3, w3, #0x1
     f38:	str	x10, [x6]
     f3c:	str	w3, [x20, #200]
     f40:	b	b28 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa90>
     f44:	ldr	w5, [x1, #8]
     f48:	ldr	w6, [x22, #8]
     f4c:	cmp	w6, w5
     f50:	b.ne	d40 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xca8>  // b.any
     f54:	ldr	x5, [x1, #16]
     f58:	ldr	x6, [x22, #16]
     f5c:	cmp	x6, x5
     f60:	b.ne	d40 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xca8>  // b.any
     f64:	ldr	x5, [x1, #32]
     f68:	ldr	x6, [x22, #32]
     f6c:	cmp	x6, x5
     f70:	b.ne	d40 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xca8>  // b.any
     f74:	ldr	x1, [x1, #48]
     f78:	ldr	x5, [x22, #48]
     f7c:	ldr	w1, [x1]
     f80:	ldr	w5, [x5]
     f84:	cmp	w5, w1
     f88:	b.ne	d40 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xca8>  // b.any
     f8c:	ldr	w2, [x20, #200]
     f90:	ldr	x3, [x20, #184]
     f94:	add	w2, w2, #0x1
     f98:	b	a08 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x970>
     f9c:	add	x0, x22, #0x2c0
     fa0:	sub	x1, x3, x1
     fa4:	str	x4, [sp, #96]
     fa8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
     fac:	ldr	x4, [sp, #96]
     fb0:	ldr	x0, [x22, #704]
     fb4:	b	72c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x694>
     fb8:	cmp	x10, #0x0
     fbc:	ldr	w3, [x20, #200]
     fc0:	csel	x6, x6, x10, eq  // eq = none
     fc4:	add	w3, w3, #0x1
     fc8:	str	x9, [x6]
     fcc:	str	w3, [x20, #200]
     fd0:	b	c70 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbd8>
     fd4:	cmp	x1, #0x0
     fd8:	csel	x1, x1, x26, ne  // ne = any
     fdc:	b	540 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4a8>
     fe0:	cbnz	w3, 1210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1178>
     fe4:	add	x1, x0, w2, uxtw #3
     fe8:	cmp	x0, x1
     fec:	b.eq	d5c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xcc4>  // b.none
     ff0:	str	x23, [x0], #8
     ff4:	cmp	x1, x0
     ff8:	b.ne	ff0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf58>  // b.any
     ffc:	b	d5c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xcc4>
    1000:	cbnz	w3, 1210 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1178>
    1004:	add	x1, x0, w2, uxtw #3
    1008:	mov	x3, #0xfffffffffffffff8    	// #-8
    100c:	cmp	x0, x1
    1010:	b.eq	ce8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc50>  // b.none
    1014:	str	x3, [x0], #8
    1018:	cmp	x1, x0
    101c:	b.ne	1014 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf7c>  // b.any
    1020:	b	ce8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc50>
    1024:	ldr	w5, [x1, #8]
    1028:	ldr	w6, [x22, #8]
    102c:	cmp	w6, w5
    1030:	b.ne	da8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd10>  // b.any
    1034:	ldr	x5, [x1, #16]
    1038:	ldr	x6, [x22, #16]
    103c:	cmp	x6, x5
    1040:	b.ne	da8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd10>  // b.any
    1044:	ldr	x5, [x1, #32]
    1048:	ldr	x6, [x22, #32]
    104c:	cmp	x6, x5
    1050:	b.ne	da8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd10>  // b.any
    1054:	ldr	x1, [x1, #48]
    1058:	ldr	x5, [x22, #48]
    105c:	ldr	w1, [x1]
    1060:	ldr	w5, [x5]
    1064:	cmp	w5, w1
    1068:	b.ne	da8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd10>  // b.any
    106c:	ldr	w2, [x20, #200]
    1070:	mov	x26, x3
    1074:	ldr	x3, [x20, #184]
    1078:	add	w2, w2, #0x1
    107c:	b	a08 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x970>
    1080:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1084:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1088:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    108c:	add	x3, x3, #0x0
    1090:	add	x1, x1, #0x0
    1094:	add	x0, x0, #0x0
    1098:	mov	w2, #0x105                 	// #261
    109c:	bl	0 <__assert_fail>
    10a0:	mov	x3, x0
    10a4:	b	c40 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xba8>
    10a8:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    10ac:	add	x3, x3, #0x0
    10b0:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    10b4:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    10b8:	add	x1, x1, #0x0
    10bc:	add	x0, x0, #0x0
    10c0:	mov	w2, #0x250                 	// #592
    10c4:	bl	0 <__assert_fail>
    10c8:	ldr	w2, [x20, #200]
    10cc:	cmp	x3, #0x0
    10d0:	csel	x26, x26, x3, eq  // eq = none
    10d4:	add	w2, w2, #0x1
    10d8:	ldr	x3, [x20, #184]
    10dc:	b	a08 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x970>
    10e0:	cmp	x26, #0x0
    10e4:	csel	x26, x26, x3, ne  // ne = any
    10e8:	b	da8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd10>
    10ec:	ldr	w2, [x20, #200]
    10f0:	cmp	x26, #0x0
    10f4:	csel	x26, x26, x3, ne  // ne = any
    10f8:	add	w2, w2, #0x1
    10fc:	ldr	x3, [x20, #184]
    1100:	b	a08 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x970>
    1104:	cmp	x3, #0x0
    1108:	csel	x3, x3, x26, ne  // ne = any
    110c:	b	d40 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xca8>
    1110:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1114:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1118:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    111c:	add	x3, x3, #0x0
    1120:	add	x1, x1, #0x0
    1124:	add	x0, x0, #0x0
    1128:	mov	w2, #0xba                  	// #186
    112c:	bl	0 <__assert_fail>
    1130:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1134:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1138:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    113c:	add	x3, x3, #0x0
    1140:	add	x1, x1, #0x0
    1144:	add	x0, x0, #0x0
    1148:	mov	w2, #0x43                  	// #67
    114c:	bl	0 <__assert_fail>
    1150:	mov	w1, #0x1                   	// #1
    1154:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1158:	add	x0, x0, #0x0
    115c:	stp	x7, x4, [sp, #96]
    1160:	str	x6, [sp, #112]
    1164:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
    1168:	ldr	w1, [x20, #24]
    116c:	ldp	x7, x4, [sp, #96]
    1170:	ldr	x6, [sp, #112]
    1174:	b	468 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3d0>
    1178:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    117c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1180:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1184:	add	x3, x3, #0x0
    1188:	add	x1, x1, #0x0
    118c:	add	x0, x0, #0x0
    1190:	mov	w2, #0x91                  	// #145
    1194:	bl	0 <__assert_fail>
    1198:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    119c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11a0:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11a4:	add	x3, x3, #0x0
    11a8:	add	x1, x1, #0x0
    11ac:	add	x0, x0, #0x0
    11b0:	mov	w2, #0x4c7                 	// #1223
    11b4:	bl	0 <__assert_fail>
    11b8:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11bc:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11c0:	add	x3, x3, #0x0
    11c4:	b	10b4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x101c>
    11c8:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11cc:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11d0:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11d4:	add	x3, x3, #0x0
    11d8:	add	x1, x1, #0x0
    11dc:	add	x0, x0, #0x0
    11e0:	mov	w2, #0xc5                  	// #197
    11e4:	bl	0 <__assert_fail>
    11e8:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11ec:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11f0:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    11f4:	add	x3, x3, #0x0
    11f8:	add	x1, x1, #0x0
    11fc:	add	x0, x0, #0x0
    1200:	mov	w2, #0xdc                  	// #220
    1204:	bl	0 <__assert_fail>
    1208:	mov	x3, x0
    120c:	b	af0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa58>
    1210:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1214:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1218:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    121c:	add	x3, x3, #0x0
    1220:	add	x1, x1, #0x0
    1224:	add	x0, x0, #0x0
    1228:	mov	w2, #0x15b                 	// #347
    122c:	bl	0 <__assert_fail>
    1230:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
    1234:	add	x0, x0, #0x0
    1238:	bl	0 <_ZSt19__throw_logic_errorPKc>
    123c:	cmp	x11, #0x0
    1240:	csel	x11, x11, x6, ne  // ne = any
    1244:	b	b80 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xae8>
    1248:	cmp	x10, #0x0
    124c:	csel	x10, x10, x6, ne  // ne = any
    1250:	b	ccc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xc34>
    1254:	mov	x0, #0x0                   	// #0
    1258:	str	x10, [x0]
    125c:	brk	#0x3e8
    1260:	mov	x0, #0x0                   	// #0
    1264:	str	x9, [x0]
    1268:	brk	#0x3e8

Disassembly of section .text._ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag:

0000000000000000 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	b.eq	6f0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x6f0>  // b.none
  14:	mov	x19, x0
  18:	cmp	x1, x2
  1c:	b.eq	704 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x704>  // b.none
  20:	sub	x20, x2, x1
  24:	sub	x3, x1, x0
  28:	cmp	x3, x20
  2c:	sub	x4, x2, x0
  30:	add	x20, x0, x20
  34:	b.eq	498 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x498>  // b.none
  38:	sub	x2, x4, x3
  3c:	cmp	x2, x3
  40:	b.le	26c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x26c>
  44:	cmp	x3, #0x1
  48:	b.eq	718 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x718>  // b.none
  4c:	cmp	x2, #0x0
  50:	add	x0, x19, x3
  54:	b.le	24c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x24c>
  58:	add	x1, x3, #0x10
  5c:	add	x5, x19, #0x10
  60:	cmp	x1, #0x0
  64:	sub	x1, x2, #0x1
  68:	ccmp	x0, x5, #0x2, gt
  6c:	ccmp	x1, #0xe, #0x0, cs  // cs = hs, nlast
  70:	b.ls	69c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x69c>  // b.plast
  74:	and	x5, x2, #0xfffffffffffffff0
  78:	mov	x1, #0x0                   	// #0
  7c:	nop
  80:	ldr	q1, [x0, x1]
  84:	ldr	q0, [x19, x1]
  88:	str	q1, [x19, x1]
  8c:	str	q0, [x0, x1]
  90:	add	x1, x1, #0x10
  94:	cmp	x1, x5
  98:	b.ne	80 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x80>  // b.any
  9c:	and	x1, x2, #0xfffffffffffffff0
  a0:	cmp	x2, x1
  a4:	add	x6, x19, x1
  a8:	add	x5, x0, x1
  ac:	b.eq	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>  // b.none
  b0:	ldrb	w9, [x0, x1]
  b4:	add	x7, x1, #0x1
  b8:	ldrb	w8, [x19, x1]
  bc:	cmp	x2, x7
  c0:	strb	w9, [x19, x1]
  c4:	strb	w8, [x0, x1]
  c8:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
  cc:	ldrb	w8, [x5, #1]
  d0:	add	x0, x1, #0x2
  d4:	ldrb	w7, [x6, #1]
  d8:	cmp	x2, x0
  dc:	strb	w8, [x6, #1]
  e0:	strb	w7, [x5, #1]
  e4:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
  e8:	ldrb	w8, [x5, #2]
  ec:	add	x0, x1, #0x3
  f0:	ldrb	w7, [x6, #2]
  f4:	cmp	x2, x0
  f8:	strb	w8, [x6, #2]
  fc:	strb	w7, [x5, #2]
 100:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 104:	ldrb	w8, [x5, #3]
 108:	add	x0, x1, #0x4
 10c:	ldrb	w7, [x6, #3]
 110:	cmp	x2, x0
 114:	strb	w8, [x6, #3]
 118:	strb	w7, [x5, #3]
 11c:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 120:	ldrb	w8, [x5, #4]
 124:	add	x0, x1, #0x5
 128:	ldrb	w7, [x6, #4]
 12c:	cmp	x2, x0
 130:	strb	w8, [x6, #4]
 134:	strb	w7, [x5, #4]
 138:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 13c:	ldrb	w8, [x5, #5]
 140:	add	x0, x1, #0x6
 144:	ldrb	w7, [x6, #5]
 148:	cmp	x2, x0
 14c:	strb	w8, [x6, #5]
 150:	strb	w7, [x5, #5]
 154:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 158:	ldrb	w8, [x5, #6]
 15c:	add	x0, x1, #0x7
 160:	ldrb	w7, [x6, #6]
 164:	cmp	x2, x0
 168:	strb	w8, [x6, #6]
 16c:	strb	w7, [x5, #6]
 170:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 174:	ldrb	w8, [x5, #7]
 178:	add	x0, x1, #0x8
 17c:	ldrb	w7, [x6, #7]
 180:	cmp	x2, x0
 184:	strb	w8, [x6, #7]
 188:	strb	w7, [x5, #7]
 18c:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 190:	ldrb	w8, [x5, #8]
 194:	add	x0, x1, #0x9
 198:	ldrb	w7, [x6, #8]
 19c:	cmp	x2, x0
 1a0:	strb	w8, [x6, #8]
 1a4:	strb	w7, [x5, #8]
 1a8:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 1ac:	ldrb	w8, [x5, #9]
 1b0:	add	x0, x1, #0xa
 1b4:	ldrb	w7, [x6, #9]
 1b8:	cmp	x2, x0
 1bc:	strb	w8, [x6, #9]
 1c0:	strb	w7, [x5, #9]
 1c4:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 1c8:	ldrb	w8, [x5, #10]
 1cc:	add	x0, x1, #0xb
 1d0:	ldrb	w7, [x6, #10]
 1d4:	cmp	x2, x0
 1d8:	strb	w8, [x6, #10]
 1dc:	strb	w7, [x5, #10]
 1e0:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 1e4:	ldrb	w8, [x5, #11]
 1e8:	add	x0, x1, #0xc
 1ec:	ldrb	w7, [x6, #11]
 1f0:	cmp	x2, x0
 1f4:	strb	w8, [x6, #11]
 1f8:	strb	w7, [x5, #11]
 1fc:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 200:	ldrb	w8, [x5, #12]
 204:	add	x0, x1, #0xd
 208:	ldrb	w7, [x6, #12]
 20c:	cmp	x2, x0
 210:	strb	w8, [x6, #12]
 214:	strb	w7, [x5, #12]
 218:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 21c:	ldrb	w7, [x5, #13]
 220:	add	x1, x1, #0xe
 224:	ldrb	w0, [x6, #13]
 228:	cmp	x2, x1
 22c:	strb	w7, [x6, #13]
 230:	strb	w0, [x5, #13]
 234:	b.le	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 238:	ldrb	w1, [x5, #14]
 23c:	ldrb	w0, [x6, #14]
 240:	strb	w1, [x6, #14]
 244:	strb	w0, [x5, #14]
 248:	add	x19, x19, x2
 24c:	sdiv	x0, x4, x3
 250:	msub	x0, x0, x3, x4
 254:	cbz	x0, 68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>
 258:	mov	x4, x3
 25c:	sub	x3, x3, x0
 260:	sub	x2, x4, x3
 264:	cmp	x2, x3
 268:	b.gt	44 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x44>
 26c:	cmp	x2, #0x1
 270:	b.eq	740 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x740>  // b.none
 274:	add	x1, x19, x4
 278:	cmp	x3, #0x0
 27c:	sub	x7, x1, x2
 280:	b.le	6e8 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x6e8>
 284:	sub	x6, x4, x2
 288:	sub	x0, x4, #0x10
 28c:	sub	x5, x6, #0x10
 290:	cmp	x6, x0
 294:	ccmp	x4, x5, #0x4, gt
 298:	sub	x6, x3, #0x1
 29c:	ccmp	x6, #0xe, #0x0, le
 2a0:	b.ls	6c0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x6c0>  // b.plast
 2a4:	neg	x6, x3, lsr #4
 2a8:	add	x5, x19, x5
 2ac:	add	x19, x19, x0
 2b0:	mov	x0, #0x0                   	// #0
 2b4:	lsl	x6, x6, #4
 2b8:	ldr	q1, [x19, x0]
 2bc:	ldr	q0, [x5, x0]
 2c0:	str	q1, [x5, x0]
 2c4:	str	q0, [x19, x0]
 2c8:	sub	x0, x0, #0x10
 2cc:	cmp	x0, x6
 2d0:	b.ne	2b8 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x2b8>  // b.any
 2d4:	and	x5, x3, #0xfffffffffffffff0
 2d8:	sub	x0, x1, x5
 2dc:	cmp	x3, x5
 2e0:	sub	x1, x7, x5
 2e4:	b.eq	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>  // b.none
 2e8:	ldurb	w9, [x0, #-1]
 2ec:	add	x6, x5, #0x1
 2f0:	ldurb	w8, [x1, #-1]
 2f4:	cmp	x3, x6
 2f8:	sturb	w9, [x1, #-1]
 2fc:	sturb	w8, [x0, #-1]
 300:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 304:	ldurb	w9, [x0, #-2]
 308:	add	x6, x5, #0x2
 30c:	ldurb	w8, [x1, #-2]
 310:	cmp	x3, x6
 314:	sturb	w9, [x1, #-2]
 318:	sturb	w8, [x0, #-2]
 31c:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 320:	ldurb	w9, [x0, #-3]
 324:	add	x6, x5, #0x3
 328:	ldurb	w8, [x1, #-3]
 32c:	cmp	x3, x6
 330:	sturb	w9, [x1, #-3]
 334:	sturb	w8, [x0, #-3]
 338:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 33c:	ldurb	w9, [x0, #-4]
 340:	add	x6, x5, #0x4
 344:	ldurb	w8, [x1, #-4]
 348:	cmp	x3, x6
 34c:	sturb	w9, [x1, #-4]
 350:	sturb	w8, [x0, #-4]
 354:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 358:	ldurb	w9, [x0, #-5]
 35c:	add	x6, x5, #0x5
 360:	ldurb	w8, [x1, #-5]
 364:	cmp	x3, x6
 368:	sturb	w9, [x1, #-5]
 36c:	sturb	w8, [x0, #-5]
 370:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 374:	ldurb	w9, [x0, #-6]
 378:	add	x6, x5, #0x6
 37c:	ldurb	w8, [x1, #-6]
 380:	cmp	x3, x6
 384:	sturb	w9, [x1, #-6]
 388:	sturb	w8, [x0, #-6]
 38c:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 390:	ldurb	w9, [x0, #-7]
 394:	add	x6, x5, #0x7
 398:	ldurb	w8, [x1, #-7]
 39c:	cmp	x3, x6
 3a0:	sturb	w9, [x1, #-7]
 3a4:	sturb	w8, [x0, #-7]
 3a8:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 3ac:	ldurb	w9, [x0, #-8]
 3b0:	add	x6, x5, #0x8
 3b4:	ldurb	w8, [x1, #-8]
 3b8:	cmp	x3, x6
 3bc:	sturb	w9, [x1, #-8]
 3c0:	sturb	w8, [x0, #-8]
 3c4:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 3c8:	ldurb	w9, [x0, #-9]
 3cc:	add	x6, x5, #0x9
 3d0:	ldurb	w8, [x1, #-9]
 3d4:	cmp	x3, x6
 3d8:	sturb	w9, [x1, #-9]
 3dc:	sturb	w8, [x0, #-9]
 3e0:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 3e4:	ldurb	w9, [x0, #-10]
 3e8:	add	x6, x5, #0xa
 3ec:	ldurb	w8, [x1, #-10]
 3f0:	cmp	x3, x6
 3f4:	sturb	w9, [x1, #-10]
 3f8:	sturb	w8, [x0, #-10]
 3fc:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 400:	ldurb	w9, [x0, #-11]
 404:	add	x6, x5, #0xb
 408:	ldurb	w8, [x1, #-11]
 40c:	cmp	x3, x6
 410:	sturb	w9, [x1, #-11]
 414:	sturb	w8, [x0, #-11]
 418:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 41c:	ldurb	w9, [x0, #-12]
 420:	add	x6, x5, #0xc
 424:	ldurb	w8, [x1, #-12]
 428:	cmp	x3, x6
 42c:	sturb	w9, [x1, #-12]
 430:	sturb	w8, [x0, #-12]
 434:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 438:	ldurb	w9, [x0, #-13]
 43c:	add	x6, x5, #0xd
 440:	ldurb	w8, [x1, #-13]
 444:	cmp	x3, x6
 448:	sturb	w9, [x1, #-13]
 44c:	sturb	w8, [x0, #-13]
 450:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 454:	ldurb	w8, [x0, #-14]
 458:	add	x5, x5, #0xe
 45c:	ldurb	w6, [x1, #-14]
 460:	cmp	x3, x5
 464:	sturb	w8, [x1, #-14]
 468:	sturb	w6, [x0, #-14]
 46c:	b.le	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 470:	ldurb	w6, [x0, #-15]
 474:	ldurb	w5, [x1, #-15]
 478:	sturb	w6, [x1, #-15]
 47c:	sturb	w5, [x0, #-15]
 480:	sub	x19, x7, x3
 484:	sdiv	x3, x4, x2
 488:	msub	x3, x3, x2, x4
 48c:	cbz	x3, 68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>
 490:	mov	x4, x2
 494:	b	38 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x38>
 498:	sub	x2, x1, #0x1
 49c:	add	x0, x0, #0xf
 4a0:	sub	x2, x2, x19
 4a4:	sub	x0, x0, x1
 4a8:	cmp	x2, #0xe
 4ac:	ccmp	x0, #0x1e, #0x0, hi  // hi = pmore
 4b0:	b.ls	78c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x78c>  // b.plast
 4b4:	and	x2, x3, #0xfffffffffffffff0
 4b8:	mov	x0, #0x0                   	// #0
 4bc:	nop
 4c0:	ldr	q1, [x1, x0]
 4c4:	ldr	q0, [x19, x0]
 4c8:	str	q1, [x19, x0]
 4cc:	str	q0, [x1, x0]
 4d0:	add	x0, x0, #0x10
 4d4:	cmp	x0, x2
 4d8:	b.ne	4c0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x4c0>  // b.any
 4dc:	and	x4, x3, #0xfffffffffffffff0
 4e0:	cmp	x3, x4
 4e4:	add	x0, x19, x4
 4e8:	add	x2, x1, x4
 4ec:	b.eq	7ac <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x7ac>  // b.none
 4f0:	ldrb	w5, [x1, x4]
 4f4:	add	x20, x0, #0x1
 4f8:	ldrb	w3, [x19, x4]
 4fc:	cmp	x1, x20
 500:	strb	w5, [x19, x4]
 504:	strb	w3, [x1, x4]
 508:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 50c:	ldrb	w4, [x2, #1]
 510:	add	x20, x0, #0x2
 514:	ldrb	w3, [x0, #1]
 518:	cmp	x1, x20
 51c:	strb	w4, [x0, #1]
 520:	strb	w3, [x2, #1]
 524:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 528:	ldrb	w4, [x2, #2]
 52c:	add	x20, x0, #0x3
 530:	ldrb	w3, [x0, #2]
 534:	cmp	x1, x20
 538:	strb	w4, [x0, #2]
 53c:	strb	w3, [x2, #2]
 540:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 544:	ldrb	w4, [x2, #3]
 548:	add	x20, x0, #0x4
 54c:	ldrb	w3, [x0, #3]
 550:	cmp	x1, x20
 554:	strb	w4, [x0, #3]
 558:	strb	w3, [x2, #3]
 55c:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 560:	ldrb	w4, [x2, #4]
 564:	add	x20, x0, #0x5
 568:	ldrb	w3, [x0, #4]
 56c:	cmp	x1, x20
 570:	strb	w4, [x0, #4]
 574:	strb	w3, [x2, #4]
 578:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 57c:	ldrb	w4, [x2, #5]
 580:	add	x20, x0, #0x6
 584:	ldrb	w3, [x0, #5]
 588:	cmp	x1, x20
 58c:	strb	w4, [x0, #5]
 590:	strb	w3, [x2, #5]
 594:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 598:	ldrb	w4, [x2, #6]
 59c:	add	x20, x0, #0x7
 5a0:	ldrb	w3, [x0, #6]
 5a4:	cmp	x1, x20
 5a8:	strb	w4, [x0, #6]
 5ac:	strb	w3, [x2, #6]
 5b0:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 5b4:	ldrb	w4, [x2, #7]
 5b8:	add	x20, x0, #0x8
 5bc:	ldrb	w3, [x0, #7]
 5c0:	cmp	x1, x20
 5c4:	strb	w4, [x0, #7]
 5c8:	strb	w3, [x2, #7]
 5cc:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 5d0:	ldrb	w4, [x2, #8]
 5d4:	add	x20, x0, #0x9
 5d8:	ldrb	w3, [x0, #8]
 5dc:	cmp	x1, x20
 5e0:	strb	w4, [x0, #8]
 5e4:	strb	w3, [x2, #8]
 5e8:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 5ec:	ldrb	w4, [x2, #9]
 5f0:	add	x20, x0, #0xa
 5f4:	ldrb	w3, [x0, #9]
 5f8:	cmp	x1, x20
 5fc:	strb	w4, [x0, #9]
 600:	strb	w3, [x2, #9]
 604:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 608:	ldrb	w4, [x2, #10]
 60c:	add	x20, x0, #0xb
 610:	ldrb	w3, [x0, #10]
 614:	cmp	x1, x20
 618:	strb	w4, [x0, #10]
 61c:	strb	w3, [x2, #10]
 620:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 624:	ldrb	w4, [x2, #11]
 628:	add	x20, x0, #0xc
 62c:	ldrb	w3, [x0, #11]
 630:	cmp	x1, x20
 634:	strb	w4, [x0, #11]
 638:	strb	w3, [x2, #11]
 63c:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 640:	ldrb	w4, [x2, #12]
 644:	add	x20, x0, #0xd
 648:	ldrb	w3, [x0, #12]
 64c:	cmp	x1, x20
 650:	strb	w4, [x0, #12]
 654:	strb	w3, [x2, #12]
 658:	b.eq	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>  // b.none
 65c:	ldrb	w5, [x2, #13]
 660:	add	x3, x0, #0xe
 664:	ldrb	w4, [x0, #13]
 668:	cmp	x1, x3
 66c:	strb	w5, [x0, #13]
 670:	strb	w4, [x2, #13]
 674:	b.eq	7ac <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x7ac>  // b.none
 678:	ldrb	w3, [x2, #14]
 67c:	mov	x20, x1
 680:	ldrb	w1, [x0, #14]
 684:	strb	w3, [x0, #14]
 688:	strb	w1, [x2, #14]
 68c:	mov	x0, x20
 690:	ldp	x19, x20, [sp, #16]
 694:	ldp	x29, x30, [sp], #48
 698:	ret
 69c:	mov	x1, #0x0                   	// #0
 6a0:	ldrb	w6, [x0, x1]
 6a4:	ldrb	w5, [x19, x1]
 6a8:	strb	w6, [x19, x1]
 6ac:	strb	w5, [x0, x1]
 6b0:	add	x1, x1, #0x1
 6b4:	cmp	x2, x1
 6b8:	b.ne	6a0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x6a0>  // b.any
 6bc:	b	248 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x248>
 6c0:	mvn	x8, x3
 6c4:	mov	x0, #0xffffffffffffffff    	// #-1
 6c8:	ldrb	w6, [x1, x0]
 6cc:	ldrb	w5, [x7, x0]
 6d0:	strb	w6, [x7, x0]
 6d4:	strb	w5, [x1, x0]
 6d8:	sub	x0, x0, #0x1
 6dc:	cmp	x0, x8
 6e0:	b.ne	6c8 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x6c8>  // b.any
 6e4:	b	480 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x480>
 6e8:	mov	x19, x7
 6ec:	b	484 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x484>
 6f0:	mov	x20, x2
 6f4:	mov	x0, x20
 6f8:	ldp	x19, x20, [sp, #16]
 6fc:	ldp	x29, x30, [sp], #48
 700:	ret
 704:	mov	x20, x0
 708:	mov	x0, x20
 70c:	ldp	x19, x20, [sp, #16]
 710:	ldp	x29, x30, [sp], #48
 714:	ret
 718:	stp	x21, x22, [sp, #32]
 71c:	subs	x22, x4, #0x1
 720:	ldrb	w21, [x19]
 724:	b.ne	778 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x778>  // b.any
 728:	strb	w21, [x19, x22]
 72c:	mov	x0, x20
 730:	ldp	x19, x20, [sp, #16]
 734:	ldp	x21, x22, [sp, #32]
 738:	ldp	x29, x30, [sp], #48
 73c:	ret
 740:	sub	x2, x4, #0x1
 744:	stp	x21, x22, [sp, #32]
 748:	ldrb	w21, [x19, x2]
 74c:	cbnz	x2, 768 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x768>
 750:	strb	w21, [x19]
 754:	mov	x0, x20
 758:	ldp	x19, x20, [sp, #16]
 75c:	ldp	x21, x22, [sp, #32]
 760:	ldp	x29, x30, [sp], #48
 764:	ret
 768:	mov	x1, x19
 76c:	add	x0, x19, #0x1
 770:	bl	0 <memmove>
 774:	b	750 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x750>
 778:	mov	x2, x22
 77c:	add	x1, x19, #0x1
 780:	mov	x0, x19
 784:	bl	0 <memmove>
 788:	b	728 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x728>
 78c:	mov	x0, #0x0                   	// #0
 790:	ldrb	w4, [x1, x0]
 794:	ldrb	w2, [x19, x0]
 798:	strb	w4, [x19, x0]
 79c:	strb	w2, [x1, x0]
 7a0:	add	x0, x0, #0x1
 7a4:	cmp	x0, x3
 7a8:	b.ne	790 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x790>  // b.any
 7ac:	mov	x20, x1
 7b0:	b	68c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x68c>

Disassembly of section .text._ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_:

0000000000000000 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x20, 0 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  10:	mov	x19, x2
  14:	ldr	x20, [x20]
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x22, x1
  20:	str	x23, [sp, #48]
  24:	mov	x23, x0
  28:	stp	xzr, xzr, [sp, #64]
  2c:	stp	xzr, xzr, [sp, #80]
  30:	stp	xzr, xzr, [sp, #96]
  34:	stp	xzr, xzr, [sp, #112]
  38:	ldarb	w0, [x20]
  3c:	adrp	x21, 0 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  40:	tbz	w0, #0, b4 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_+0xb4>
  44:	ldp	x0, x1, [x19]
  48:	ldr	w2, [x22]
  4c:	ldr	w3, [x23]
  50:	ldr	x21, [x21]
  54:	stp	w3, w2, [sp, #64]
  58:	ldr	x19, [x21]
  5c:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  60:	ldr	x1, [sp, #64]
  64:	add	x2, x0, #0x10
  68:	mov	x3, #0x2d69                	// #11625
  6c:	eor	x1, x19, x1
  70:	ror	x2, x2, #16
  74:	movk	x3, #0xeb38, lsl #16
  78:	eor	x1, x1, x2
  7c:	movk	x3, #0xea08, lsl #32
  80:	movk	x3, #0x9ddf, lsl #48
  84:	ldp	x19, x20, [sp, #16]
  88:	mul	x1, x1, x3
  8c:	ldp	x21, x22, [sp, #32]
  90:	eor	x2, x2, x1
  94:	eor	x1, x2, x1, lsr #47
  98:	ldr	x23, [sp, #48]
  9c:	mul	x1, x1, x3
  a0:	ldp	x29, x30, [sp], #192
  a4:	eor	x1, x1, x1, lsr #47
  a8:	mul	x1, x1, x3
  ac:	eor	x0, x1, x0
  b0:	ret
  b4:	mov	x0, x20
  b8:	adrp	x21, 0 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  bc:	bl	0 <__cxa_guard_acquire>
  c0:	cbz	w0, 44 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_+0x44>
  c4:	adrp	x1, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
  c8:	mov	x3, #0x8ccd                	// #36045
  cc:	movk	x3, #0xed55, lsl #16
  d0:	mov	x0, x20
  d4:	ldr	x1, [x1]
  d8:	movk	x3, #0xafd7, lsl #32
  dc:	ldr	x2, [x21]
  e0:	movk	x3, #0xff51, lsl #48
  e4:	ldr	x1, [x1]
  e8:	cmp	x1, #0x0
  ec:	csel	x1, x1, x3, ne  // ne = any
  f0:	str	x1, [x2]
  f4:	bl	0 <__cxa_guard_release>
  f8:	b	44 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_+0x44>

Disassembly of section .text._ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_:

0000000000000000 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x20, 0 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  10:	mov	x19, x1
  14:	ldr	x20, [x20]
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x22, x0
  20:	stp	xzr, xzr, [sp, #48]
  24:	stp	xzr, xzr, [sp, #64]
  28:	stp	xzr, xzr, [sp, #80]
  2c:	stp	xzr, xzr, [sp, #96]
  30:	ldarb	w0, [x20]
  34:	adrp	x21, 0 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  38:	tbz	w0, #0, a8 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_+0xa8>
  3c:	ldp	x0, x1, [x19]
  40:	ldr	w2, [x22]
  44:	ldr	x21, [x21]
  48:	str	w2, [sp, #48]
  4c:	ldr	x19, [x21]
  50:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  54:	stur	x0, [sp, #52]
  58:	add	x2, x0, #0xc
  5c:	mov	x3, #0x2d69                	// #11625
  60:	ldr	x1, [sp, #48]
  64:	ror	x2, x2, #12
  68:	movk	x3, #0xeb38, lsl #16
  6c:	eor	x1, x19, x1
  70:	movk	x3, #0xea08, lsl #32
  74:	eor	x1, x1, x2
  78:	movk	x3, #0x9ddf, lsl #48
  7c:	ldp	x19, x20, [sp, #16]
  80:	mul	x1, x1, x3
  84:	ldp	x21, x22, [sp, #32]
  88:	eor	x2, x2, x1
  8c:	eor	x1, x2, x1, lsr #47
  90:	ldp	x29, x30, [sp], #176
  94:	mul	x1, x1, x3
  98:	eor	x1, x1, x1, lsr #47
  9c:	mul	x1, x1, x3
  a0:	eor	x0, x1, x0
  a4:	ret
  a8:	mov	x0, x20
  ac:	adrp	x21, 0 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  b0:	bl	0 <__cxa_guard_acquire>
  b4:	cbz	w0, 3c <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_+0x3c>
  b8:	adrp	x1, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
  bc:	mov	x3, #0x8ccd                	// #36045
  c0:	movk	x3, #0xed55, lsl #16
  c4:	mov	x0, x20
  c8:	ldr	x1, [x1]
  cc:	movk	x3, #0xafd7, lsl #32
  d0:	ldr	x2, [x21]
  d4:	movk	x3, #0xff51, lsl #48
  d8:	ldr	x1, [x1]
  dc:	cmp	x1, #0x0
  e0:	csel	x1, x1, x3, ne  // ne = any
  e4:	str	x1, [x2]
  e8:	bl	0 <__cxa_guard_release>
  ec:	b	3c <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_+0x3c>

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>:
   0:	cbz	x1, 70 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x70>
   4:	stp	x29, x30, [sp, #-64]!
   8:	mov	x3, #0x7ffffffffffffff     	// #576460752303423487
   c:	mov	x29, sp
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	ldp	x2, x0, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x1
  24:	ldr	x1, [x21, #16]
  28:	sub	x19, x0, x2
  2c:	sub	x1, x1, x0
  30:	asr	x22, x19, #4
  34:	cmp	x20, x1, asr #4
  38:	sub	x2, x3, x22
  3c:	b.hi	74 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x74>  // b.pmore
  40:	mov	x2, x0
  44:	mov	x3, x20
  48:	stp	xzr, xzr, [x2]
  4c:	subs	x3, x3, #0x1
  50:	add	x2, x2, #0x10
  54:	b.ne	48 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x48>  // b.any
  58:	add	x20, x0, x20, lsl #4
  5c:	str	x20, [x21, #8]
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x21, x22, [sp, #32]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret
  70:	ret
  74:	stp	x23, x24, [sp, #48]
  78:	cmp	x2, x20
  7c:	b.cc	120 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x120>  // b.lo, b.ul, b.last
  80:	cmp	x22, x20
  84:	csel	x23, x22, x20, cs  // cs = hs, nlast
  88:	add	x23, x22, x23
  8c:	cmp	x23, x3
  90:	csel	x23, x23, x3, ls  // ls = plast
  94:	lsl	x23, x23, #4
  98:	mov	x0, x23
  9c:	bl	0 <_Znwm>
  a0:	mov	x1, x20
  a4:	mov	x24, x0
  a8:	add	x2, x0, x19
  ac:	nop
  b0:	stp	xzr, xzr, [x2]
  b4:	subs	x1, x1, #0x1
  b8:	add	x2, x2, #0x10
  bc:	b.ne	b0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xb0>  // b.any
  c0:	ldp	x0, x5, [x21]
  c4:	mov	x1, x24
  c8:	mov	x2, x0
  cc:	cmp	x0, x5
  d0:	b.eq	f0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xf0>  // b.none
  d4:	nop
  d8:	ldp	x4, x3, [x2]
  dc:	stp	x4, x3, [x1]
  e0:	add	x2, x2, #0x10
  e4:	cmp	x5, x2
  e8:	add	x1, x1, #0x10
  ec:	b.ne	d8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xd8>  // b.any
  f0:	cbz	x0, f8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xf8>
  f4:	bl	0 <_ZdlPv>
  f8:	add	x20, x22, x20
  fc:	add	x23, x24, x23
 100:	str	x23, [x21, #16]
 104:	add	x20, x24, x20, lsl #4
 108:	stp	x24, x20, [x21]
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x29, x30, [sp], #64
 11c:	ret
 120:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 124:	add	x0, x0, #0x0
 128:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	str	x1, [x0]
   4:	tst	w2, #0xff
   8:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
   c:	ldr	x2, [x1]
  10:	cmp	x2, #0x0
  14:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  18:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
  1c:	add	x1, x1, #0x8
  20:	mov	x3, x1
  24:	ldr	x2, [x1], #8
  28:	cmp	x2, #0x0
  2c:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  30:	b.eq	20 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb+0x20>  // b.none
  34:	str	x3, [x0]
  38:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	str	x1, [x0]
   4:	tst	w2, #0xff
   8:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
   c:	ldr	x2, [x1]
  10:	cmp	x2, #0x0
  14:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  18:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
  1c:	add	x1, x1, #0x8
  20:	mov	x3, x1
  24:	ldr	x2, [x1], #8
  28:	cmp	x2, #0x0
  2c:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  30:	b.eq	20 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb+0x20>  // b.none
  34:	str	x3, [x0]
  38:	ret

Disassembly of section .text._ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE:

0000000000000000 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>:
   0:	sub	sp, sp, #0x340
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	ldp	x0, x1, [x1]
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x22, sp, #0x120
  24:	stp	x23, x24, [sp, #48]
  28:	mov	x23, x2
  2c:	mov	w2, #0x2                   	// #2
  30:	stp	x25, x26, [sp, #64]
  34:	stp	x27, x28, [sp, #80]
  38:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
  3c:	mov	x4, x0
  40:	mov	x5, x1
  44:	mov	w2, #0x2                   	// #2
  48:	ldp	x0, x1, [x20]
  4c:	stp	x4, x5, [sp, #128]
  50:	bl	0 <_ZN4llvm3sys4path11parent_pathENS_9StringRefENS1_5StyleE>
  54:	mov	x20, x1
  58:	adrp	x2, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  5c:	add	x3, x22, #0x10
  60:	str	x3, [sp, #288]
  64:	cmp	x1, #0x100
  68:	ldr	d0, [x2]
  6c:	mov	x21, x0
  70:	mov	x2, x1
  74:	mov	x1, x3
  78:	str	d0, [sp, #296]
  7c:	b.hi	348 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x348>  // b.pmore
  80:	cbnz	x20, 2a0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x2a0>
  84:	mov	x0, x19
  88:	str	w2, [sp, #296]
  8c:	bl	0 <_ZNK4llvm13StringMapImpl7FindKeyENS_9StringRefE>
  90:	mov	w1, w0
  94:	cmn	w0, #0x1
  98:	b.eq	2e0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x2e0>  // b.none
  9c:	ldr	x3, [x19]
  a0:	add	x20, sp, #0x230
  a4:	mov	x0, x20
  a8:	mov	w2, #0x1                   	// #1
  ac:	add	x1, x3, w1, sxtw #3
  b0:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  b4:	ldr	x21, [sp, #560]
  b8:	mov	x0, x20
  bc:	ldr	w3, [x19, #8]
  c0:	mov	w2, #0x1                   	// #1
  c4:	ldr	x1, [x19]
  c8:	add	x1, x1, x3, lsl #3
  cc:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  d0:	ldr	x0, [sp, #560]
  d4:	cmp	x21, x0
  d8:	b.eq	364 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x364>  // b.none
  dc:	ldr	x26, [sp, #288]
  e0:	mov	x0, x19
  e4:	ldr	w25, [sp, #296]
  e8:	mov	x1, x26
  ec:	mov	x2, x25
  f0:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  f4:	ldr	x27, [x19]
  f8:	mov	w28, w0
  fc:	mov	x24, x28
 100:	ldr	x0, [x27, x28, lsl #3]
 104:	add	x1, x27, w28, uxtw #3
 108:	cbz	x0, 134 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x134>
 10c:	cmn	x0, #0x8
 110:	b.eq	128 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x128>  // b.none
 114:	mov	x0, x20
 118:	mov	w2, #0x0                   	// #0
 11c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 120:	ldr	x0, [sp, #560]
 124:	b	1a8 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x1a8>
 128:	ldr	w0, [x19, #16]
 12c:	sub	w0, w0, #0x1
 130:	str	w0, [x19, #16]
 134:	add	x0, x25, #0x29
 138:	bl	0 <malloc>
 13c:	mov	x21, x0
 140:	cbz	x0, 628 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x628>
 144:	mov	x0, x21
 148:	add	x3, x21, #0x28
 14c:	str	x25, [x0], #24
 150:	strb	wzr, [x21, #24]
 154:	stp	x0, xzr, [x21, #8]
 158:	cbnz	x25, 288 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x288>
 15c:	ldp	w1, w0, [x19, #8]
 160:	strb	wzr, [x3, x25]
 164:	ldr	w2, [x19, #16]
 168:	str	x21, [x27, x28, lsl #3]
 16c:	add	w0, w0, #0x1
 170:	str	w0, [x19, #12]
 174:	add	w0, w0, w2
 178:	cmp	w0, w1
 17c:	b.hi	608 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x608>  // b.pmore
 180:	mov	w1, w24
 184:	mov	x0, x19
 188:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 18c:	mov	w3, w0
 190:	ldr	x1, [x19]
 194:	mov	x0, x20
 198:	mov	w2, #0x0                   	// #0
 19c:	add	x1, x1, w3, uxtw #3
 1a0:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1a4:	ldr	x0, [sp, #560]
 1a8:	adrp	x2, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1ac:	ldr	x0, [x0]
 1b0:	add	x1, x20, #0x10
 1b4:	ldr	d0, [x2]
 1b8:	ldp	x21, x19, [x0, #8]
 1bc:	str	x1, [sp, #560]
 1c0:	str	d0, [sp, #568]
 1c4:	cmp	x19, #0x100
 1c8:	b.hi	498 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x498>  // b.pmore
 1cc:	cbnz	x19, 304 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x304>
 1d0:	movi	v0.4s, #0x0
 1d4:	add	x5, sp, #0x80
 1d8:	mov	w6, #0x101                 	// #257
 1dc:	mov	w7, #0x105                 	// #261
 1e0:	mov	x0, x20
 1e4:	add	x4, sp, #0xd0
 1e8:	add	x3, sp, #0xb0
 1ec:	add	x2, sp, #0x90
 1f0:	add	x1, sp, #0xf0
 1f4:	str	q0, [sp, #144]
 1f8:	add	x20, x20, #0x10
 1fc:	strh	w6, [sp, #160]
 200:	str	q0, [sp, #176]
 204:	strh	w6, [sp, #192]
 208:	str	q0, [sp, #208]
 20c:	strh	w6, [sp, #224]
 210:	stp	x5, xzr, [sp, #240]
 214:	strh	w7, [sp, #256]
 218:	str	w19, [sp, #568]
 21c:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 220:	ldr	w2, [sp, #568]
 224:	mov	x0, x23
 228:	ldr	x1, [sp, #560]
 22c:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 230:	mov	x21, x0
 234:	ldr	x2, [sp, #560]
 238:	mov	x19, x1
 23c:	cmp	x2, x20
 240:	b.eq	24c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x24c>  // b.none
 244:	mov	x0, x2
 248:	bl	0 <free>
 24c:	ldr	x0, [sp, #288]
 250:	add	x22, x22, #0x10
 254:	cmp	x0, x22
 258:	b.eq	260 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x260>  // b.none
 25c:	bl	0 <free>
 260:	mov	x0, x21
 264:	mov	x1, x19
 268:	ldp	x29, x30, [sp]
 26c:	ldp	x19, x20, [sp, #16]
 270:	ldp	x21, x22, [sp, #32]
 274:	ldp	x23, x24, [sp, #48]
 278:	ldp	x25, x26, [sp, #64]
 27c:	ldp	x27, x28, [sp, #80]
 280:	add	sp, sp, #0x340
 284:	ret
 288:	mov	x0, x3
 28c:	mov	x1, x26
 290:	mov	x2, x25
 294:	bl	0 <memcpy>
 298:	mov	x3, x0
 29c:	b	15c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x15c>
 2a0:	mov	x0, x3
 2a4:	mov	x2, x20
 2a8:	mov	x1, x21
 2ac:	bl	0 <memcpy>
 2b0:	ldr	w2, [sp, #296]
 2b4:	ldr	w0, [sp, #300]
 2b8:	add	x2, x20, x2
 2bc:	cmp	x2, x0
 2c0:	b.hi	328 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x328>  // b.pmore
 2c4:	ldr	x1, [sp, #288]
 2c8:	mov	x0, x19
 2cc:	str	w2, [sp, #296]
 2d0:	bl	0 <_ZNK4llvm13StringMapImpl7FindKeyENS_9StringRefE>
 2d4:	mov	w1, w0
 2d8:	cmn	w0, #0x1
 2dc:	b.ne	9c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x9c>  // b.any
 2e0:	ldr	w3, [x19, #8]
 2e4:	add	x20, sp, #0x230
 2e8:	ldr	x1, [x19]
 2ec:	mov	x0, x20
 2f0:	mov	w2, #0x1                   	// #1
 2f4:	add	x1, x1, x3, lsl #3
 2f8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 2fc:	ldr	x21, [sp, #560]
 300:	b	b8 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0xb8>
 304:	mov	x0, x1
 308:	mov	x1, x21
 30c:	mov	x2, x19
 310:	bl	0 <memcpy>
 314:	ldr	w1, [sp, #568]
 318:	ldr	w0, [sp, #572]
 31c:	add	x19, x19, x1
 320:	cmp	x19, x0
 324:	b.ls	1d0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x1d0>  // b.plast
 328:	adrp	x3, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 32c:	adrp	x1, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 330:	adrp	x0, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 334:	add	x3, x3, #0x0
 338:	add	x1, x1, #0x0
 33c:	add	x0, x0, #0x0
 340:	mov	w2, #0x43                  	// #67
 344:	bl	0 <__assert_fail>
 348:	mov	x0, x22
 34c:	mov	x3, #0x1                   	// #1
 350:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 354:	ldr	x3, [sp, #288]
 358:	ldr	w0, [sp, #296]
 35c:	add	x0, x3, x0
 360:	b	2a4 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x2a4>
 364:	add	x4, x20, #0x10
 368:	mov	x3, #0x10000000000         	// #1099511627776
 36c:	mov	w5, #0x106                 	// #262
 370:	add	x21, sp, #0xf0
 374:	mov	x0, x21
 378:	mov	x1, x20
 37c:	mov	w2, #0x0                   	// #0
 380:	stp	x22, xzr, [sp, #240]
 384:	strh	w5, [sp, #256]
 388:	str	x4, [sp, #560]
 38c:	str	x3, [sp, #568]
 390:	bl	0 <_ZN4llvm3sys2fs9real_pathERKNS_5TwineERNS_15SmallVectorImplIcEEb>
 394:	ldr	x26, [sp, #560]
 398:	cbz	x26, 4b8 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x4b8>
 39c:	ldr	w24, [sp, #568]
 3a0:	add	x25, sp, #0xd0
 3a4:	add	x0, x25, #0x10
 3a8:	str	x0, [sp, #208]
 3ac:	str	x24, [sp, #240]
 3b0:	cmp	x24, #0xf
 3b4:	b.hi	5d4 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x5d4>  // b.pmore
 3b8:	cmp	x24, #0x1
 3bc:	b.ne	5c8 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x5c8>  // b.any
 3c0:	ldrb	w2, [x26]
 3c4:	mov	x1, x0
 3c8:	strb	w2, [sp, #224]
 3cc:	str	x24, [sp, #216]
 3d0:	add	x0, x21, #0x20
 3d4:	strb	wzr, [x1, x24]
 3d8:	ldp	x1, x4, [sp, #208]
 3dc:	ldr	w2, [sp, #296]
 3e0:	stp	x2, x0, [sp, #248]
 3e4:	add	x0, x25, #0x10
 3e8:	ldr	x2, [sp, #288]
 3ec:	str	x2, [sp, #240]
 3f0:	cmp	x1, x0
 3f4:	b.eq	4d8 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x4d8>  // b.none
 3f8:	ldr	x0, [sp, #224]
 3fc:	str	x1, [sp, #256]
 400:	str	x0, [sp, #272]
 404:	ldp	x0, x27, [sp, #240]
 408:	add	x3, x25, #0x10
 40c:	str	x0, [sp, #120]
 410:	stp	x3, xzr, [sp, #208]
 414:	strb	wzr, [sp, #224]
 418:	mov	x1, x0
 41c:	mov	x2, x27
 420:	mov	x0, x19
 424:	str	x4, [sp, #264]
 428:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
 42c:	mov	w3, w0
 430:	ldr	x28, [x19]
 434:	mov	x26, x3
 438:	ldr	x0, [x28, x3, lsl #3]
 43c:	add	x1, x28, w3, uxtw #3
 440:	cbz	x0, 4f0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x4f0>
 444:	cmn	x0, #0x8
 448:	b.eq	4e4 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x4e4>  // b.none
 44c:	add	x0, sp, #0xb0
 450:	mov	w2, #0x0                   	// #0
 454:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 458:	ldr	x0, [sp, #256]
 45c:	add	x21, x21, #0x20
 460:	cmp	x0, x21
 464:	b.eq	46c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x46c>  // b.none
 468:	bl	0 <_ZdlPv>
 46c:	ldr	x0, [sp, #208]
 470:	add	x25, x25, #0x10
 474:	cmp	x0, x25
 478:	b.eq	480 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x480>  // b.none
 47c:	bl	0 <_ZdlPv>
 480:	ldr	x0, [sp, #560]
 484:	add	x1, x20, #0x10
 488:	cmp	x0, x1
 48c:	b.eq	dc <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0xdc>  // b.none
 490:	bl	0 <free>
 494:	b	dc <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0xdc>
 498:	mov	x0, x20
 49c:	mov	x2, x19
 4a0:	mov	x3, #0x1                   	// #1
 4a4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 4a8:	ldr	x1, [sp, #560]
 4ac:	ldr	w0, [sp, #568]
 4b0:	add	x0, x1, x0
 4b4:	b	308 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x308>
 4b8:	ldr	w1, [sp, #296]
 4bc:	add	x25, sp, #0xd0
 4c0:	ldr	x2, [sp, #288]
 4c4:	add	x0, x21, #0x20
 4c8:	mov	x4, #0x0                   	// #0
 4cc:	strb	wzr, [sp, #224]
 4d0:	stp	x2, x1, [sp, #240]
 4d4:	str	x0, [sp, #256]
 4d8:	ldp	x0, x1, [sp, #224]
 4dc:	stp	x0, x1, [sp, #272]
 4e0:	b	404 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x404>
 4e4:	ldr	w0, [x19, #16]
 4e8:	sub	w0, w0, #0x1
 4ec:	str	w0, [x19, #16]
 4f0:	add	x1, x27, #0x29
 4f4:	stp	x1, x3, [sp, #104]
 4f8:	mov	x0, x1
 4fc:	bl	0 <malloc>
 500:	mov	x24, x0
 504:	ldp	x1, x3, [sp, #104]
 508:	cbz	x0, 64c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x64c>
 50c:	mov	x0, x24
 510:	add	x1, x21, #0x20
 514:	ldr	x4, [sp, #256]
 518:	str	x27, [x0], #24
 51c:	cmp	x4, x1
 520:	str	x0, [x24, #8]
 524:	b.eq	5bc <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x5bc>  // b.none
 528:	ldr	x0, [sp, #272]
 52c:	str	x4, [x24, #8]
 530:	str	x0, [x24, #24]
 534:	ldr	x0, [sp, #264]
 538:	add	x1, x21, #0x20
 53c:	str	x0, [x24, #16]
 540:	add	x4, x24, #0x28
 544:	stp	x1, xzr, [sp, #256]
 548:	strb	wzr, [sp, #272]
 54c:	cbnz	x27, 59c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x59c>
 550:	ldp	w1, w0, [x19, #8]
 554:	strb	wzr, [x4, x27]
 558:	ldr	w2, [x19, #16]
 55c:	str	x24, [x28, x3, lsl #3]
 560:	add	w0, w0, #0x1
 564:	str	w0, [x19, #12]
 568:	add	w0, w0, w2
 56c:	cmp	w0, w1
 570:	b.hi	63c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x63c>  // b.pmore
 574:	mov	w1, w26
 578:	mov	x0, x19
 57c:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 580:	mov	w3, w0
 584:	ldr	x1, [x19]
 588:	add	x0, sp, #0xb0
 58c:	mov	w2, #0x0                   	// #0
 590:	add	x1, x1, w3, uxtw #3
 594:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 598:	b	458 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x458>
 59c:	ldr	x1, [sp, #120]
 5a0:	mov	x0, x4
 5a4:	mov	x2, x27
 5a8:	str	x3, [sp, #104]
 5ac:	bl	0 <memcpy>
 5b0:	mov	x4, x0
 5b4:	ldr	x3, [sp, #104]
 5b8:	b	550 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x550>
 5bc:	ldp	x0, x1, [sp, #272]
 5c0:	stp	x0, x1, [x24, #24]
 5c4:	b	534 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x534>
 5c8:	mov	x1, x0
 5cc:	cbz	x24, 3cc <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x3cc>
 5d0:	b	5f0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x5f0>
 5d4:	mov	x1, x21
 5d8:	mov	x0, x25
 5dc:	mov	x2, #0x0                   	// #0
 5e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 5e4:	ldr	x1, [sp, #240]
 5e8:	str	x0, [sp, #208]
 5ec:	str	x1, [sp, #224]
 5f0:	mov	x2, x24
 5f4:	mov	x1, x26
 5f8:	bl	0 <memcpy>
 5fc:	ldr	x1, [sp, #208]
 600:	ldr	x24, [sp, #240]
 604:	b	3cc <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x3cc>
 608:	adrp	x3, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 60c:	add	x3, x3, #0x0
 610:	adrp	x1, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 614:	adrp	x0, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 618:	add	x1, x1, #0x0
 61c:	add	x0, x0, #0x0
 620:	mov	w2, #0x1bb                 	// #443
 624:	bl	0 <__assert_fail>
 628:	adrp	x0, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 62c:	mov	w1, #0x1                   	// #1
 630:	add	x0, x0, #0x0
 634:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 638:	b	144 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x144>
 63c:	adrp	x3, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 640:	adrp	x1, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 644:	add	x3, x3, #0x0
 648:	b	614 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x614>
 64c:	cbz	x1, 664 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x664>
 650:	mov	w1, #0x1                   	// #1
 654:	adrp	x0, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 658:	add	x0, x0, #0x0
 65c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 660:	brk	#0x3e8
 664:	mov	x0, #0x1                   	// #1
 668:	str	x3, [sp, #104]
 66c:	bl	0 <malloc>
 670:	mov	x24, x0
 674:	ldr	x3, [sp, #104]
 678:	cbnz	x0, 50c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x50c>
 67c:	b	650 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x650>

DWARFLinker.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm12AddressesMapD1Ev>:
   0:	ret
   4:	nop

0000000000000008 <_ZN4llvm12AddressesMapD0Ev>:
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	bl	0 <_ZN4llvm12AddressesMapD1Ev>
  1c:	mov	x0, x19
  20:	mov	x1, #0x8                   	// #8
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	b	0 <_ZdlPvm>

0000000000000030 <_ZN4llvm12DwarfEmitterD1Ev>:
  30:	ret
  34:	nop

0000000000000038 <_ZN4llvm12DwarfEmitterD0Ev>:
  38:	stp	x29, x30, [sp, #-32]!
  3c:	mov	x29, sp
  40:	str	x19, [sp, #16]
  44:	mov	x19, x0
  48:	bl	30 <_ZN4llvm12DwarfEmitterD1Ev>
  4c:	mov	x0, x19
  50:	mov	x1, #0x8                   	// #8
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	b	0 <_ZdlPvm>
