INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prath/Documents/Verilog projects/ALU/ALU.srcs/sources_1/new/alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prath/Documents/Verilog projects/ALU/ALU.srcs/sim_1/new/alu4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
