-- generated by newgenasym Sun Mar 16 23:37:24 2008

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity MT9V032_B is
    port (    
	\1\:       OUT    STD_LOGIC;    
	\10\:      OUT    STD_LOGIC;    
	\11\:      OUT    STD_LOGIC;    
	\12\:      IN     STD_LOGIC;    
	\13\:      INOUT  STD_LOGIC;    
	\14\:      INOUT  STD_LOGIC;    
	\15\:      INOUT  STD_LOGIC;    
	\16\:      INOUT  STD_LOGIC;    
	\17\:      IN     STD_LOGIC;    
	\18\:      IN     STD_LOGIC;    
	\19\:      IN     STD_LOGIC;    
	\2\:       OUT    STD_LOGIC;    
	\20\:      IN     STD_LOGIC;    
	\21\:      IN     STD_LOGIC;    
	\22\:      IN     STD_LOGIC;    
	\23\:      IN     STD_LOGIC;    
	\24\:      IN     STD_LOGIC;    
	\25\:      OUT    STD_LOGIC;    
	\26\:      OUT    STD_LOGIC;    
	\27\:      OUT    STD_LOGIC;    
	\28\:      OUT    STD_LOGIC;    
	\29\:      INOUT  STD_LOGIC;    
	\3\:       OUT    STD_LOGIC;    
	\30\:      INOUT  STD_LOGIC;    
	\31\:      INOUT  STD_LOGIC;    
	\32\:      INOUT  STD_LOGIC;    
	\33\:      OUT    STD_LOGIC;    
	\34\:      OUT    STD_LOGIC;    
	\35\:      OUT    STD_LOGIC;    
	\36\:      INOUT  STD_LOGIC;    
	\37\:      IN     STD_LOGIC;    
	\38\:      INOUT  STD_LOGIC;    
	\39\:      IN     STD_LOGIC;    
	\4\:       OUT    STD_LOGIC;    
	\40\:      INOUT  STD_LOGIC;    
	\41\:      OUT    STD_LOGIC;    
	\42\:      OUT    STD_LOGIC;    
	\43\:      IN     STD_LOGIC;    
	\44\:      IN     STD_LOGIC;    
	\45\:      INOUT  STD_LOGIC;    
	\46\:      INOUT  STD_LOGIC;    
	\47\:      INOUT  STD_LOGIC;    
	\48\:      INOUT  STD_LOGIC;    
	\49\:      IN     STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	\50\:      IN     STD_LOGIC;    
	\51\:      IN     STD_LOGIC;    
	\52\:      IN     STD_LOGIC;    
	\53\:      IN     STD_LOGIC;    
	\54\:      INOUT  STD_LOGIC;    
	\55\:      INOUT  STD_LOGIC;    
	\56\:      IN     STD_LOGIC;    
	\57\:      IN     STD_LOGIC;    
	\58\:      IN     STD_LOGIC;    
	\59\:      OUT    STD_LOGIC;    
	\6\:       IN     STD_LOGIC;    
	\60\:      OUT    STD_LOGIC;    
	\61\:      INOUT  STD_LOGIC;    
	\62\:      INOUT  STD_LOGIC;    
	\63\:      INOUT  STD_LOGIC;    
	\64\:      INOUT  STD_LOGIC;    
	\65\:      INOUT  STD_LOGIC;    
	\7\:       IN     STD_LOGIC;    
	\8\:       OUT    STD_LOGIC;    
	\9\:       OUT    STD_LOGIC);
end MT9V032_B;
