<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: include/regs/xmega_tc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>include/regs/xmega_tc.h</h1><a href="xmega__tc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="preprocessor">#ifndef REGS_XMEGA_TC_H_INCLUDED</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define REGS_XMEGA_TC_H_INCLUDED</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2xmega_2include_2cpu_2io_8h.html" title="AVR XMEGA I/O read/write functions.">io.h</a>&gt;</span>
<a name="l00043"></a>00043 
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 
<a name="l00058"></a><a class="code" href="group__xmega__tc__regs__group.html#gadf334b589b4cc575c159ac3337363fb8">00058</a> <span class="preprocessor">#define TC_CTRLA         0x00 //!&lt; Control Register A</span>
<a name="l00059"></a><a class="code" href="group__xmega__tc__regs__group.html#gadad87957cef2164831dc3abe02cd2cc3">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLB         0x01 //!&lt; Control Register B</span>
<a name="l00060"></a><a class="code" href="group__xmega__tc__regs__group.html#ga559e8c876715991b7c966808878fc676">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLC         0x02 //!&lt; Control Register C</span>
<a name="l00061"></a><a class="code" href="group__xmega__tc__regs__group.html#ga2c801f9c15b5f01cc488ec8a67a51a79">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLD         0x03 //!&lt; Control Register D</span>
<a name="l00062"></a><a class="code" href="group__xmega__tc__regs__group.html#ga264110af5d1174d398cd1a0492ba6d43">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLE         0x04 //!&lt; Control Register E</span>
<a name="l00063"></a><a class="code" href="group__xmega__tc__regs__group.html#gac3be28924f7898741e67bb6818509dc5">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_INTCTRLA      0x06 //!&lt; Interrupt Enable Register A</span>
<a name="l00064"></a><a class="code" href="group__xmega__tc__regs__group.html#ga548b31380e28c8754188251d1f5991ae">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_INTCTRLB      0x07 //!&lt; Interrupt Enable Register B</span>
<a name="l00065"></a><a class="code" href="group__xmega__tc__regs__group.html#gae2fd13b74f7a224dbd6b91db3960b84b">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLFCRL      0x08 //!&lt; Control Register F Clear</span>
<a name="l00066"></a><a class="code" href="group__xmega__tc__regs__group.html#ga6bc05b9201d4b99f634da3dfc9820657">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLFSET      0x09 //!&lt; Control Register F Set</span>
<a name="l00067"></a><a class="code" href="group__xmega__tc__regs__group.html#ga8f3b82fb8e6dfb694c5058dcaa879830">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLGCLR      0x0a //!&lt; Control Register G Clear</span>
<a name="l00068"></a><a class="code" href="group__xmega__tc__regs__group.html#ga3087148a41d6ceb78cc4a3bc5c222884">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLGSET      0x0b //!&lt; Control Register G Set</span>
<a name="l00069"></a><a class="code" href="group__xmega__tc__regs__group.html#gaf5fca1e876947cb52b45d07c8911419a">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_INTFLAGS      0x0c //!&lt; Interrupt Flag Register</span>
<a name="l00070"></a><a class="code" href="group__xmega__tc__regs__group.html#ga8b9a61fa5a21b823ca6fb8bd26f86f1c">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TEMP          0x0f //!&lt; Temporary Register for 16-bit Access</span>
<a name="l00071"></a><a class="code" href="group__xmega__tc__regs__group.html#ga207e5308c491fdd200fd91b478f7172d">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CNTL          0x20 //!&lt; Counter Register H</span>
<a name="l00072"></a><a class="code" href="group__xmega__tc__regs__group.html#gae2c4c7062fa0348b04ded0fcd5201e91">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CNTH          0x21 //!&lt; Counter Register L</span>
<a name="l00073"></a><a class="code" href="group__xmega__tc__regs__group.html#ga8f6b84f3965425a9a3bcecfebb27d943">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_PERL          0x26 //!&lt; Period Register H</span>
<a name="l00074"></a><a class="code" href="group__xmega__tc__regs__group.html#gadb6bc6edfa7a1c987c5ade76ead4e9e5">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_PERH          0x27 //!&lt; Period Register L</span>
<a name="l00075"></a><a class="code" href="group__xmega__tc__regs__group.html#ga681f634cabcad740a9b9d27c57453eac">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCAL          0x28 //!&lt; Compare or Capture Register A L</span>
<a name="l00076"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5a335bef6c0a498bfeec49da1b165c9d">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCAH          0x29 //!&lt; Compare or Capture Register A H</span>
<a name="l00077"></a><a class="code" href="group__xmega__tc__regs__group.html#ga004dd86f3c935b898ebbd826907b7ac3">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCBL          0x2a //!&lt; Compare or Capture Register B L</span>
<a name="l00078"></a><a class="code" href="group__xmega__tc__regs__group.html#ga11efe42c8517475672e287f844aa63f0">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCBH          0x2b //!&lt; Compare or Capture Register B H</span>
<a name="l00079"></a><a class="code" href="group__xmega__tc__regs__group.html#ga8829e0ac8b9c9da1524f6e2d605f472e">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCCL          0x2c //!&lt; Compare or Capture Register C L</span>
<a name="l00080"></a><a class="code" href="group__xmega__tc__regs__group.html#gad464b5875bbb82e5885cd544360d18d4">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCCH          0x2d //!&lt; Compare or Capture Register C H</span>
<a name="l00081"></a><a class="code" href="group__xmega__tc__regs__group.html#ga33b8003d36c309ec127e5472f5004ffb">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCDL          0x2e //!&lt; Compare or Capture Register D L</span>
<a name="l00082"></a><a class="code" href="group__xmega__tc__regs__group.html#ga47fc764712229422d2f5c5e62d80cbcb">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCDH          0x2f //!&lt; Compare or Capture Register D H</span>
<a name="l00083"></a><a class="code" href="group__xmega__tc__regs__group.html#gad0be5f56af0f140150a9d85cd91cf87f">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_PERBUFL       0x36 //!&lt; Timer/Counter Period Buffer L</span>
<a name="l00084"></a><a class="code" href="group__xmega__tc__regs__group.html#ga9705233c1c9f911f4baa6f4d028d0f83">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_PERBUFH       0x37 //!&lt; Timer/Counter Period Buffer H</span>
<a name="l00085"></a><a class="code" href="group__xmega__tc__regs__group.html#gaaac6345b7553d40b55b92a11664b6ff9">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCABUFL       0x38 //!&lt; Compare or Capture A Buffer Register L</span>
<a name="l00086"></a><a class="code" href="group__xmega__tc__regs__group.html#gaec31b862897cd871d7950e02fce287d2">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCABUFH       0x39 //!&lt; Compare or Capture A Buffer Register H</span>
<a name="l00087"></a><a class="code" href="group__xmega__tc__regs__group.html#ga59313c53e5ffb883a136789b96515c6a">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCBBUFL       0x3a //!&lt; Compare or Capture B Buffer Register L</span>
<a name="l00088"></a><a class="code" href="group__xmega__tc__regs__group.html#gaad3d22009274b163f32e92b1d86f0e14">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCBBUFH       0x3b //!&lt; Compare or Capture B Buffer Register H</span>
<a name="l00089"></a><a class="code" href="group__xmega__tc__regs__group.html#ga557d901b4329d715aa557551ac52dae2">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCCBUFL       0x3c //!&lt; Compare or Capture C Buffer Register L</span>
<a name="l00090"></a><a class="code" href="group__xmega__tc__regs__group.html#ga9178399b6cc09168af4b5c42999bf482">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCCBUFH       0x3d //!&lt; Compare or Capture C Buffer Register H</span>
<a name="l00091"></a><a class="code" href="group__xmega__tc__regs__group.html#gad129504657d37b4c32f56745ca34b9fd">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCDBUFL       0x3e //!&lt; Compare or Capture D Buffer Register L</span>
<a name="l00092"></a><a class="code" href="group__xmega__tc__regs__group.html#gab89b662f562f1365276ab5c6599419c2">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCDBUFH       0x3f //!&lt; Compare or Capture D Buffer Register H</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 
<a name="l00096"></a>00096 
<a name="l00097"></a><a class="code" href="group__xmega__tc__regs__group.html#gacdf9d99ea2958b100f6998e5df00bc63">00097</a> <span class="preprocessor">#define TC_CTRLA_CLKSEL_START           0 //!&lt; Clock Select</span>
<a name="l00098"></a><a class="code" href="group__xmega__tc__regs__group.html#gaa859e6dc314e703e4b574fcc05a9b302">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLA_CLKSEL_SIZE            4 //!&lt; Clock Select</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a>00100 
<a name="l00102"></a>00102 
<a name="l00103"></a><a class="code" href="group__xmega__tc__regs__group.html#gad585c29ad36e70ec0b9b539260f77e31">00103</a> <span class="preprocessor">#define TC_CTRLB_WGMODE_START           0 //!&lt; Waveform Generation Mode</span>
<a name="l00104"></a><a class="code" href="group__xmega__tc__regs__group.html#gac30e6edcbe8373ec01e9bc71d61b1ef1">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLB_WGMODE_SIZE            3 //!&lt; Waveform Generation Mode</span>
<a name="l00105"></a><a class="code" href="group__xmega__tc__regs__group.html#ga28a22b1a5033458e62b73eb3b39e071e">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLB_CCAEN_BIT              4 //!&lt; Compare or Capture A Enable</span>
<a name="l00106"></a><a class="code" href="group__xmega__tc__regs__group.html#gad73e68f39c6c30dd0a11f2d295342b6a">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLB_CCBEN_BIT              5 //!&lt; Compare or Capture B Enable</span>
<a name="l00107"></a><a class="code" href="group__xmega__tc__regs__group.html#ga0de3bc3d71ac5bad1d1567275a61ce3e">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLB_CCCEN_BIT              6 //!&lt; Compare or Capture C Enable</span>
<a name="l00108"></a><a class="code" href="group__xmega__tc__regs__group.html#ga43da4eec0ba0b657f9e14bda98fd4338">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLB_CCDEN_BIT              7 //!&lt; Compare or Capture D Enable</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 
<a name="l00112"></a>00112 
<a name="l00113"></a><a class="code" href="group__xmega__tc__regs__group.html#ga95a5ed92dc081bc70cd109cce0a39590">00113</a> <span class="preprocessor">#define TC_CTRLC_CMPA_BIT               0 //!&lt; Compare Output Value A</span>
<a name="l00114"></a><a class="code" href="group__xmega__tc__regs__group.html#ga770e29ee3886e1bd0d580f5ef7a9c297">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLC_CMPB_BIT               1 //!&lt; Compare Output Value B</span>
<a name="l00115"></a><a class="code" href="group__xmega__tc__regs__group.html#ga671aae6845ff489ed73dac42c6a05f01">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLC_CMPC_BIT               2 //!&lt; Compare Output Value C</span>
<a name="l00116"></a><a class="code" href="group__xmega__tc__regs__group.html#ga27936a470d7383a16f4565f8f1f5547c">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLC_CMPD_BIT               3 //!&lt; Compare Output Value D</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a>00118 
<a name="l00120"></a>00120 
<a name="l00121"></a><a class="code" href="group__xmega__tc__regs__group.html#gaa635bfb85b161606289e1c0ab7a44d4a">00121</a> <span class="preprocessor">#define TC_CTRLD_EVSEL_START            0 //!&lt; Event Source Select</span>
<a name="l00122"></a><a class="code" href="group__xmega__tc__regs__group.html#ga0751b36771f118ca782d0dff634095e0">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLD_EVSEL_SIZE             4 //!&lt; Event Source Select</span>
<a name="l00123"></a><a class="code" href="group__xmega__tc__regs__group.html#ga0f9e9d9ed608669a9826f789f15e3b87">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLD_EVDLY_BIT              4 //!&lt; Timer Delay Event</span>
<a name="l00124"></a><a class="code" href="group__xmega__tc__regs__group.html#gaf18cad4b52bf4053cc30f21d0006b252">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLD_EVACT_START            5 //!&lt; Event Action</span>
<a name="l00125"></a><a class="code" href="group__xmega__tc__regs__group.html#gadbde0bb78a2619741074504f60b80abd">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CTRLD_EVACT_SIZE             3 //!&lt; Event Action</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 
<a name="l00129"></a>00129 
<a name="l00130"></a><a class="code" href="group__xmega__tc__regs__group.html#ga7cc08cc05bb205c2cb41d4da3045481e">00130</a> <span class="preprocessor">#define TC_CTRLE_BYTEM_BIT              0 //!&lt; Byte Mode</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a>00132 
<a name="l00134"></a>00134 
<a name="l00135"></a>00135 
<a name="l00136"></a><a class="code" href="group__xmega__tc__regs__group.html#gac590dfe6044789aab73f781b107226ed">00136</a> <span class="preprocessor">#define TC_INTCTRLA_OVFINTLVL_START      0</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00138"></a><a class="code" href="group__xmega__tc__regs__group.html#gaa396cf066bbef7c78fbd5428bc4f58bf">00138</a> <span class="preprocessor">#define TC_INTCTRLA_OVFINTLVL_SIZE       2</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a><a class="code" href="group__xmega__tc__regs__group.html#gac7b0f7126d110175ba4827e0dcf7686e">00140</a> <span class="preprocessor">#define TC_INTCTRLA_ERRINTLVL_START      2</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5fcc921c2c8e4857571a5e2b72165b0b">00142</a> <span class="preprocessor">#define TC_INTCTRLA_ERRINTLVL_SIZE       2</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 
<a name="l00148"></a><a class="code" href="group__xmega__tc__regs__group.html#ga295a4a35536ae3e44cd3a339a0c8b7a5">00148</a> <span class="preprocessor">#define TC_INTCTRLB_CCAINTLVL_START      0</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a><a class="code" href="group__xmega__tc__regs__group.html#ga1d93060712ff2e7c358ec4082c4e7997">00150</a> <span class="preprocessor">#define TC_INTCTRLB_CCAINTLVL_SIZE       2</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>
<a name="l00152"></a><a class="code" href="group__xmega__tc__regs__group.html#ga664ff821630c94b3cec79d3de89f78a6">00152</a> <span class="preprocessor">#define TC_INTCTRLB_CCBINTLVL_START      2</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a><a class="code" href="group__xmega__tc__regs__group.html#gac983ee5a1a9811f625749b088c024320">00154</a> <span class="preprocessor">#define TC_INTCTRLB_CCBINTLVL_SIZE       2</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a><a class="code" href="group__xmega__tc__regs__group.html#ga76045f8f8f3aadae5facf6d18754996a">00156</a> <span class="preprocessor">#define TC_INTCTRLB_CCCINTLVL_START      4</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>
<a name="l00158"></a><a class="code" href="group__xmega__tc__regs__group.html#gab285f0bb24ee93ebb695b4342320c9dd">00158</a> <span class="preprocessor">#define TC_INTCTRLB_CCCINTLVL_SIZE       2</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a><a class="code" href="group__xmega__tc__regs__group.html#ga796a2e1776b2038423a55e7c0b7557d8">00160</a> <span class="preprocessor">#define TC_INTCTRLB_CCDINTLVL_START      6</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a><a class="code" href="group__xmega__tc__regs__group.html#ga97cd86a731ec9313a6060b91eec7109f">00162</a> <span class="preprocessor">#define TC_INTCTRLB_CCDINTLVL_SIZE       2</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a>00164 
<a name="l00166"></a>00166 
<a name="l00167"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5de8338c537b4891b7358d45deb3cc50">00167</a> <span class="preprocessor">#define TC_DIR_BIT              0 //!&lt; Counter Direction</span>
<a name="l00168"></a><a class="code" href="group__xmega__tc__regs__group.html#ga905dc26faff876a1ea089e1a924c08a2">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LUPD_BIT             1 //!&lt; Lock Update</span>
<a name="l00169"></a><a class="code" href="group__xmega__tc__regs__group.html#gaa979f74e74e30b09caf555406ed78059">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMD_START            2 //!&lt; Timer/Counter Command</span>
<a name="l00170"></a><a class="code" href="group__xmega__tc__regs__group.html#ga2e92f23d3df0b449c6470f165469deab">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMD_SIZE             2 //!&lt; Timer/Counter Command</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00172"></a>00172 
<a name="l00174"></a>00174 
<a name="l00175"></a><a class="code" href="group__xmega__tc__regs__group.html#ga132194354728414e13dcf190bb1aea9e">00175</a> <span class="preprocessor">#define TC_PERBV_BIT            0 //!&lt; Period Buffer Valid</span>
<a name="l00176"></a><a class="code" href="group__xmega__tc__regs__group.html#ga65636166363ffe0c63c3273da0d82e3a">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCABV_BIT            1 //!&lt; Compare or Capture A Buffer Valid</span>
<a name="l00177"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5c0be6b685f0d265597a8ddc0617e6be">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCBBV_BIT            2 //!&lt; Compare or Capture B Buffer Valid</span>
<a name="l00178"></a><a class="code" href="group__xmega__tc__regs__group.html#ga550e9bef81a4a50ee099d05715745d69">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCCBV_BIT            3 //!&lt; Compare or Capture C Buffer Valid</span>
<a name="l00179"></a><a class="code" href="group__xmega__tc__regs__group.html#ga7ffda544b660c88c4432d0a855aa70c1">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCDBV_BIT            4 //!&lt; Compare or Capture D Buffer Valid</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00181"></a>00181 
<a name="l00183"></a>00183 
<a name="l00184"></a>00184 <span class="preprocessor">#define TC_INTFLAGS_OVFIF_BIT            0</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define TC_INTFLAGS_ERRIF_BIT            1</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define TC_INTFLAGS_CCAIF_BIT            4</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define TC_INTFLAGS_CCBIF_BIT            5</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define TC_INTFLAGS_CCCIF_BIT            6</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define TC_INTFLAGS_CCDIF_BIT            7</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>
<a name="l00191"></a>00191 
<a name="l00193"></a>00193 
<a name="l00194"></a><a class="code" href="group__xmega__tc__regs__group.html#ga289335b1009fac820acfbe671500e661">00194</a> <span class="preprocessor">#define TC_CLKSEL_OFF           0x0 //!&lt; None, Timer/Counter is in off state</span>
<a name="l00195"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5cb53713f3f6ed1f445bdbf00f521c4c">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_DIV1          0x1 //!&lt; Prescaler: clk</span>
<a name="l00196"></a><a class="code" href="group__xmega__tc__regs__group.html#gacf4d2d778a3be879d10639bf0d08d378">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_DIV2          0x2 //!&lt; Prescaler: clk/2</span>
<a name="l00197"></a><a class="code" href="group__xmega__tc__regs__group.html#ga4fada63ad0093c93bab21f775f0897be">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_DIV4          0x3 //!&lt; Prescaler: clk/4</span>
<a name="l00198"></a><a class="code" href="group__xmega__tc__regs__group.html#gab2c99cb1cc39eb7d18244421c8160c75">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_DIV8          0x4 //!&lt; Prescaler: clk/8</span>
<a name="l00199"></a><a class="code" href="group__xmega__tc__regs__group.html#gaf2f7fe46cd3d518ed20745e0b265b050">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_DIV64         0x5 //!&lt; Prescaler: clk/64</span>
<a name="l00200"></a><a class="code" href="group__xmega__tc__regs__group.html#ga81d3c5d2a470fd1432710fcdf388e33d">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_DIV256        0x6 //!&lt; Prescaler: clk/256</span>
<a name="l00201"></a><a class="code" href="group__xmega__tc__regs__group.html#gaf1c3eb0e11bb343850efee6f34f9fdd6">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_DIV1024       0x7 //!&lt; Prescaler: clk/1024</span>
<a name="l00202"></a><a class="code" href="group__xmega__tc__regs__group.html#ga31e5d0f657c688c130a6949a93d2a70a">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_EVCHAN0       0x8 //!&lt; Event Channel 0</span>
<a name="l00203"></a><a class="code" href="group__xmega__tc__regs__group.html#ga077c5daf253d22198ca4e9c1c2c0b566">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_EVCHAN1       0x9 //!&lt; Event Channel 1</span>
<a name="l00204"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5d549d829a337469a7aba922c5243071">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_EVCHAN2       0xa //!&lt; Event Channel 2</span>
<a name="l00205"></a><a class="code" href="group__xmega__tc__regs__group.html#gaaa28adc91c455efcf5c32198f7d17cc1">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_EVCHAN3       0xb //!&lt; Event Channel 3</span>
<a name="l00206"></a><a class="code" href="group__xmega__tc__regs__group.html#gac80c14ef71b840f4bf42d0c0cec8211c">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_EVCHAN4       0xc //!&lt; Event Channel 4</span>
<a name="l00207"></a><a class="code" href="group__xmega__tc__regs__group.html#gaadf1eecce62075006ed0182413b66db2">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_EVCHAN5       0xd //!&lt; Event Channel 5</span>
<a name="l00208"></a><a class="code" href="group__xmega__tc__regs__group.html#ga61f56da37e10b91c1bf05a81201016b3">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_EVCHAN6       0xe //!&lt; Event Channel 6</span>
<a name="l00209"></a><a class="code" href="group__xmega__tc__regs__group.html#ga457ed14d32aacf836070080f5b440556">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSEL_EVCHAN7       0xf //!&lt; Event Channel 7</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00211"></a>00211 
<a name="l00213"></a>00213 
<a name="l00214"></a><a class="code" href="group__xmega__tc__regs__group.html#gaf2e0eadaa6ff09b2f50d6f604d8eb41c">00214</a> <span class="preprocessor">#define TC_WGMODE_NORMAL        0x0 //!&lt; Normal</span>
<a name="l00215"></a><a class="code" href="group__xmega__tc__regs__group.html#ga368ac2c63f15baaebf4d8a456278463a">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WGMODE_FRQ           0x1 //!&lt; Frequency</span>
<a name="l00216"></a><a class="code" href="group__xmega__tc__regs__group.html#ga03f75bc4ea84cb26396b056eb2c035d6">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WGMODE_SS            0x3 //!&lt; Single Slope PWM</span>
<a name="l00217"></a><a class="code" href="group__xmega__tc__regs__group.html#ga60b313609b4c216e2b4915d5e7bd36e3">00217</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WGMODE_DS_T          0x5 //!&lt; Dual Slope PWM, Event on TOP</span>
<a name="l00218"></a><a class="code" href="group__xmega__tc__regs__group.html#ga3e756597e307fae774595cd1380c659b">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WGMODE_DS_TB         0x6 //!&lt; Dual Slope PWM, Event on TOP and BOTTOM</span>
<a name="l00219"></a><a class="code" href="group__xmega__tc__regs__group.html#ga12cc0ed5ce90af55ddfa9eb6c0a7819e">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WGMODE_DS_B          0x7 //!&lt; Dual Slope PWM, Event on BOTTOM</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span>
<a name="l00221"></a>00221 
<a name="l00223"></a>00223 
<a name="l00224"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5bac87aa2c509c26431c4db09950478a">00224</a> <span class="preprocessor">#define TC_CMD_NONE             0x0 //!&lt; None</span>
<a name="l00225"></a><a class="code" href="group__xmega__tc__regs__group.html#ga73ca3a9620351db6bc1b703aa613e808">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMD_UPDATE           0x1 //!&lt; Force Update</span>
<a name="l00226"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5c16e6c41b61b0b9390ef13436b82848">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMD_RESTART          0x2 //!&lt; Force Restart</span>
<a name="l00227"></a><a class="code" href="group__xmega__tc__regs__group.html#ga63c9e7c8ebe3eb43bb9db9e3c7e7bb2a">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMD_RESET            0x3 //!&lt; Force Hard Reset</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>
<a name="l00229"></a>00229 
<a name="l00231"></a>00231 
<a name="l00232"></a><a class="code" href="group__xmega__tc__regs__group.html#gaeefcb55257405dabf7ffdf0613aca432">00232</a> <span class="preprocessor">#define TC_EVACT_OFF            0x0 //!&lt; None</span>
<a name="l00233"></a><a class="code" href="group__xmega__tc__regs__group.html#ga55cb7933700013590259e22bdff184a4">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVACT_CAPT           0x1 //!&lt; Input Capture</span>
<a name="l00234"></a><a class="code" href="group__xmega__tc__regs__group.html#ga30aba26a8dace5161cfe14e256f018fa">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVACT_UPDOWN         0x2 //!&lt; Externally Controlled Up/Down Count</span>
<a name="l00235"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5305eba1e3517aea7c5e83f520a94743">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVACT_QDEC           0x3 //!&lt; Quadrature Decode</span>
<a name="l00236"></a><a class="code" href="group__xmega__tc__regs__group.html#gabdb1b50a2a3d62d99ed7480a3c28e053">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVACT_RESTART        0x4 //!&lt; Restart Waveform Periode</span>
<a name="l00237"></a><a class="code" href="group__xmega__tc__regs__group.html#gac933e8a244b0c88fae3c71fd2a287e9c">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVACT_FRQ            0x5 //!&lt; Frequency Capture</span>
<a name="l00238"></a><a class="code" href="group__xmega__tc__regs__group.html#gab0373c5aa3bd497402a2fdfc899ea049">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVACT_PW             0x6 //!&lt; Pulse Width Capture</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span>
<a name="l00240"></a>00240 
<a name="l00242"></a>00242 
<a name="l00243"></a><a class="code" href="group__xmega__tc__regs__group.html#ga90915317a45733d7bd7c638d5ac69e20">00243</a> <span class="preprocessor">#define TC_EVSEL_OFF            0x0 //!&lt; Off</span>
<a name="l00244"></a><a class="code" href="group__xmega__tc__regs__group.html#gaae17be8c303e33a28894154d318f5611">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVSEL_CH0            0x8 //!&lt; Channel 0</span>
<a name="l00245"></a><a class="code" href="group__xmega__tc__regs__group.html#gaf7399d1997a9a45f97251c4d66e48aca">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVSEL_CH1            0x9 //!&lt; Channel 1</span>
<a name="l00246"></a><a class="code" href="group__xmega__tc__regs__group.html#ga5ea32bc168fe7df524cc40adf7d0d35d">00246</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVSEL_CH2            0xa //!&lt; Channel 2</span>
<a name="l00247"></a><a class="code" href="group__xmega__tc__regs__group.html#gacc9706848e156e0cf95acc34883b398e">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVSEL_CH3            0xb //!&lt; Channel 3</span>
<a name="l00248"></a><a class="code" href="group__xmega__tc__regs__group.html#gad656de060cd2f0f5e0cb10450fd85341">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVSEL_CH4            0xc //!&lt; Channel 4</span>
<a name="l00249"></a><a class="code" href="group__xmega__tc__regs__group.html#ga4e35412eb8e7ac620f6fca591d7f9f79">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVSEL_CH5            0xd //!&lt; Channel 5</span>
<a name="l00250"></a><a class="code" href="group__xmega__tc__regs__group.html#ga1e8e8a8d3eb212c0558640826afdd816">00250</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVSEL_CH6            0xe //!&lt; Channel 6</span>
<a name="l00251"></a><a class="code" href="group__xmega__tc__regs__group.html#ga17a0588274a3dac65c5b27a406249b72">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EVSEL_CH7            0xf //!&lt; Channel 7</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span>
<a name="l00253"></a>00253 
<a name="l00255"></a>00255 
<a name="l00256"></a>00256 
<a name="l00257"></a><a class="code" href="group__xmega__tc__regs__group.html#ga02f3af20b9122445fd2a4f2d65b32035">00257</a> <span class="preprocessor">#define TC_BIT(name)                                                    \</span>
<a name="l00258"></a>00258 <span class="preprocessor">        (1U &lt;&lt; TC_##name##_BIT)</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>
<a name="l00260"></a><a class="code" href="group__xmega__tc__regs__group.html#ga087e4a7535a509a325b564b5718eab61">00260</a> <span class="preprocessor">#define TC_BF(name, value)                                              \</span>
<a name="l00261"></a>00261 <span class="preprocessor">        ((value) &lt;&lt; TC_##name##_START)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span>
<a name="l00263"></a><a class="code" href="group__xmega__tc__regs__group.html#gad60cd85e12886a41890666f14c45f6e9">00263</a> <span class="preprocessor">#define TC_BFMASK(name)                                                 \</span>
<a name="l00264"></a>00264 <span class="preprocessor">        (((1U &lt;&lt; TC_##name##_SIZE) - 1) &lt;&lt; TC_##name##_START)</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>
<a name="l00266"></a><a class="code" href="group__xmega__tc__regs__group.html#ga42c02b3e41ed33681a8a00c0a385e21a">00266</a> <span class="preprocessor">#define TC_BFEXT(name, regval)                                          \</span>
<a name="l00267"></a>00267 <span class="preprocessor">        (((regval) &gt;&gt; TC_##name##_START)                                \</span>
<a name="l00268"></a>00268 <span class="preprocessor">                &amp; ((1U &lt;&lt; TC_##name##_SIZE) - 1))</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span>
<a name="l00270"></a><a class="code" href="group__xmega__tc__regs__group.html#gadb8157a5f09275d55100be6ee86afe55">00270</a> <span class="preprocessor">#define TC_BFINS(name, value, regval)                                   \</span>
<a name="l00271"></a>00271 <span class="preprocessor">        (((regval) &amp; ~(((1U &lt;&lt; TC_##name##_SIZE) - 1)                   \</span>
<a name="l00272"></a>00272 <span class="preprocessor">                        &lt;&lt; TC_##name##_START))                          \</span>
<a name="l00273"></a>00273 <span class="preprocessor">                | TC_BF(name, value))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>
<a name="l00275"></a>00275 
<a name="l00277"></a>00277 
<a name="l00278"></a>00278 
<a name="l00279"></a><a class="code" href="group__xmega__tc__regs__group.html#ga9d4e5bbbfef015af0a76284ee3311920">00279</a> <span class="preprocessor">#define tc_write_reg8(tc, reg, value) \</span>
<a name="l00280"></a>00280 <span class="preprocessor">        mmio_write8((void *) ((uintptr_t)(tc) + TC_##reg), value)</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span>
<a name="l00282"></a><a class="code" href="group__xmega__tc__regs__group.html#ga4007e106ccf168b3970c94b76e24a827">00282</a> <span class="preprocessor">#define tc_read_reg8(tc, reg) \</span>
<a name="l00283"></a>00283 <span class="preprocessor">        mmio_read8((void *) ((uintptr_t)(tc) + TC_##reg))</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00285"></a><a class="code" href="group__xmega__tc__regs__group.html#gaf8be71814c461215258449ad7128e77a">00285</a> <span class="preprocessor">#define tc_write_reg16(tc, reg, value) \</span>
<a name="l00286"></a>00286 <span class="preprocessor">        mmio_write16((void *) ((uintptr_t)(tc) + TC_##reg##L), value)</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span>
<a name="l00288"></a><a class="code" href="group__xmega__tc__regs__group.html#ga924ee457bed115dc91fd09f8d5947aa5">00288</a> <span class="preprocessor">#define tc_read_reg16(tc, reg) \</span>
<a name="l00289"></a>00289 <span class="preprocessor">        mmio_read16((void *) ((uintptr_t)(tc) + TC_##reg##L))</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a>00291 
<a name="l00293"></a>00293 <span class="preprocessor">#endif </span><span class="comment">/* REGS_XMEGA_TC_H_INCLUDED */</span>
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:58 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
