[02/16 00:17:07      0s] 
[02/16 00:17:07      0s] Cadence Innovus(TM) Implementation System.
[02/16 00:17:07      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/16 00:17:07      0s] 
[02/16 00:17:07      0s] Version:	v23.14-s088_1, built Fri Feb 28 12:25:44 PST 2025
[02/16 00:17:07      0s] Options:	-init ../scripts/innovus_8x8.tcl 
[02/16 00:17:07      0s] Date:		Mon Feb 16 00:17:07 2026
[02/16 00:17:07      0s] Host:		raindrop (x86_64 w/Linux 5.14.0-611.27.1.el9_7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-10510U CPU @ 1.80GHz 8192KB)
[02/16 00:17:07      0s] OS:		Red Hat Enterprise Linux 9.7 (Plow)
[02/16 00:17:07      0s] 
[02/16 00:17:07      0s] License:
[02/16 00:17:08      0s] 		[00:17:08.286593] Configured Lic search path (23.02-s006): /home/kevinlevin/cadence/license.dat

[02/16 00:17:08      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[02/16 00:17:08      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/16 00:17:33     51s] Memory management switch to non-aggressive memory release mode.
[02/16 00:17:33     51s] 
[02/16 00:17:33     51s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[02/16 00:17:33     51s] 
[02/16 00:17:37     58s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.14-s088_1 (64bit) 02/28/2025 12:25 (Linux 3.10.0-693.el7.x86_64)
[02/16 00:17:42     63s] @(#)CDS: NanoRoute 23.14-s088_1 NR250219-0822/23_14-UB (database version 18.20.661) {superthreading v2.20}
[02/16 00:17:42     63s] @(#)CDS: AAE 23.14-s018 (64bit) 02/28/2025 (Linux 3.10.0-693.el7.x86_64)
[02/16 00:17:42     63s] @(#)CDS: CTE 23.14-s036_1 () Feb 22 2025 01:17:26 ( )
[02/16 00:17:42     63s] @(#)CDS: SYNTECH 23.14-s010_1 () Feb 19 2025 23:56:49 ( )
[02/16 00:17:42     63s] @(#)CDS: CPE v23.14-s082
[02/16 00:17:42     63s] @(#)CDS: IQuantus/TQuantus 23.1.1-s336 (64bit) Mon Jan 20 22:11:00 PST 2025 (Linux 3.10.0-693.el7.x86_64)
[02/16 00:17:42     63s] @(#)CDS: OA 22.61-p020 Fri Nov  1 12:14:48 2024
[02/16 00:17:42     63s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[02/16 00:17:42     63s] @(#)CDS: RCDB 11.15.0
[02/16 00:17:42     63s] @(#)CDS: STYLUS 23.16-e002_1 (01/09/2025 16:47 PST)
[02/16 00:17:42     63s] @(#)CDS: IntegrityPlanner-23.14-17034 (23.14) (2025-02-20 15:50:05+0800)
[02/16 00:17:42     63s] @(#)CDS: SYNTHESIS_ENGINE 23.14-s090
[02/16 00:17:42     63s] Create and set the environment variable TMPDIR to /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff.

[02/16 00:17:42     63s] Change the soft stacksize limit to 0.2%RAM (46 mbytes). Set global soft_stack_size_limit to change the value.
[02/16 00:17:44     65s] Info: Process UID = 156106 / 304a51de-292b-4b8a-96ba-dafb09eaf0e9 / b3lZa9JS9q
[02/16 00:17:44     65s] 
[02/16 00:17:44     65s] **INFO:  MMMC transition support version v31-84 
[02/16 00:17:44     65s] 
[02/16 00:17:44     65s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/16 00:17:44     65s] <CMD> suppressMessage ENCEXT-2799
[02/16 00:17:45     65s] <CMD> getVersion
[02/16 00:17:45     65s] [INFO] Loading PVS 22.20 fill procedures
[02/16 00:17:45     66s] Sourcing file "../scripts/innovus_8x8.tcl" ...
[02/16 00:17:45     66s] source ../scripts/innovus_8x8.tcl
[02/16 00:17:45     66s] <CMD> set init_mmmc_file ../scripts/systolic_top_8x8.mmmc
[02/16 00:17:45     66s] <CMD> set init_verilog ../outputs/systolic_top_8x8_netlist.v
[02/16 00:17:45     66s] <CMD> set init_top_cell systolic_top_ARRAY_SIZE8
[02/16 00:17:45     66s] <CMD> set init_lef_file {../techlef/asap7_tech_4x_201209.lef ../lef/scaled/asap7sc7p5t_28_L_4x_220121a.lef ../lef/scaled/asap7sc7p5t_28_SL_4x_220121a.lef}
[02/16 00:17:45     66s] <CMD> set init_pwr_net VDD
[02/16 00:17:45     66s] <CMD> set init_gnd_net VSS
[02/16 00:17:45     66s] <CMD> init_design
[02/16 00:17:45     66s] #% Begin Load MMMC data ... (date=02/16 00:17:45, mem=1902.0M)
[02/16 00:17:46     66s] #% End Load MMMC data ... (date=02/16 00:17:45, total cpu=0:00:00.1, real=0:00:01.0, peak res=1903.6M, current mem=1903.6M)
[02/16 00:17:46     66s] 
[02/16 00:17:46     66s] Loading LEF file ../techlef/asap7_tech_4x_201209.lef ...
[02/16 00:17:46     66s] 
[02/16 00:17:46     66s] Loading LEF file ../lef/scaled/asap7sc7p5t_28_L_4x_220121a.lef ...
[02/16 00:17:46     66s] Set DBUPerIGU to M1 pitch 576.
[02/16 00:17:46     66s] 
[02/16 00:17:46     66s] Loading LEF file ../lef/scaled/asap7sc7p5t_28_SL_4x_220121a.lef ...
[02/16 00:17:46     66s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[02/16 00:17:46     66s] Loading view definition file from ../scripts/systolic_top_8x8.mmmc
[02/16 00:17:46     66s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_AO_LVT_TT_nldm_211120.lib' ...
[02/16 00:17:48     68s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_TT_nldm_211120' 
[02/16 00:17:48     68s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_INVBUF_LVT_TT_nldm_220122.lib' ...
[02/16 00:17:48     68s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_TT_nldm_211120' 
[02/16 00:17:48     68s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_OA_LVT_TT_nldm_211120.lib' ...
[02/16 00:17:51     71s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_TT_nldm_211120' 
[02/16 00:17:51     71s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SEQ_LVT_TT_nldm_220123.lib' ...
[02/16 00:17:52     72s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_TT_nldm_220123' 
[02/16 00:17:52     72s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib' ...
[02/16 00:17:52     72s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 11387)
[02/16 00:17:52     72s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 14287)
[02/16 00:17:52     72s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120' 
[02/16 00:17:52     72s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_AO_SLVT_TT_nldm_211120.lib' ...
[02/16 00:17:54     75s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_TT_nldm_211120' 
[02/16 00:17:54     75s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_INVBUF_SLVT_TT_nldm_220122.lib' ...
[02/16 00:17:54     75s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_TT_nldm_211120' 
[02/16 00:17:54     75s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_OA_SLVT_TT_nldm_211120.lib' ...
[02/16 00:17:56     77s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_TT_nldm_211120' 
[02/16 00:17:56     77s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.lib' ...
[02/16 00:17:57     77s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_TT_nldm_220123' 
[02/16 00:17:57     77s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib' ...
[02/16 00:17:57     77s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 11387)
[02/16 00:17:57     77s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 14287)
[02/16 00:17:57     77s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120' 
[02/16 00:17:57     77s] Ending "PreSetAnalysisView" (total cpu=0:00:11.3, real=0:00:11.0, peak res=2088.6M, current mem=1927.8M)
[02/16 00:17:57     77s] *** End library_loading (cpu=0.19min, real=0.18min, mem=164.0M, fe_cpu=1.30min, fe_real=0.83min, fe_mem=1943.3M) ***
[02/16 00:17:57     77s] #% Begin Load netlist data ... (date=02/16 00:17:57, mem=1927.8M)
[02/16 00:17:57     77s] *** Begin netlist parsing (mem=1943.3M) ***
[02/16 00:17:57     77s] Created 404 new cells from 10 timing libraries.
[02/16 00:17:57     77s] Reading netlist ...
[02/16 00:17:57     77s] Backslashed names will retain backslash and a trailing blank character.
[02/16 00:17:57     77s] Reading verilog netlist '../outputs/systolic_top_8x8_netlist.v'
[02/16 00:17:58     78s] 
[02/16 00:17:58     78s] *** Memory Usage v#2 (Current mem = 1943.277M, initial mem = 847.785M) ***
[02/16 00:17:58     78s] *** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=1943.3M) ***
[02/16 00:17:58     78s] #% End Load netlist data ... (date=02/16 00:17:58, total cpu=0:00:00.7, real=0:00:01.0, peak res=1975.9M, current mem=1975.9M)
[02/16 00:17:58     78s] Set top cell to systolic_top_ARRAY_SIZE8.
[02/16 00:17:58     78s] Hooked 404 DB cells to tlib cells.
[02/16 00:17:58     78s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2016.8M, current mem=2016.8M)
[02/16 00:17:58     78s] Starting recursive module instantiation check.
[02/16 00:17:58     78s] No recursion found.
[02/16 00:17:58     78s] Building hierarchical netlist for Cell systolic_top_ARRAY_SIZE8 ...
[02/16 00:17:58     78s] ***** UseNewTieNetMode *****.
[02/16 00:17:58     79s] *** Netlist is unique.
[02/16 00:17:58     79s] Set DBUPerIGU to techSite asap7sc7p5t width 864.
[02/16 00:17:58     79s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[02/16 00:17:58     79s] ** info: there are 425 modules.
[02/16 00:17:58     79s] ** info: there are 31520 stdCell insts.
[02/16 00:17:58     79s] ** info: there are 31520 stdCell insts with at least one signal pin.
[02/16 00:17:58     79s] 
[02/16 00:17:58     79s] *** Memory Usage v#2 (Current mem = 1967.277M, initial mem = 847.785M) ***
[02/16 00:17:58     79s] Start create_tracks
[02/16 00:17:59     79s] Extraction setup Started for TopCell systolic_top_ARRAY_SIZE8 
[02/16 00:17:59     79s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 00:17:59     79s] Type 'man IMPEXT-2773' for more detail.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/16 00:17:59     79s] Summary of Active RC-Corners : 
[02/16 00:17:59     79s]  
[02/16 00:17:59     79s]  Analysis View: view_tt
[02/16 00:17:59     79s]     RC-Corner Name        : rc_typical
[02/16 00:17:59     79s]     RC-Corner Index       : 0
[02/16 00:17:59     79s]     RC-Corner Temperature : 25 Celsius
[02/16 00:17:59     79s]     RC-Corner Cap Table   : ''
[02/16 00:17:59     79s]     RC-Corner PreRoute Res Factor         : 1
[02/16 00:17:59     79s]     RC-Corner PreRoute Cap Factor         : 1
[02/16 00:17:59     79s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 00:17:59     79s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 00:17:59     79s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 00:17:59     79s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[02/16 00:17:59     79s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[02/16 00:17:59     79s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/16 00:17:59     79s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/16 00:17:59     79s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/16 00:17:59     79s] eee: RC Grid memory allocated = 115320 (31 X 31 X 10 X 12b)
[02/16 00:17:59     79s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:17:59     79s] eee: pegSigSF=1.070000
[02/16 00:17:59     79s] Initializing multi-corner resistance tables ...
[02/16 00:17:59     79s] eee: Grid unit RC data computation started
[02/16 00:17:59     79s] eee: Grid unit RC data computation completed
[02/16 00:17:59     79s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:17:59     79s] {RT rc_typical 0 2 10  {5 1} {8 0} {9 0} 3}
[02/16 00:17:59     79s] eee: LAM-FP: thresh=1 ; dimX=2211.638889 ; dimY=2197.500000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:17:59     79s] eee: LAM: n=40 LLS=2-4 HLS=4-6 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.471500 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.178800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:17:59     79s] eee: NetCapCache creation started. (Current Mem: 2135.973M) 
[02/16 00:17:59     79s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2135.973M) 
[02/16 00:17:59     79s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(318.476000, 316.440000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (30 X 30)
[02/16 00:17:59     79s] eee: Metal Layers Info:
[02/16 00:17:59     79s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:17:59     79s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:17:59     79s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:17:59     79s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:17:59     79s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:17:59     79s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:17:59     79s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:17:59     79s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:17:59     79s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.288 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:17:59     79s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.288 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:17:59     79s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.384 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:17:59     79s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.360 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:17:59     79s] eee: |      Pad |  10 |   8.000 |   8.000 |  12.200 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:17:59     79s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:17:59     79s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:17:59     79s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:17:59     79s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:17:59     79s] *Info: initialize multi-corner CTS.
[02/16 00:17:59     79s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2308.1M, current mem=2031.4M)
[02/16 00:17:59     80s] Reading timing constraints file '../outputs/systolic_top_8x8.sdc' ...
[02/16 00:17:59     80s] Current (total cpu=0:01:20, real=0:00:52.0, peak res=2421.5M, current mem=2421.5M)
[02/16 00:17:59     80s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../outputs/systolic_top_8x8.sdc, Line 9).
[02/16 00:17:59     80s] 
[02/16 00:17:59     80s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../outputs/systolic_top_8x8.sdc, Line 10).
[02/16 00:17:59     80s] 
[02/16 00:17:59     80s] INFO (CTE): Reading of timing constraints file ../outputs/systolic_top_8x8.sdc completed, with 2 WARNING
[02/16 00:18:00     80s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2458.5M, current mem=2458.5M)
[02/16 00:18:00     80s] Current (total cpu=0:01:20, real=0:00:53.0, peak res=2458.5M, current mem=2458.5M)
[02/16 00:18:00     80s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/16 00:18:00     80s] Summary for sequential cells identification: 
[02/16 00:18:00     80s]   Identified SBFF number: 34
[02/16 00:18:00     80s]   Identified MBFF number: 0
[02/16 00:18:00     80s]   Identified SB Latch number: 12
[02/16 00:18:00     80s]   Identified MB Latch number: 0
[02/16 00:18:00     80s]   Not identified SBFF number: 0
[02/16 00:18:00     80s]   Not identified MBFF number: 0
[02/16 00:18:00     80s]   Not identified SB Latch number: 0
[02/16 00:18:00     80s]   Not identified MB Latch number: 0
[02/16 00:18:00     80s]   Number of sequential cells which are not FFs: 20
[02/16 00:18:00     80s] Total number of combinational cells: 338
[02/16 00:18:00     80s] Total number of sequential cells: 66
[02/16 00:18:00     80s] Total number of tristate cells: 0
[02/16 00:18:00     80s] Total number of level shifter cells: 0
[02/16 00:18:00     80s] Total number of power gating cells: 0
[02/16 00:18:00     80s] Total number of isolation cells: 0
[02/16 00:18:00     80s] Total number of power switch cells: 0
[02/16 00:18:00     80s] Total number of pulse generator cells: 0
[02/16 00:18:00     80s] Total number of always on buffers: 0
[02/16 00:18:00     80s] Total number of retention cells: 0
[02/16 00:18:00     80s] Total number of physical cells: 0
[02/16 00:18:00     80s] List of usable buffers: BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L
[02/16 00:18:00     80s] Total number of usable buffers: 27
[02/16 00:18:00     80s] List of unusable buffers:
[02/16 00:18:00     80s] Total number of unusable buffers: 0
[02/16 00:18:00     80s] List of usable inverters: CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L
[02/16 00:18:00     80s] Total number of usable inverters: 42
[02/16 00:18:00     80s] List of unusable inverters:
[02/16 00:18:00     80s] Total number of unusable inverters: 0
[02/16 00:18:00     80s] List of identified usable delay cells: HB3xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L
[02/16 00:18:00     80s] Total number of identified usable delay cells: 5
[02/16 00:18:00     80s] List of identified unusable delay cells:
[02/16 00:18:00     80s] Total number of identified unusable delay cells: 0
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] TimeStamp Deleting Cell Server End ...
[02/16 00:18:00     80s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2467.6M, current mem=2461.1M)
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:18:00     80s] Summary for sequential cells identification: 
[02/16 00:18:00     80s]   Identified SBFF number: 34
[02/16 00:18:00     80s]   Identified MBFF number: 0
[02/16 00:18:00     80s]   Identified SB Latch number: 12
[02/16 00:18:00     80s]   Identified MB Latch number: 0
[02/16 00:18:00     80s]   Not identified SBFF number: 0
[02/16 00:18:00     80s]   Not identified MBFF number: 0
[02/16 00:18:00     80s]   Not identified SB Latch number: 0
[02/16 00:18:00     80s]   Not identified MB Latch number: 0
[02/16 00:18:00     80s]   Number of sequential cells which are not FFs: 20
[02/16 00:18:00     80s]  Visiting view : view_tt
[02/16 00:18:00     80s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:18:00     80s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:18:00     80s]  Visiting view : view_tt
[02/16 00:18:00     80s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:18:00     80s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:18:00     80s] TLC MultiMap info (StdDelay):
[02/16 00:18:00     80s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:18:00     80s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:18:00     80s]  Setting StdDelay to: 6.1ps
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] TimeStamp Deleting Cell Server End ...
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:18:00     80s] Severity  ID               Count  Summary                                  
[02/16 00:18:00     80s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[02/16 00:18:00     80s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[02/16 00:18:00     80s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/16 00:18:00     80s] WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
[02/16 00:18:00     80s] *** Message Summary: 26 warning(s), 0 error(s)
[02/16 00:18:00     80s] 
[02/16 00:18:00     80s] <CMD> setDesignMode -process 45
[02/16 00:18:00     80s] ##  Process: 45            (User Set)               
[02/16 00:18:00     80s] ##     Node: (not set)                           
[02/16 00:18:00     80s] 
##  Check design process and node:  
##  Design tech node is not set.

[02/16 00:18:00     80s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/16 00:18:00     80s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/16 00:18:00     80s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/16 00:18:00     80s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/16 00:18:00     80s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/16 00:18:00     80s] <CMD> setMultiCpuUsage -localCpu 8
[02/16 00:18:00     80s] <CMD> setDesignMode -bottomRoutingLayer 2
[02/16 00:18:00     80s] <CMD> setDesignMode -topRoutingLayer 7
[02/16 00:18:00     80s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[02/16 00:18:00     80s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[02/16 00:18:00     80s] <CMD> floorPlan -site asap7sc7p5t -d 370.42 370.42 6.21 6.21 6.21 6.21
[02/16 00:18:00     80s] Snap core to left to manufacture grid: 6.2080.
[02/16 00:18:00     80s] Snap core to bottom to manufacture grid: 6.2080.
[02/16 00:18:00     80s] Snap core to right to manufacture grid: 6.2080.
[02/16 00:18:00     80s] Snap core to top to manufacture grid: 6.2080.
[02/16 00:18:00     80s] The die width changes from 370.420000 to 370.368000 when snapping to grid "PlacementGrid".
[02/16 00:18:00     80s] The die height changes from 370.420000 to 370.368000 when snapping to grid "PlacementGrid".
[02/16 00:18:00     80s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 6.192000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[02/16 00:18:00     80s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 6.192000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[02/16 00:18:00     80s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 6.192000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[02/16 00:18:00     80s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 6.192000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[02/16 00:18:00     80s] Start create_tracks
[02/16 00:18:00     80s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/16 00:18:00     80s] <CMD> add_tracks -snap_m1_track_to_cell_pins
[02/16 00:18:00     80s] Start create_tracks
[02/16 00:18:00     80s] <CMD> setPinAssignMode -pinEditInBatch true
[02/16 00:18:00     80s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.016 -pin {clk rst_n wr_en_a wr_en_b wr_row_addr[2] wr_row_addr[1] wr_row_addr[0] wr_data[7][7] wr_data[7][6] wr_data[7][5] wr_data[7][4] wr_data[7][3] wr_data[7][2] wr_data[7][1] wr_data[7][0] wr_data[6][7] wr_data[6][6] wr_data[6][5] wr_data[6][4] wr_data[6][3] wr_data[6][2] wr_data[6][1] wr_data[6][0] wr_data[5][7] wr_data[5][6] wr_data[5][5] wr_data[5][4] wr_data[5][3] wr_data[5][2] wr_data[5][1] wr_data[5][0] wr_data[4][7] wr_data[4][6] wr_data[4][5] wr_data[4][4] wr_data[4][3] wr_data[4][2] wr_data[4][1] wr_data[4][0] wr_data[3][7] wr_data[3][6] wr_data[3][5] wr_data[3][4] wr_data[3][3] wr_data[3][2] wr_data[3][1] wr_data[3][0] wr_data[2][7] wr_data[2][6] wr_data[2][5] wr_data[2][4] wr_data[2][3] wr_data[2][2] wr_data[2][1] wr_data[2][0] wr_data[1][7] wr_data[1][6] wr_data[1][5] wr_data[1][4] wr_data[1][3] wr_data[1][2] wr_data[1][1] wr_data[1][0] wr_data[0][7] wr_data[0][6] wr_data[0][5] wr_data[0][4] wr_data[0][3] wr_data[0][2] wr_data[0][1] wr_data[0][0] start rd_row_addr[2] rd_row_addr[1] rd_row_addr[0]}
[02/16 00:18:00     80s] **WARN: (IMPTR-2106):	There is no track defined on layer M1. This can be due to out of range track value and the need to use 64bit version or a problem with the track in that layer. Check the track input for layer M1. You may need to run 'generateTracks' command before proceeding.
[02/16 00:18:00     80s] #WARNING (NRDB-411) spacing table for LAYER M5 is already defined. Ignore this one.
[02/16 00:18:00     80s] #WARNING (NRDB-411) spacing table for LAYER M6 is already defined. Ignore this one.
[02/16 00:18:00     80s] #WARNING (NRDB-411) spacing table for LAYER M7 is already defined. Ignore this one.
[02/16 00:18:00     80s] #WARNING (NRDB-2106) Ignoring layer Pad MINIMUMCUT rule with WIDTH (7.220000) <= the layer's MINWIDTH (8.000000). 
[02/16 00:18:00     80s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/16 00:18:00     80s] Successfully spread [75] pins.
[02/16 00:18:00     80s] editPin : finished (cpu = 0:00:00.3 real = 0:00:00.0, mem = 2553.6M).
[02/16 00:18:00     80s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 1.008 -pin {busy done rd_data[7][31] rd_data[7][30] rd_data[7][29] rd_data[7][28] rd_data[7][27] rd_data[7][26] rd_data[7][25] rd_data[7][24] rd_data[7][23] rd_data[7][22] rd_data[7][21] rd_data[7][20] rd_data[7][19] rd_data[7][18] rd_data[7][17] rd_data[7][16] rd_data[7][15] rd_data[7][14] rd_data[7][13] rd_data[7][12] rd_data[7][11] rd_data[7][10] rd_data[7][9] rd_data[7][8] rd_data[7][7] rd_data[7][6] rd_data[7][5] rd_data[7][4] rd_data[7][3] rd_data[7][2] rd_data[7][1] rd_data[7][0] rd_data[6][31] rd_data[6][30] rd_data[6][29] rd_data[6][28] rd_data[6][27] rd_data[6][26] rd_data[6][25] rd_data[6][24] rd_data[6][23] rd_data[6][22] rd_data[6][21] rd_data[6][20] rd_data[6][19] rd_data[6][18] rd_data[6][17] rd_data[6][16] rd_data[6][15] rd_data[6][14] rd_data[6][13] rd_data[6][12] rd_data[6][11] rd_data[6][10] rd_data[6][9] rd_data[6][8] rd_data[6][7] rd_data[6][6] rd_data[6][5] rd_data[6][4] rd_data[6][3] rd_data[6][2] rd_data[6][1] rd_data[6][0] rd_data[5][31] rd_data[5][30] rd_data[5][29] rd_data[5][28] rd_data[5][27] rd_data[5][26] rd_data[5][25] rd_data[5][24] rd_data[5][23] rd_data[5][22] rd_data[5][21] rd_data[5][20] rd_data[5][19] rd_data[5][18] rd_data[5][17] rd_data[5][16] rd_data[5][15] rd_data[5][14] rd_data[5][13] rd_data[5][12] rd_data[5][11] rd_data[5][10] rd_data[5][9] rd_data[5][8] rd_data[5][7] rd_data[5][6] rd_data[5][5] rd_data[5][4] rd_data[5][3] rd_data[5][2] rd_data[5][1] rd_data[5][0] rd_data[4][31] rd_data[4][30] rd_data[4][29] rd_data[4][28] rd_data[4][27] rd_data[4][26] rd_data[4][25] rd_data[4][24] rd_data[4][23] rd_data[4][22] rd_data[4][21] rd_data[4][20] rd_data[4][19] rd_data[4][18] rd_data[4][17] rd_data[4][16] rd_data[4][15] rd_data[4][14] rd_data[4][13] rd_data[4][12] rd_data[4][11] rd_data[4][10] rd_data[4][9] rd_data[4][8] rd_data[4][7] rd_data[4][6] rd_data[4][5] rd_data[4][4] rd_data[4][3] rd_data[4][2] rd_data[4][1] rd_data[4][0] rd_data[3][31] rd_data[3][30] rd_data[3][29] rd_data[3][28] rd_data[3][27] rd_data[3][26] rd_data[3][25] rd_data[3][24] rd_data[3][23] rd_data[3][22] rd_data[3][21] rd_data[3][20] rd_data[3][19] rd_data[3][18] rd_data[3][17] rd_data[3][16] rd_data[3][15] rd_data[3][14] rd_data[3][13] rd_data[3][12] rd_data[3][11] rd_data[3][10] rd_data[3][9] rd_data[3][8] rd_data[3][7] rd_data[3][6] rd_data[3][5] rd_data[3][4] rd_data[3][3] rd_data[3][2] rd_data[3][1] rd_data[3][0] rd_data[2][31] rd_data[2][30] rd_data[2][29] rd_data[2][28] rd_data[2][27] rd_data[2][26] rd_data[2][25] rd_data[2][24] rd_data[2][23] rd_data[2][22] rd_data[2][21] rd_data[2][20] rd_data[2][19] rd_data[2][18] rd_data[2][17] rd_data[2][16] rd_data[2][15] rd_data[2][14] rd_data[2][13] rd_data[2][12] rd_data[2][11] rd_data[2][10] rd_data[2][9] rd_data[2][8] rd_data[2][7] rd_data[2][6] rd_data[2][5] rd_data[2][4] rd_data[2][3] rd_data[2][2] rd_data[2][1] rd_data[2][0] rd_data[1][31] rd_data[1][30] rd_data[1][29] rd_data[1][28] rd_data[1][27] rd_data[1][26] rd_data[1][25] rd_data[1][24] rd_data[1][23] rd_data[1][22] rd_data[1][21] rd_data[1][20] rd_data[1][19] rd_data[1][18] rd_data[1][17] rd_data[1][16] rd_data[1][15] rd_data[1][14] rd_data[1][13] rd_data[1][12] rd_data[1][11] rd_data[1][10] rd_data[1][9] rd_data[1][8] rd_data[1][7] rd_data[1][6] rd_data[1][5] rd_data[1][4] rd_data[1][3] rd_data[1][2] rd_data[1][1] rd_data[1][0] rd_data[0][31] rd_data[0][30] rd_data[0][29] rd_data[0][28] rd_data[0][27] rd_data[0][26] rd_data[0][25] rd_data[0][24] rd_data[0][23] rd_data[0][22] rd_data[0][21] rd_data[0][20] rd_data[0][19] rd_data[0][18] rd_data[0][17] rd_data[0][16] rd_data[0][15] rd_data[0][14] rd_data[0][13] rd_data[0][12] rd_data[0][11] rd_data[0][10] rd_data[0][9] rd_data[0][8] rd_data[0][7] rd_data[0][6] rd_data[0][5] rd_data[0][4] rd_data[0][3] rd_data[0][2] rd_data[0][1] rd_data[0][0]}
[02/16 00:18:00     80s] Successfully spread [258] pins.
[02/16 00:18:00     80s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2553.6M).
[02/16 00:18:00     80s] <CMD> editPin -snap TRACK -pin *
[02/16 00:18:00     80s] Updated attributes of 333 pin(s) of partition systolic_top_ARRAY_SIZE8
[02/16 00:18:00     80s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2553.6M).
[02/16 00:18:00     80s] <CMD> setPinAssignMode -pinEditInBatch false
[02/16 00:18:00     80s] <CMD> legalizePin
[02/16 00:18:00     80s] #% Begin legalizePin (date=02/16 00:18:00, mem=2490.9M)
[02/16 00:18:00     81s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/16 00:18:00     81s] 
[02/16 00:18:00     81s] Start pin legalization for the partition [systolic_top_ARRAY_SIZE8]:
[02/16 00:18:00     81s] Moving Pin [clk] to LEGAL location (   0.000  110.460 4 )
[02/16 00:18:00     81s] Moving Pin [rst_n] to LEGAL location (   0.000  112.500 2 )
[02/16 00:18:00     81s] Moving Pin [wr_en_a] to LEGAL location (   0.000  114.492 4 )
[02/16 00:18:00     81s] Moving Pin [wr_en_b] to LEGAL location (   0.000  116.532 2 )
[02/16 00:18:00     81s] Moving Pin [wr_row_addr[2]] to LEGAL location (   0.000  118.512 2 )
[02/16 00:18:00     81s] Moving Pin [wr_row_addr[1]] to LEGAL location (   0.000  120.492 2 )
[02/16 00:18:00     81s] Moving Pin [wr_row_addr[0]] to LEGAL location (   0.000  122.556 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[7][7]] to LEGAL location (   0.000  124.524 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[7][6]] to LEGAL location (   0.000  126.588 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[7][5]] to LEGAL location (   0.000  128.556 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[7][4]] to LEGAL location (   0.000  130.620 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[7][3]] to LEGAL location (   0.000  132.552 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[7][2]] to LEGAL location (   0.000  134.652 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[7][1]] to LEGAL location (   0.000  136.692 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[7][0]] to LEGAL location (   0.000  138.684 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[6][7]] to LEGAL location (   0.000  140.724 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[6][6]] to LEGAL location (   0.000  142.716 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[6][5]] to LEGAL location (   0.000  144.756 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[6][4]] to LEGAL location (   0.000  146.748 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[6][3]] to LEGAL location (   0.000  148.752 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[6][2]] to LEGAL location (   0.000  150.780 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[6][1]] to LEGAL location (   0.000  152.748 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[6][0]] to LEGAL location (   0.000  154.812 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[5][7]] to LEGAL location (   0.000  156.780 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[5][6]] to LEGAL location (   0.000  158.844 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[5][5]] to LEGAL location (   0.000  160.812 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[5][4]] to LEGAL location (   0.000  162.876 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[5][3]] to LEGAL location (   0.000  164.952 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[5][2]] to LEGAL location (   0.000  166.908 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[5][1]] to LEGAL location (   0.000  168.948 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[5][0]] to LEGAL location (   0.000  170.940 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[4][7]] to LEGAL location (   0.000  172.980 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[4][6]] to LEGAL location (   0.000  174.972 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[4][5]] to LEGAL location (   0.000  177.012 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[4][4]] to LEGAL location (   0.000  178.992 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[4][3]] to LEGAL location (   0.000  180.972 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[4][2]] to LEGAL location (   0.000  183.036 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[4][1]] to LEGAL location (   0.000  185.004 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[4][0]] to LEGAL location (   0.000  187.068 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[3][7]] to LEGAL location (   0.000  189.036 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[3][6]] to LEGAL location (   0.000  191.100 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[3][5]] to LEGAL location (   0.000  193.032 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[3][4]] to LEGAL location (   0.000  195.132 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[3][3]] to LEGAL location (   0.000  197.172 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[3][2]] to LEGAL location (   0.000  199.164 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[3][1]] to LEGAL location (   0.000  201.204 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[3][0]] to LEGAL location (   0.000  203.196 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[2][7]] to LEGAL location (   0.000  205.236 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[2][6]] to LEGAL location (   0.000  207.228 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[2][5]] to LEGAL location (   0.000  209.232 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[2][4]] to LEGAL location (   0.000  211.260 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[2][3]] to LEGAL location (   0.000  213.228 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[2][2]] to LEGAL location (   0.000  215.292 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[2][1]] to LEGAL location (   0.000  217.260 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[2][0]] to LEGAL location (   0.000  219.324 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[1][7]] to LEGAL location (   0.000  221.292 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[1][6]] to LEGAL location (   0.000  223.356 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[1][5]] to LEGAL location (   0.000  225.432 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[1][4]] to LEGAL location (   0.000  227.388 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[1][3]] to LEGAL location (   0.000  229.428 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[1][2]] to LEGAL location (   0.000  231.420 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[1][1]] to LEGAL location (   0.000  233.460 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[1][0]] to LEGAL location (   0.000  235.452 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[0][7]] to LEGAL location (   0.000  237.492 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[0][6]] to LEGAL location (   0.000  239.472 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[0][5]] to LEGAL location (   0.000  241.452 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[0][4]] to LEGAL location (   0.000  243.516 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[0][3]] to LEGAL location (   0.000  245.484 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[0][2]] to LEGAL location (   0.000  247.548 4 )
[02/16 00:18:00     81s] Moving Pin [wr_data[0][1]] to LEGAL location (   0.000  249.516 2 )
[02/16 00:18:00     81s] Moving Pin [wr_data[0][0]] to LEGAL location (   0.000  251.580 4 )
[02/16 00:18:00     81s] Moving Pin [start] to LEGAL location (   0.000  253.512 2 )
[02/16 00:18:00     81s] Moving Pin [busy] to LEGAL location ( 370.368  314.940 4 )
[02/16 00:18:00     81s] Moving Pin [done] to LEGAL location ( 370.368  313.980 4 )
[02/16 00:18:00     81s] Moving Pin [rd_row_addr[2]] to LEGAL location (   0.000  255.612 4 )
[02/16 00:18:00     81s] Moving Pin [rd_row_addr[1]] to LEGAL location (   0.000  257.652 2 )
[02/16 00:18:00     81s] Moving Pin [rd_row_addr[0]] to LEGAL location (   0.000  259.644 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][31]] to LEGAL location ( 370.368  312.912 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][30]] to LEGAL location ( 370.368  311.868 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][29]] to LEGAL location ( 370.368  310.908 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][28]] to LEGAL location ( 370.368  309.852 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][27]] to LEGAL location ( 370.368  308.916 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][26]] to LEGAL location ( 370.368  307.836 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][25]] to LEGAL location ( 370.368  306.876 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][24]] to LEGAL location ( 370.368  305.820 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][23]] to LEGAL location ( 370.368  304.884 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][22]] to LEGAL location ( 370.368  303.804 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][21]] to LEGAL location ( 370.368  302.844 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][20]] to LEGAL location ( 370.368  301.788 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][19]] to LEGAL location ( 370.368  300.852 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][18]] to LEGAL location ( 370.368  299.772 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][17]] to LEGAL location ( 370.368  298.812 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][16]] to LEGAL location ( 370.368  297.792 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][15]] to LEGAL location ( 370.368  296.712 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][14]] to LEGAL location ( 370.368  295.812 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][13]] to LEGAL location ( 370.368  294.780 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][12]] to LEGAL location ( 370.368  293.796 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][11]] to LEGAL location ( 370.368  292.716 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][10]] to LEGAL location ( 370.368  291.780 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][9]] to LEGAL location ( 370.368  290.748 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][8]] to LEGAL location ( 370.368  289.764 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][7]] to LEGAL location ( 370.368  288.684 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][6]] to LEGAL location ( 370.368  287.748 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][5]] to LEGAL location ( 370.368  286.716 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][4]] to LEGAL location ( 370.368  285.732 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][3]] to LEGAL location ( 370.368  284.652 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][2]] to LEGAL location ( 370.368  283.644 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][1]] to LEGAL location ( 370.368  282.672 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[7][0]] to LEGAL location ( 370.368  281.724 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][31]] to LEGAL location ( 370.368  280.692 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][30]] to LEGAL location ( 370.368  279.612 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][29]] to LEGAL location ( 370.368  278.652 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][28]] to LEGAL location ( 370.368  277.596 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][27]] to LEGAL location ( 370.368  276.660 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][26]] to LEGAL location ( 370.368  275.580 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][25]] to LEGAL location ( 370.368  274.620 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][24]] to LEGAL location ( 370.368  273.564 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][23]] to LEGAL location ( 370.368  272.628 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][22]] to LEGAL location ( 370.368  271.548 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][21]] to LEGAL location ( 370.368  270.588 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][20]] to LEGAL location ( 370.368  269.532 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][19]] to LEGAL location ( 370.368  268.632 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][18]] to LEGAL location ( 370.368  267.552 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][17]] to LEGAL location ( 370.368  266.556 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][16]] to LEGAL location ( 370.368  265.572 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][15]] to LEGAL location ( 370.368  264.492 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][14]] to LEGAL location ( 370.368  263.556 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][13]] to LEGAL location ( 370.368  262.524 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][12]] to LEGAL location ( 370.368  261.540 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][11]] to LEGAL location ( 370.368  260.460 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][10]] to LEGAL location ( 370.368  259.524 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][9]] to LEGAL location ( 370.368  258.492 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][8]] to LEGAL location ( 370.368  257.508 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][7]] to LEGAL location ( 370.368  256.428 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][6]] to LEGAL location ( 370.368  255.492 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][5]] to LEGAL location ( 370.368  254.460 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][4]] to LEGAL location ( 370.368  253.500 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][3]] to LEGAL location ( 370.368  252.432 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][2]] to LEGAL location ( 370.368  251.388 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][1]] to LEGAL location ( 370.368  250.428 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[6][0]] to LEGAL location ( 370.368  249.372 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][31]] to LEGAL location ( 370.368  248.436 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][30]] to LEGAL location ( 370.368  247.356 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][29]] to LEGAL location ( 370.368  246.396 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][28]] to LEGAL location ( 370.368  245.340 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][27]] to LEGAL location ( 370.368  244.404 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][26]] to LEGAL location ( 370.368  243.324 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][25]] to LEGAL location ( 370.368  242.364 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][24]] to LEGAL location ( 370.368  241.308 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][23]] to LEGAL location ( 370.368  240.372 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][22]] to LEGAL location ( 370.368  239.292 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][21]] to LEGAL location ( 370.368  238.332 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][20]] to LEGAL location ( 370.368  237.312 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][19]] to LEGAL location ( 370.368  236.232 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][18]] to LEGAL location ( 370.368  235.332 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][17]] to LEGAL location ( 370.368  234.300 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][16]] to LEGAL location ( 370.368  233.316 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][15]] to LEGAL location ( 370.368  232.236 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][14]] to LEGAL location ( 370.368  231.300 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][13]] to LEGAL location ( 370.368  230.268 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][12]] to LEGAL location ( 370.368  229.284 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][11]] to LEGAL location ( 370.368  228.204 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][10]] to LEGAL location ( 370.368  227.268 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][9]] to LEGAL location ( 370.368  226.236 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][8]] to LEGAL location ( 370.368  225.252 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][7]] to LEGAL location ( 370.368  224.172 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][6]] to LEGAL location ( 370.368  223.164 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][5]] to LEGAL location ( 370.368  222.192 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][4]] to LEGAL location ( 370.368  221.244 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][3]] to LEGAL location ( 370.368  220.212 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][2]] to LEGAL location ( 370.368  219.132 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][1]] to LEGAL location ( 370.368  218.172 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[5][0]] to LEGAL location ( 370.368  217.116 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][31]] to LEGAL location ( 370.368  216.180 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][30]] to LEGAL location ( 370.368  215.100 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][29]] to LEGAL location ( 370.368  214.140 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][28]] to LEGAL location ( 370.368  213.084 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][27]] to LEGAL location ( 370.368  212.148 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][26]] to LEGAL location ( 370.368  211.068 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][25]] to LEGAL location ( 370.368  210.108 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][24]] to LEGAL location ( 370.368  209.052 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][23]] to LEGAL location ( 370.368  208.152 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][22]] to LEGAL location ( 370.368  207.072 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][21]] to LEGAL location ( 370.368  206.076 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][20]] to LEGAL location ( 370.368  205.092 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][19]] to LEGAL location ( 370.368  204.012 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][18]] to LEGAL location ( 370.368  203.076 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][17]] to LEGAL location ( 370.368  202.044 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][16]] to LEGAL location ( 370.368  201.060 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][15]] to LEGAL location ( 370.368  199.980 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][14]] to LEGAL location ( 370.368  199.044 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][13]] to LEGAL location ( 370.368  198.012 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][12]] to LEGAL location ( 370.368  197.028 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][11]] to LEGAL location ( 370.368  195.948 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][10]] to LEGAL location ( 370.368  195.012 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][9]] to LEGAL location ( 370.368  193.980 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][8]] to LEGAL location ( 370.368  193.020 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][7]] to LEGAL location ( 370.368  191.952 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][6]] to LEGAL location ( 370.368  190.908 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][5]] to LEGAL location ( 370.368  189.948 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][4]] to LEGAL location ( 370.368  188.892 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][3]] to LEGAL location ( 370.368  187.956 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][2]] to LEGAL location ( 370.368  186.876 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][1]] to LEGAL location ( 370.368  185.916 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[4][0]] to LEGAL location ( 370.368  184.860 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][31]] to LEGAL location ( 370.368  183.924 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][30]] to LEGAL location ( 370.368  182.844 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][29]] to LEGAL location ( 370.368  181.884 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][28]] to LEGAL location ( 370.368  180.828 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][27]] to LEGAL location ( 370.368  179.892 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][26]] to LEGAL location ( 370.368  178.812 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][25]] to LEGAL location ( 370.368  177.852 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][24]] to LEGAL location ( 370.368  176.832 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][23]] to LEGAL location ( 370.368  175.752 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][22]] to LEGAL location ( 370.368  174.852 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][21]] to LEGAL location ( 370.368  173.820 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][20]] to LEGAL location ( 370.368  172.836 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][19]] to LEGAL location ( 370.368  171.756 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][18]] to LEGAL location ( 370.368  170.820 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][17]] to LEGAL location ( 370.368  169.788 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][16]] to LEGAL location ( 370.368  168.804 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][15]] to LEGAL location ( 370.368  167.724 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][14]] to LEGAL location ( 370.368  166.788 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][13]] to LEGAL location ( 370.368  165.756 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][12]] to LEGAL location ( 370.368  164.772 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][11]] to LEGAL location ( 370.368  163.692 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][10]] to LEGAL location ( 370.368  162.684 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][9]] to LEGAL location ( 370.368  161.712 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][8]] to LEGAL location ( 370.368  160.764 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][7]] to LEGAL location ( 370.368  159.732 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][6]] to LEGAL location ( 370.368  158.652 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][5]] to LEGAL location ( 370.368  157.692 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][4]] to LEGAL location ( 370.368  156.636 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][3]] to LEGAL location ( 370.368  155.700 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][2]] to LEGAL location ( 370.368  154.620 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][1]] to LEGAL location ( 370.368  153.660 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[3][0]] to LEGAL location ( 370.368  152.604 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][31]] to LEGAL location ( 370.368  151.668 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][30]] to LEGAL location ( 370.368  150.588 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][29]] to LEGAL location ( 370.368  149.628 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][28]] to LEGAL location ( 370.368  148.572 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][27]] to LEGAL location ( 370.368  147.672 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][26]] to LEGAL location ( 370.368  146.592 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][25]] to LEGAL location ( 370.368  145.596 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][24]] to LEGAL location ( 370.368  144.612 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][23]] to LEGAL location ( 370.368  143.532 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][22]] to LEGAL location ( 370.368  142.596 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][21]] to LEGAL location ( 370.368  141.564 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][20]] to LEGAL location ( 370.368  140.580 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][19]] to LEGAL location ( 370.368  139.500 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][18]] to LEGAL location ( 370.368  138.564 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][17]] to LEGAL location ( 370.368  137.532 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][16]] to LEGAL location ( 370.368  136.548 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][15]] to LEGAL location ( 370.368  135.468 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][14]] to LEGAL location ( 370.368  134.532 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][13]] to LEGAL location ( 370.368  133.500 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][12]] to LEGAL location ( 370.368  132.540 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][11]] to LEGAL location ( 370.368  131.472 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][10]] to LEGAL location ( 370.368  130.428 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][9]] to LEGAL location ( 370.368  129.468 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][8]] to LEGAL location ( 370.368  128.412 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][7]] to LEGAL location ( 370.368  127.476 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][6]] to LEGAL location ( 370.368  126.396 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][5]] to LEGAL location ( 370.368  125.436 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][4]] to LEGAL location ( 370.368  124.380 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][3]] to LEGAL location ( 370.368  123.444 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][2]] to LEGAL location ( 370.368  122.364 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][1]] to LEGAL location ( 370.368  121.404 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[2][0]] to LEGAL location ( 370.368  120.348 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][31]] to LEGAL location ( 370.368  119.412 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][30]] to LEGAL location ( 370.368  118.332 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][29]] to LEGAL location ( 370.368  117.372 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][28]] to LEGAL location ( 370.368  116.352 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][27]] to LEGAL location ( 370.368  115.272 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][26]] to LEGAL location ( 370.368  114.372 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][25]] to LEGAL location ( 370.368  113.340 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][24]] to LEGAL location ( 370.368  112.356 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][23]] to LEGAL location ( 370.368  111.276 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][22]] to LEGAL location ( 370.368  110.340 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][21]] to LEGAL location ( 370.368  109.308 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][20]] to LEGAL location ( 370.368  108.324 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][19]] to LEGAL location ( 370.368  107.244 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][18]] to LEGAL location ( 370.368  106.308 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][17]] to LEGAL location ( 370.368  105.276 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][16]] to LEGAL location ( 370.368  104.292 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][15]] to LEGAL location ( 370.368  103.212 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][14]] to LEGAL location ( 370.368  102.204 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][13]] to LEGAL location ( 370.368  101.232 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][12]] to LEGAL location ( 370.368  100.284 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][11]] to LEGAL location ( 370.368   99.252 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][10]] to LEGAL location ( 370.368   98.172 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][9]] to LEGAL location ( 370.368   97.212 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][8]] to LEGAL location ( 370.368   96.156 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][7]] to LEGAL location ( 370.368   95.220 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][6]] to LEGAL location ( 370.368   94.140 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][5]] to LEGAL location ( 370.368   93.180 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][4]] to LEGAL location ( 370.368   92.124 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][3]] to LEGAL location ( 370.368   91.188 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][2]] to LEGAL location ( 370.368   90.108 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][1]] to LEGAL location ( 370.368   89.148 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[1][0]] to LEGAL location ( 370.368   88.092 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][31]] to LEGAL location ( 370.368   87.192 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][30]] to LEGAL location ( 370.368   86.112 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][29]] to LEGAL location ( 370.368   85.116 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][28]] to LEGAL location ( 370.368   84.132 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][27]] to LEGAL location ( 370.368   83.052 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][26]] to LEGAL location ( 370.368   82.116 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][25]] to LEGAL location ( 370.368   81.084 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][24]] to LEGAL location ( 370.368   80.100 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][23]] to LEGAL location ( 370.368   79.020 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][22]] to LEGAL location ( 370.368   78.084 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][21]] to LEGAL location ( 370.368   77.052 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][20]] to LEGAL location ( 370.368   76.068 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][19]] to LEGAL location ( 370.368   74.988 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][18]] to LEGAL location ( 370.368   74.052 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][17]] to LEGAL location ( 370.368   73.020 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][16]] to LEGAL location ( 370.368   72.060 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][15]] to LEGAL location ( 370.368   70.992 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][14]] to LEGAL location ( 370.368   69.948 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][13]] to LEGAL location ( 370.368   68.988 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][12]] to LEGAL location ( 370.368   67.932 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][11]] to LEGAL location ( 370.368   66.996 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][10]] to LEGAL location ( 370.368   65.916 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][9]] to LEGAL location ( 370.368   64.956 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][8]] to LEGAL location ( 370.368   63.900 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][7]] to LEGAL location ( 370.368   62.964 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][6]] to LEGAL location ( 370.368   61.884 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][5]] to LEGAL location ( 370.368   60.924 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][4]] to LEGAL location ( 370.368   59.868 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][3]] to LEGAL location ( 370.368   58.932 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][2]] to LEGAL location ( 370.368   57.852 2 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][1]] to LEGAL location ( 370.368   56.892 4 )
[02/16 00:18:00     81s] Moving Pin [rd_data[0][0]] to LEGAL location ( 370.368   55.872 2 )
[02/16 00:18:00     81s] Summary report for top level: [systolic_top_ARRAY_SIZE8] 
[02/16 00:18:00     81s] 	Total Pads                         : 0
[02/16 00:18:00     81s] 	Total Pins                         : 333
[02/16 00:18:00     81s] 	Legally Assigned Pins              : 333
[02/16 00:18:00     81s] 	Illegally Assigned Pins            : 0
[02/16 00:18:00     81s] 	Unplaced Pins                      : 0
[02/16 00:18:00     81s] 	Constant/Spl Net Pins              : 0
[02/16 00:18:00     81s] 	Internal Pins                      : 0
[02/16 00:18:00     81s] 	Legally Assigned Feedthrough Pins  : 0
[02/16 00:18:00     81s] 	Illegally Assigned Feedthrough Pins: 0
[02/16 00:18:00     81s] End of Summary report
[02/16 00:18:00     81s] 333 pin(s) of the Partition systolic_top_ARRAY_SIZE8 were legalized.
[02/16 00:18:00     81s] End pin legalization for the partition [systolic_top_ARRAY_SIZE8].
[02/16 00:18:00     81s] 
[02/16 00:18:00     81s] #% End legalizePin (date=02/16 00:18:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=2492.4M, current mem=2492.4M)
[02/16 00:18:00     81s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -stacked_via_top_layer M7 -stacked_via_bottom_layer M1
[02/16 00:18:00     81s] The ring targets are set to core/block ring wires.
[02/16 00:18:00     81s] addRing command will consider rows while creating rings.
[02/16 00:18:00     81s] addRing command will disallow rings to go over rows.
[02/16 00:18:00     81s] <CMD> addRing -nets {VDD VSS} -type core_rings -layer {top M7 bottom M7 left M6 right M6} -width {top 1.800 bottom 1.800 left 1.800 right 1.800} -spacing {top 0.900 bottom 0.900 left 0.900 right 0.900} -offset {top 0.900 bottom 0.900 left 0.900 right 0.900}
[02/16 00:18:00     81s] #% Begin addRing (date=02/16 00:18:00, mem=2492.4M)
[02/16 00:18:00     81s] 
[02/16 00:18:00     81s] 
[02/16 00:18:00     81s] viaInitial starts at Mon Feb 16 00:18:00 2026
viaInitial ends at Mon Feb 16 00:18:00 2026
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Ring generation is complete.
[02/16 00:18:01     81s] vias are now being generated.
[02/16 00:18:01     81s] addRing created 8 wires.
[02/16 00:18:01     81s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/16 00:18:01     81s] +--------+----------------+----------------+
[02/16 00:18:01     81s] |  Layer |     Created    |     Deleted    |
[02/16 00:18:01     81s] +--------+----------------+----------------+
[02/16 00:18:01     81s] |   M6   |        4       |       NA       |
[02/16 00:18:01     81s] |   V6   |        8       |        0       |
[02/16 00:18:01     81s] |   M7   |        4       |       NA       |
[02/16 00:18:01     81s] +--------+----------------+----------------+
[02/16 00:18:01     81s] #% End addRing (date=02/16 00:18:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=2495.8M, current mem=2495.8M)
[02/16 00:18:01     81s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -stacked_via_top_layer M4 -stacked_via_bottom_layer M1
[02/16 00:18:01     81s] When breaking rings, the power planner will consider the existence of blocks.
[02/16 00:18:01     81s] Stripes will not be created over regions without power planning wires.
[02/16 00:18:01     81s] <CMD> addStripe -nets {VDD VSS} -layer M3 -direction vertical -width 0.072 -spacing 0.936 -set_to_set_distance 12.960 -start_from left -start_offset 6.480
[02/16 00:18:01     81s] #% Begin addStripe (date=02/16 00:18:01, mem=2495.9M)
[02/16 00:18:01     81s] 
[02/16 00:18:01     81s] **WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
[02/16 00:18:01     81s] Initialize fgc environment(mem: 2553.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Starting stripe generation ...
[02/16 00:18:01     81s] Non-Default Mode Option Settings :
[02/16 00:18:01     81s]   NONE
[02/16 00:18:01     81s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 00:18:01     81s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 00:18:01     81s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Stripe generation is complete.
[02/16 00:18:01     81s] vias are now being generated.
[02/16 00:18:01     81s] addStripe created 56 wires.
[02/16 00:18:01     81s] ViaGen created 0 via, deleted 0 via to avoid violation.
[02/16 00:18:01     81s] +--------+----------------+----------------+
[02/16 00:18:01     81s] |  Layer |     Created    |     Deleted    |
[02/16 00:18:01     81s] +--------+----------------+----------------+
[02/16 00:18:01     81s] |   M3   |       56       |       NA       |
[02/16 00:18:01     81s] +--------+----------------+----------------+
[02/16 00:18:01     81s] #% End addStripe (date=02/16 00:18:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2497.4M, current mem=2497.4M)
[02/16 00:18:01     81s] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction horizontal -width 1.152 -spacing 0.576 -set_to_set_distance 12.960 -start_from bottom -start_offset 6.480
[02/16 00:18:01     81s] #% Begin addStripe (date=02/16 00:18:01, mem=2497.4M)
[02/16 00:18:01     81s] 
[02/16 00:18:01     81s] **WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
[02/16 00:18:01     81s] Initialize fgc environment(mem: 2553.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Starting stripe generation ...
[02/16 00:18:01     81s] **WARN: (IMPPP-4042):	The width value of 1.152000 is not allowable according to the WIDTHTABLE defined in layer M4.
[02/16 00:18:01     81s] **WARN: (IMPPP-4042):	The width value of 1.152000 is not allowable according to the WIDTHTABLE defined in layer M4.
[02/16 00:18:01     81s] Non-Default Mode Option Settings :
[02/16 00:18:01     81s]   NONE
[02/16 00:18:01     81s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 00:18:01     81s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 00:18:01     81s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2553.6M)
[02/16 00:18:01     81s] Stripe generation is complete.
[02/16 00:18:01     81s] vias are now being generated.
[02/16 00:18:01     81s] addStripe created 55 wires.
[02/16 00:18:01     81s] ViaGen created 1540 vias, deleted 0 via to avoid violation.
[02/16 00:18:01     81s] +--------+----------------+----------------+
[02/16 00:18:01     81s] |  Layer |     Created    |     Deleted    |
[02/16 00:18:01     81s] +--------+----------------+----------------+
[02/16 00:18:01     81s] |   V3   |      1540      |        0       |
[02/16 00:18:01     81s] |   M4   |       55       |       NA       |
[02/16 00:18:01     81s] +--------+----------------+----------------+
[02/16 00:18:01     81s] #% End addStripe (date=02/16 00:18:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=2497.4M, current mem=2497.4M)
[02/16 00:18:01     81s] <CMD> sroute -connect {blockPin padPin padRing corePin floatingStripe} -layerChangeRange {M1 M4} -blockPinTarget {nearestRingStripe nearestTarget} -padPinPortConnect {allPort oneGeom} -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaLayerRange {M1 M4} -allowLayerChange 0 -targetViaLayerRange {M1 M4}
[02/16 00:18:01     81s] #% Begin sroute (date=02/16 00:18:01, mem=2497.4M)
[02/16 00:18:01     81s] **WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[02/16 00:18:01     81s] *** Begin SPECIAL ROUTE on Mon Feb 16 00:18:01 2026 ***
[02/16 00:18:01     81s] SPECIAL ROUTE ran on directory: /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR
[02/16 00:18:01     81s] SPECIAL ROUTE ran on machine: raindrop (Linux 5.14.0-611.27.1.el9_7.x86_64 x86_64 2.10Ghz)
[02/16 00:18:01     81s] 
[02/16 00:18:01     81s] Begin option processing ...
[02/16 00:18:01     81s] srouteConnectPowerBump set to false
[02/16 00:18:01     81s] routeSpecial set to true
[02/16 00:18:01     81s] srouteBottomLayerLimit set to 1
[02/16 00:18:01     81s] srouteBottomTargetLayerLimit set to 1
[02/16 00:18:01     81s] srouteConnectConverterPin set to false
[02/16 00:18:01     81s] srouteCrossoverViaBottomLayer set to 1
[02/16 00:18:01     81s] srouteCrossoverViaTopLayer set to 4
[02/16 00:18:01     81s] srouteFollowCorePinEnd set to 3
[02/16 00:18:01     81s] srouteJogControl set to "sameLayer"
[02/16 00:18:01     81s] srouteLevelShifterMaxGap set to 1
[02/16 00:18:01     81s] srouteNoLayerChangeRoute set to true
[02/16 00:18:01     81s] sroutePadPinAllPorts set to true
[02/16 00:18:01     81s] sroutePreserveExistingRoutes set to true
[02/16 00:18:01     81s] srouteRoutePowerBarPortOnBothDir set to true
[02/16 00:18:01     81s] srouteStopBlockPin set to "nearestTarget"
[02/16 00:18:01     81s] srouteTopLayerLimit set to 4
[02/16 00:18:01     81s] srouteTopTargetLayerLimit set to 4
[02/16 00:18:01     81s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 149.00 megs.
[02/16 00:18:01     81s] 
[02/16 00:18:01     81s] Reading DB technology information...
[02/16 00:18:01     81s] Finished reading DB technology information.
[02/16 00:18:01     81s] Reading floorplan and netlist information...
[02/16 00:18:01     81s] Finished reading floorplan and netlist information.
[02/16 00:18:01     81s] Read in 21 layers, 10 routing layers, 1 overlap layer
[02/16 00:18:01     81s] Read in 1 nondefault rule, 0 used
[02/16 00:18:01     81s] Read in 424 macros, 58 used
[02/16 00:18:01     81s] Read in 58 components
[02/16 00:18:01     81s]   58 core components: 58 unplaced, 0 placed, 0 fixed
[02/16 00:18:01     81s] Read in 333 physical pins
[02/16 00:18:01     81s]   333 physical pins: 0 unplaced, 333 placed, 0 fixed
[02/16 00:18:01     81s] Read in 333 nets
[02/16 00:18:01     81s] Read in 2 special nets, 2 routed
[02/16 00:18:01     81s] Read in 449 terminals
[02/16 00:18:01     81s] Begin power routing ...
[02/16 00:18:01     81s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/16 00:18:01     81s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/16 00:18:01     81s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/16 00:18:01     81s] Type 'man IMPSR-1256' for more detail.
[02/16 00:18:01     81s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 00:18:01     81s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/16 00:18:01     81s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/16 00:18:01     81s] Type 'man IMPSR-1256' for more detail.
[02/16 00:18:01     81s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 00:18:01     81s] ### info: trigger incremental cell import ( 424 new cells ).
[02/16 00:18:01     81s] #WARNING (NRDB-411) spacing table for LAYER M5 is already defined. Ignore this one.
[02/16 00:18:01     81s] #WARNING (NRDB-411) spacing table for LAYER M6 is already defined. Ignore this one.
[02/16 00:18:01     81s] #WARNING (NRDB-411) spacing table for LAYER M7 is already defined. Ignore this one.
[02/16 00:18:01     81s] #WARNING (NRDB-2106) Ignoring layer Pad MINIMUMCUT rule with WIDTH (7.220000) <= the layer's MINWIDTH (8.000000). 
[02/16 00:18:01     82s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (194.11, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (207.07, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (220.03, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (232.99, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (245.95, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (258.91, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (271.87, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (284.83, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (297.79, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (310.75, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (323.71, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (336.67, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (349.63, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (362.59, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (12.82, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (25.63, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (38.59, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (51.55, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (64.51, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (77.47, 362.59).
[02/16 00:18:01     82s] Type 'man IMPPP-610' for more detail.
[02/16 00:18:01     82s] **WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
[02/16 00:18:01     82s] To increase the message display limit, refer to the product command reference manual.
[02/16 00:18:02     82s] CPU time for VDD FollowPin 0 seconds
[02/16 00:18:02     83s] CPU time for VSS FollowPin 0 seconds
[02/16 00:18:02     83s] **WARN: (IMPSR-486):	Ring/Stripe at (3.492, 3.492) (366.804, 5.292) on layer M7 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[02/16 00:18:02     83s]   Number of IO ports routed: 0
[02/16 00:18:02     83s]   Number of Block ports routed: 0
[02/16 00:18:02     83s]   Number of Stripe ports routed: 0  open: 195
[02/16 00:18:02     83s]   Number of Core ports routed: 0  open: 664
[02/16 00:18:02     83s]   Number of Pad ports routed: 0
[02/16 00:18:02     83s]   Number of Power Bump ports routed: 0
[02/16 00:18:02     83s]   Number of Followpin connections: 332
[02/16 00:18:02     83s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 165.00 megs.
[02/16 00:18:02     83s] 
[02/16 00:18:02     83s] 
[02/16 00:18:02     83s] 
[02/16 00:18:02     83s]  Begin updating DB with routing results ...
[02/16 00:18:02     83s]  Updating DB with 333 io pins ...
[02/16 00:18:02     83s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/16 00:18:02     83s] Pin and blockage extraction finished
[02/16 00:18:02     83s] 
[02/16 00:18:02     83s] sroute created 332 wires.
[02/16 00:18:02     83s] ViaGen created 0 via, deleted 0 via to avoid violation.
[02/16 00:18:02     83s] +--------+----------------+----------------+
[02/16 00:18:02     83s] |  Layer |     Created    |     Deleted    |
[02/16 00:18:02     83s] +--------+----------------+----------------+
[02/16 00:18:02     83s] |   M1   |       332      |       NA       |
[02/16 00:18:02     83s] +--------+----------------+----------------+
[02/16 00:18:02     83s] #% End sroute (date=02/16 00:18:02, total cpu=0:00:01.3, real=0:00:01.0, peak res=2526.9M, current mem=2517.7M)
[02/16 00:18:02     83s] <CMD> verify_drc > innovus_8x8_pre_route_geom.rpt
[02/16 00:18:02     83s] #-check_same_via_cell true               # bool, default=false, user setting
[02/16 00:18:02     83s]  *** Starting Verify DRC (MEM: 2569.6) ***
[02/16 00:18:02     83s] 
[02/16 00:18:02     83s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/16 00:18:02     83s]   VERIFY DRC ...... Starting Verification
[02/16 00:18:02     83s]   VERIFY DRC ...... Initializing
[02/16 00:18:02     83s]   VERIFY DRC ...... Deleting Existing Violations
[02/16 00:18:02     83s]   VERIFY DRC ...... Creating Sub-Areas
[02/16 00:18:02     83s]  VERIFY_DRC: checking all layers except Pad to Pad ...
[02/16 00:18:02     83s]   VERIFY DRC ...... Using new threading
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 62.208 62.208} 1 of 36  Thread : 1
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {124.416 124.416 186.624 186.624} 15 of 36  Thread : 2
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {0.000 124.416 62.208 186.624} 13 of 36  Thread : 4
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {248.832 124.416 311.040 186.624} 17 of 36  Thread : 5
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {124.416 248.832 186.624 311.040} 27 of 36  Thread : 6
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {186.624 124.416 248.832 186.624} 16 of 36  Thread : 5
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {124.416 0.000 186.624 62.208} 3 of 36  Thread : 0
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {248.832 0.000 311.040 62.208} 5 of 36  Thread : 7
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {0.000 62.208 62.208 124.416} 7 of 36  Thread : 4
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {0.000 248.832 62.208 311.040} 25 of 36  Thread : 3
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {311.040 124.416 370.368 186.624} 18 of 36  Thread : 2
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {311.040 0.000 370.368 62.208} 6 of 36  Thread : 7
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {124.416 311.040 186.624 370.368} 33 of 36  Thread : 6
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {124.416 186.624 186.624 248.832} 21 of 36  Thread : 5
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {248.832 248.832 311.040 311.040} 29 of 36  Thread : 1
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {0.000 186.624 62.208 248.832} 19 of 36  Thread : 2
[02/16 00:18:02     83s]  VERIFY DRC ...... Sub-Area: {124.416 62.208 186.624 124.416} 9 of 36  Thread : 0
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {311.040 186.624 370.368 248.832} 24 of 36  Thread : 4
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {186.624 186.624 248.832 248.832} 22 of 36  Thread : 1
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {62.208 0.000 124.416 62.208} 2 of 36  Thread : 0
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {311.040 248.832 370.368 311.040} 30 of 36  Thread : 4
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {248.832 62.208 311.040 124.416} 11 of 36  Thread : 7
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {62.208 62.208 124.416 124.416} 8 of 36  Thread : 0
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {311.040 62.208 370.368 124.416} 12 of 36  Thread : 6
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {62.208 186.624 124.416 248.832} 20 of 36  Thread : 2
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {186.624 0.000 248.832 62.208} 4 of 36  Thread : 7
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {0.000 311.040 62.208 370.368} 31 of 36  Thread : 3
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {186.624 248.832 248.832 311.040} 28 of 36  Thread : 1
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {62.208 124.416 124.416 186.624} 14 of 36  Thread : 2
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {186.624 62.208 248.832 124.416} 10 of 36  Thread : 7
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {248.832 186.624 311.040 248.832} 23 of 36  Thread : 1
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {62.208 248.832 124.416 311.040} 26 of 36  Thread : 3
[02/16 00:18:03     83s]  VERIFY DRC ...... Sub-Area: {62.208 311.040 124.416 370.368} 32 of 36  Thread : 3
[02/16 00:18:03     83s]  VERIFY DRC ...... Thread : 3 finished.
[02/16 00:18:03     83s]  VERIFY DRC ...... Thread : 6 finished.
[02/16 00:18:03     83s]  VERIFY DRC ...... Thread : 2 finished.
[02/16 00:18:03     83s]  VERIFY DRC ...... Thread : 7 finished.
[02/16 00:18:03     83s]  VERIFY DRC ...... Thread : 1 finished.
[02/16 00:18:03     83s]  VERIFY DRC ...... Thread : 5 finished.
[02/16 00:18:03     83s]  VERIFY DRC ...... Thread : 4 finished.
[02/16 00:18:03     83s]  VERIFY DRC ...... Thread : 0 finished.
[02/16 00:18:03     83s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations hits the Error Limit [1000]
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s]   Verification Complete : 1000 Viols.
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s]  Violation Summary By Layer and Type:
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] 	           Rect   WidTbl   Totals
[02/16 00:18:03     83s] 	M3          960        0      960
[02/16 00:18:03     83s] 	M4            0       18       18
[02/16 00:18:03     83s] 	M6            8        4       12
[02/16 00:18:03     83s] 	M7            8        2       10
[02/16 00:18:03     83s] 	Totals      976       24     1000
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s]  *** End Verify DRC (CPU TIME: 0:00:00.3  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] <CMD> checkPlace > innovus_8x8_check_place.rep
[02/16 00:18:03     83s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] OPERPROF: Starting checkPlace at level 1, MEM:2857.7M, EPOCH TIME: 1771222683.131834
[02/16 00:18:03     83s] Processing tracks to init pin-track alignment.
[02/16 00:18:03     83s] z: 1, totalTracks: 0
[02/16 00:18:03     83s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:18:03     83s] z: 3, totalTracks: 1
[02/16 00:18:03     83s] z: 5, totalTracks: 1
[02/16 00:18:03     83s] z: 7, totalTracks: 1
[02/16 00:18:03     83s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/16 00:18:03     83s] Initializing Route Infrastructure for color support ...
[02/16 00:18:03     83s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:2857.7M, EPOCH TIME: 1771222683.147042
[02/16 00:18:03     83s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:2857.7M, EPOCH TIME: 1771222683.147720
[02/16 00:18:03     83s] Route Infrastructure Initialized for color support successfully.
[02/16 00:18:03     83s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:18:03     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:18:03     83s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2857.7M, EPOCH TIME: 1771222683.179247
[02/16 00:18:03     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2857.7M, EPOCH TIME: 1771222683.180869
[02/16 00:18:03     83s] Max number of tech site patterns supported in site array is 256.
[02/16 00:18:03     83s] Core basic site is asap7sc7p5t
[02/16 00:18:03     83s] Processing tracks to init pin-track alignment.
[02/16 00:18:03     83s] z: 1, totalTracks: 0
[02/16 00:18:03     83s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:18:03     83s] z: 3, totalTracks: 1
[02/16 00:18:03     83s] z: 5, totalTracks: 1
[02/16 00:18:03     83s] z: 7, totalTracks: 1
[02/16 00:18:03     83s] DP-Init: Signature of floorplan is 69424629294d6800. Signature of routing blockage is abcfc7090fe2bae8.
[02/16 00:18:03     83s] After signature check, allow fast init is false, keep pre-filter is false.
[02/16 00:18:03     83s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/16 00:18:03     83s] Use non-trimmed site array because memory saving is not enough.
[02/16 00:18:03     83s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:18:03     83s] SiteArray: use 2,969,600 bytes
[02/16 00:18:03     83s] SiteArray: current memory after site array memory allocation 2892.5M
[02/16 00:18:03     83s] SiteArray: FP blocked sites are writable
[02/16 00:18:03     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f9b48058500.
[02/16 00:18:03     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 1 thread pools are available.
[02/16 00:18:03     83s] Keep-away cache is enable on metals: 1-10
[02/16 00:18:03     83s] Estimated cell power/ground rail width = 0.101 um
[02/16 00:18:03     83s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:18:03     83s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3020.5M, EPOCH TIME: 1771222683.216696
[02/16 00:18:03     83s] Process 1983 (called=3191 computed=15) wires and vias for routing blockage analysis
[02/16 00:18:03     83s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.011, REAL:0.006, MEM:3020.5M, EPOCH TIME: 1771222683.222952
[02/16 00:18:03     83s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:18:03     83s] Atter site array init, number of instance map data is 0.
[02/16 00:18:03     83s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.076, REAL:0.048, MEM:3020.5M, EPOCH TIME: 1771222683.229165
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] Scanning PG Shapes for Pre-Colorizing...Done.
[02/16 00:18:03     83s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s]  Pre_CCE_Colorizing is beginning ...
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s]    Running colorizing using 8 threads!...
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s]    ...Pre_Cce_Colorize MT is done!
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] 	Real Time: 0.008265  Cpu Time: 0.038341
[02/16 00:18:03     83s]    424 cells have been colorized (424+0+0),
[02/16 00:18:03     83s]  Pre_CCE_Colorizing is done.
[02/16 00:18:03     83s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.136, REAL:0.077, MEM:2988.5M, EPOCH TIME: 1771222683.256481
[02/16 00:18:03     83s] Begin checking placement ... (start mem=2857.7M, init mem=2988.5M)
[02/16 00:18:03     83s] Begin checking exclusive groups violation ...
[02/16 00:18:03     83s] There are 0 groups to check, max #box is 0, total #box is 0
[02/16 00:18:03     83s] Finished checking exclusive groups violations. Found 0 Vio.
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] Running CheckPlace using 8 threads!...
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] ...checkPlace MT is done!
[02/16 00:18:03     83s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2988.5M, EPOCH TIME: 1771222683.298684
[02/16 00:18:03     83s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:2988.5M, EPOCH TIME: 1771222683.301810
[02/16 00:18:03     83s] *info: Placed = 0             
[02/16 00:18:03     83s] *info: Unplaced = 31520       
[02/16 00:18:03     83s] Placement Density:55.13%(70544/127946)
[02/16 00:18:03     83s] Placement Density (including fixed std cells):55.13%(70544/127946)
[02/16 00:18:03     83s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:18:03     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] # Resetting pin-track-align track data.
[02/16 00:18:03     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2988.5M)
[02/16 00:18:03     83s] OPERPROF: Finished checkPlace at level 1, CPU:0.250, REAL:0.182, MEM:2988.5M, EPOCH TIME: 1771222683.313922
[02/16 00:18:03     83s] <CMD> setOptMode -opt_hold_target_slack 0.02
[02/16 00:18:03     83s] <CMD> setOptMode -opt_setup_target_slack 0.02
[02/16 00:18:03     83s] <CMD> place_opt_design
[02/16 00:18:03     83s] #% Begin place_opt_design (date=02/16 00:18:03, mem=2567.3M)
[02/16 00:18:03     83s] **INFO: User settings:
[02/16 00:18:03     83s] setDesignMode -bottomRoutingLayer    2
[02/16 00:18:03     83s] setDesignMode -process               45
[02/16 00:18:03     83s] setDesignMode -topRoutingLayer       7
[02/16 00:18:03     83s] setExtractRCMode -coupling_c_th      0.1
[02/16 00:18:03     83s] setExtractRCMode -relative_c_th      1
[02/16 00:18:03     83s] setExtractRCMode -total_c_th         0
[02/16 00:18:03     83s] setDelayCalMode -engine              aae
[02/16 00:18:03     83s] setOptMode -opt_hold_target_slack    0.02
[02/16 00:18:03     83s] setOptMode -opt_setup_target_slack   0.02
[02/16 00:18:03     83s] setPlaceMode -place_detail_dpt_flow  true
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:23.8/0:00:54.2 (1.5), mem = 2988.5M
[02/16 00:18:03     83s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/16 00:18:03     83s] *** Starting GigaPlace ***
[02/16 00:18:03     83s] -earlyGlobalBlockTracks {}                # string, default="", private
[02/16 00:18:03     83s] -earlyGlobalCapacityScreen {}             # string, default="", private
[02/16 00:18:03     83s] There is no track adjustment
[02/16 00:18:03     83s] Starting place_opt_design V2 flow
[02/16 00:18:03     83s] #optDebug: fT-E <X 2 3 1 0>
[02/16 00:18:03     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2988.5M, EPOCH TIME: 1771222683.432152
[02/16 00:18:03     83s] Processing tracks to init pin-track alignment.
[02/16 00:18:03     83s] z: 1, totalTracks: 0
[02/16 00:18:03     83s] z: 3, totalTracks: 1
[02/16 00:18:03     83s] z: 5, totalTracks: 1
[02/16 00:18:03     83s] z: 7, totalTracks: 1
[02/16 00:18:03     83s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:18:03     83s] #spOpts: rpCkHalo=4 
[02/16 00:18:03     83s] Initializing Route Infrastructure for color support ...
[02/16 00:18:03     83s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:2988.5M, EPOCH TIME: 1771222683.432809
[02/16 00:18:03     83s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:2988.5M, EPOCH TIME: 1771222683.433970
[02/16 00:18:03     83s] Route Infrastructure Initialized for color support successfully.
[02/16 00:18:03     83s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:18:03     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:18:03     83s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2985.7M, EPOCH TIME: 1771222683.468645
[02/16 00:18:03     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     83s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2985.7M, EPOCH TIME: 1771222683.474116
[02/16 00:18:03     83s] Max number of tech site patterns supported in site array is 256.
[02/16 00:18:03     83s] Core basic site is asap7sc7p5t
[02/16 00:18:03     83s] Processing tracks to init pin-track alignment.
[02/16 00:18:03     83s] z: 1, totalTracks: 0
[02/16 00:18:03     83s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:18:03     83s] z: 3, totalTracks: 1
[02/16 00:18:03     83s] z: 5, totalTracks: 1
[02/16 00:18:03     83s] z: 7, totalTracks: 1
[02/16 00:18:03     83s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:18:03     83s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/16 00:18:03     83s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:18:03     83s] SiteArray: use 2,969,600 bytes
[02/16 00:18:03     83s] SiteArray: current memory after site array memory allocation 3020.5M
[02/16 00:18:03     83s] SiteArray: FP blocked sites are writable
[02/16 00:18:03     83s] Keep-away cache is enable on metals: 1-10
[02/16 00:18:03     83s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:18:03     83s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3020.5M, EPOCH TIME: 1771222683.508620
[02/16 00:18:03     83s] Process 1983 (called=3191 computed=15) wires and vias for routing blockage analysis
[02/16 00:18:03     83s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.012, REAL:0.007, MEM:3020.5M, EPOCH TIME: 1771222683.515976
[02/16 00:18:03     83s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:18:03     83s] Atter site array init, number of instance map data is 0.
[02/16 00:18:03     83s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.069, REAL:0.045, MEM:3020.5M, EPOCH TIME: 1771222683.519240
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:18:03     83s] OPERPROF:     Starting CMU at level 3, MEM:3020.5M, EPOCH TIME: 1771222683.531867
[02/16 00:18:03     83s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3020.5M, EPOCH TIME: 1771222683.537556
[02/16 00:18:03     83s] 
[02/16 00:18:03     83s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:18:03     83s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.101, REAL:0.077, MEM:3020.5M, EPOCH TIME: 1771222683.545994
[02/16 00:18:03     83s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3020.5M, EPOCH TIME: 1771222683.546126
[02/16 00:18:03     83s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3020.5M, EPOCH TIME: 1771222683.546293
[02/16 00:18:03     84s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3020.5MB).
[02/16 00:18:03     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.135, MEM:3020.5M, EPOCH TIME: 1771222683.567485
[02/16 00:18:03     84s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3020.5M, EPOCH TIME: 1771222683.567543
[02/16 00:18:03     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     84s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:18:03     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:03     84s] # Resetting pin-track-align track data.
[02/16 00:18:03     84s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.046, REAL:0.017, MEM:3020.5M, EPOCH TIME: 1771222683.584740
[02/16 00:18:03     84s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:24.0/0:00:54.4 (1.5), mem = 3020.5M
[02/16 00:18:03     84s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 00:18:03     84s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4424, percentage of missing scan cell = 0.00% (0 / 4424)
[02/16 00:18:03     84s] no activity file in design. spp won't run.
[02/16 00:18:03     84s] {MMLU 0 0 33575}
[02/16 00:18:03     84s] [oiLAM] Zs 7, 11
[02/16 00:18:03     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=3020.5M
[02/16 00:18:03     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=3020.5M
[02/16 00:18:03     84s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:18:03     84s] *** Start deleteBufferTree ***
[02/16 00:18:04     89s] Info: Detect buffers to remove automatically.
[02/16 00:18:04     89s] Analyzing netlist ...
[02/16 00:18:05     89s] Updating netlist
[02/16 00:18:05     89s] 
[02/16 00:18:06     90s] *summary: 31 instances (buffers/inverters) removed
[02/16 00:18:06     90s] *** Finish deleteBufferTree (0:00:06.1) ***
[02/16 00:18:06     90s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:18:06     90s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/16 00:18:06     90s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:18:06     90s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2975.6M, EPOCH TIME: 1771222686.236928
[02/16 00:18:06     90s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[02/16 00:18:06     90s]  Deleted 0 physical inst  (cell - / prefix -).
[02/16 00:18:06     90s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.002, REAL:0.002, MEM:2975.6M, EPOCH TIME: 1771222686.239189
[02/16 00:18:06     90s] INFO: #ExclusiveGroups=0
[02/16 00:18:06     90s] INFO: There are no Exclusive Groups.
[02/16 00:18:06     90s] No user-set net weight.
[02/16 00:18:06     90s] Net fanout histogram:
[02/16 00:18:06     90s] 2		: 15896 (49.8%) nets
[02/16 00:18:06     90s] 3		: 11515 (36.1%) nets
[02/16 00:18:06     90s] 4     -	14	: 4358 (13.7%) nets
[02/16 00:18:06     90s] 15    -	39	: 64 (0.2%) nets
[02/16 00:18:06     90s] 40    -	79	: 32 (0.1%) nets
[02/16 00:18:06     90s] 80    -	159	: 10 (0.0%) nets
[02/16 00:18:06     90s] 160   -	319	: 19 (0.1%) nets
[02/16 00:18:06     90s] 320   -	639	: 0 (0.0%) nets
[02/16 00:18:06     90s] 640   -	1279	: 1 (0.0%) nets
[02/16 00:18:06     90s] 1280  -	2559	: 2 (0.0%) nets
[02/16 00:18:06     90s] 2560  -	5119	: 2 (0.0%) nets
[02/16 00:18:06     90s] 5120+		: 0 (0.0%) nets
[02/16 00:18:06     90s] no activity file in design. spp won't run.
[02/16 00:18:06     90s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[02/16 00:18:06     90s] Scan chains were not defined.
[02/16 00:18:06     90s] Processing tracks to init pin-track alignment.
[02/16 00:18:06     90s] z: 1, totalTracks: 0
[02/16 00:18:06     90s] z: 3, totalTracks: 1
[02/16 00:18:06     90s] z: 5, totalTracks: 1
[02/16 00:18:06     90s] z: 7, totalTracks: 1
[02/16 00:18:06     90s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/16 00:18:06     90s] #spOpts: rpCkHalo=4 
[02/16 00:18:06     90s] Initializing Route Infrastructure for color support ...
[02/16 00:18:06     90s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:2975.6M, EPOCH TIME: 1771222686.281323
[02/16 00:18:06     90s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.001, REAL:0.001, MEM:2975.6M, EPOCH TIME: 1771222686.281953
[02/16 00:18:06     90s] Route Infrastructure Initialized for color support successfully.
[02/16 00:18:06     90s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:18:06     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:06     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:06     90s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:18:06     90s] #std cell=31489 (0 fixed + 31489 movable) #buf cell=0 #inv cell=3254 #block=0 (0 floating + 0 preplaced)
[02/16 00:18:06     90s] #ioInst=0 #net=31899 #term=118141 #term/net=3.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=333
[02/16 00:18:06     90s] stdCell: 31489 single + 0 double + 0 multi
[02/16 00:18:06     90s] Total standard cell length = 65.2387 (mm), area = 0.0705 (mm^2)
[02/16 00:18:06     90s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2975.6M, EPOCH TIME: 1771222686.334623
[02/16 00:18:06     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:06     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:18:06     90s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2975.6M, EPOCH TIME: 1771222686.334923
[02/16 00:18:06     90s] Max number of tech site patterns supported in site array is 256.
[02/16 00:18:06     90s] Core basic site is asap7sc7p5t
[02/16 00:18:06     90s] Processing tracks to init pin-track alignment.
[02/16 00:18:06     90s] z: 1, totalTracks: 0
[02/16 00:18:06     90s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:18:06     90s] z: 3, totalTracks: 1
[02/16 00:18:06     90s] z: 5, totalTracks: 1
[02/16 00:18:06     90s] z: 7, totalTracks: 1
[02/16 00:18:06     90s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:18:06     90s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/16 00:18:06     90s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:18:06     90s] SiteArray: use 2,969,600 bytes
[02/16 00:18:06     90s] SiteArray: current memory after site array memory allocation 2975.6M
[02/16 00:18:06     90s] SiteArray: FP blocked sites are writable
[02/16 00:18:06     90s] Keep-away cache is enable on metals: 1-10
[02/16 00:18:06     90s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:18:06     90s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2975.6M, EPOCH TIME: 1771222686.367474
[02/16 00:18:06     90s] Process 1983 (called=3191 computed=11) wires and vias for routing blockage analysis
[02/16 00:18:06     90s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.011, REAL:0.007, MEM:2975.6M, EPOCH TIME: 1771222686.374030
[02/16 00:18:06     90s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:18:06     90s] Atter site array init, number of instance map data is 0.
[02/16 00:18:06     90s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.068, REAL:0.044, MEM:2975.6M, EPOCH TIME: 1771222686.378446
[02/16 00:18:06     90s] 
[02/16 00:18:06     90s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:18:06     90s] 
[02/16 00:18:06     90s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:18:06     90s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.083, REAL:0.059, MEM:2975.6M, EPOCH TIME: 1771222686.394100
[02/16 00:18:06     90s] 
[02/16 00:18:06     90s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:18:06     90s] 
[02/16 00:18:06     90s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:18:06     90s] Average module density = 0.551.
[02/16 00:18:06     90s] Density for the design = 0.551.
[02/16 00:18:06     90s]        = stdcell_area 302031 sites (70458 um^2) / alloc_area 548467 sites (127946 um^2).
[02/16 00:18:06     90s] Pin Density = 0.2154.
[02/16 00:18:06     90s]             = total # of pins 118141 / total area 548467.
[02/16 00:18:06     90s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2975.6M, EPOCH TIME: 1771222686.414403
[02/16 00:18:06     90s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.007, REAL:0.007, MEM:2975.6M, EPOCH TIME: 1771222686.421690
[02/16 00:18:06     90s] OPERPROF: Starting pre-place ADS at level 1, MEM:2975.6M, EPOCH TIME: 1771222686.427819
[02/16 00:18:06     90s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2975.6M, EPOCH TIME: 1771222686.453799
[02/16 00:18:06     90s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2975.6M, EPOCH TIME: 1771222686.453976
[02/16 00:18:06     90s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2975.6M, EPOCH TIME: 1771222686.454196
[02/16 00:18:06     90s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2975.6M, EPOCH TIME: 1771222686.454259
[02/16 00:18:06     90s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2975.6M, EPOCH TIME: 1771222686.454344
[02/16 00:18:06     90s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.006, REAL:0.006, MEM:2975.6M, EPOCH TIME: 1771222686.459900
[02/16 00:18:06     90s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2975.6M, EPOCH TIME: 1771222686.460025
[02/16 00:18:06     90s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.003, REAL:0.003, MEM:2975.6M, EPOCH TIME: 1771222686.462887
[02/16 00:18:06     90s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.009, REAL:0.009, MEM:2975.6M, EPOCH TIME: 1771222686.462971
[02/16 00:18:06     90s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.010, MEM:2975.6M, EPOCH TIME: 1771222686.463636
[02/16 00:18:06     91s] ADSU 0.551 -> 0.552. site 548467.000 -> 547555.000. GS 8.640
[02/16 00:18:06     91s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.079, REAL:0.077, MEM:2975.6M, EPOCH TIME: 1771222686.504392
[02/16 00:18:06     91s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2975.6M, EPOCH TIME: 1771222686.511735
[02/16 00:18:06     91s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2975.6M, EPOCH TIME: 1771222686.513659
[02/16 00:18:06     91s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2975.6M, EPOCH TIME: 1771222686.513733
[02/16 00:18:06     91s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.002, REAL:0.002, MEM:2975.6M, EPOCH TIME: 1771222686.513792
[02/16 00:18:06     91s] Initial padding reaches pin density 0.469 for top
[02/16 00:18:06     91s] InitPadU 0.552 -> 0.700 for top
[02/16 00:18:06     91s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[02/16 00:18:06     91s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2975.6M, EPOCH TIME: 1771222686.612694
[02/16 00:18:06     91s] Enable eGR PG blockage caching
[02/16 00:18:06     91s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2975.6M, EPOCH TIME: 1771222686.612878
[02/16 00:18:06     91s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:2975.6M, EPOCH TIME: 1771222686.612945
[02/16 00:18:06     91s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:06     91s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:06     91s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:2975.6M, EPOCH TIME: 1771222686.623953
[02/16 00:18:06     91s] no activity file in design. spp won't run.
[02/16 00:18:06     91s] [spp] 0
[02/16 00:18:06     91s] [adp] 0:1:1:3
[02/16 00:18:06     91s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.016, REAL:0.016, MEM:2975.6M, EPOCH TIME: 1771222686.640284
[02/16 00:18:06     91s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:06     91s] Clock gating cells determined by native netlist tracing.
[02/16 00:18:06     91s] no activity file in design. spp won't run.
[02/16 00:18:06     91s] no activity file in design. spp won't run.
[02/16 00:18:06     91s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:06     91s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:2975.6M, EPOCH TIME: 1771222686.646531
[02/16 00:18:06     91s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.010, REAL:0.010, MEM:2975.6M, EPOCH TIME: 1771222686.656075
[02/16 00:18:06     91s] === lastAutoLevel = 10 
[02/16 00:18:06     91s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2975.6M, EPOCH TIME: 1771222686.704889
[02/16 00:18:07     91s] OPERPROF:     Starting NP-Place at level 3, MEM:3135.6M, EPOCH TIME: 1771222687.800364
[02/16 00:18:08     92s] Iteration  1: Total net bbox = 1.931e+05 (1.56e+05 3.67e+04)
[02/16 00:18:08     92s]               Est.  stn bbox = 2.097e+05 (1.70e+05 3.97e+04)
[02/16 00:18:08     92s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 3039.6M
[02/16 00:18:08     92s] Iteration  2: Total net bbox = 1.931e+05 (1.56e+05 3.67e+04)
[02/16 00:18:08     92s]               Est.  stn bbox = 2.097e+05 (1.70e+05 3.97e+04)
[02/16 00:18:08     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3039.6M
[02/16 00:18:08     92s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:08     92s] OPERPROF:       Starting InitSKP at level 4, MEM:3039.6M, EPOCH TIME: 1771222688.310679
[02/16 00:18:08     92s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:08     92s] 
[02/16 00:18:08     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:18:08     92s] TLC MultiMap info (StdDelay):
[02/16 00:18:08     92s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:18:08     92s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:18:08     92s]  Setting StdDelay to: 6.1ps
[02/16 00:18:08     92s] 
[02/16 00:18:08     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:18:08     92s] 
[02/16 00:18:08     92s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:18:08     92s] 
[02/16 00:18:08     92s] TimeStamp Deleting Cell Server End ...
[02/16 00:18:08     92s] 
[02/16 00:18:08     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:18:08     92s] TLC MultiMap info (StdDelay):
[02/16 00:18:08     92s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:18:08     92s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:18:08     92s]  Setting StdDelay to: 6.1ps
[02/16 00:18:08     92s] 
[02/16 00:18:08     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:18:10     94s] 
[02/16 00:18:10     94s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:18:10     94s] 
[02/16 00:18:10     94s] TimeStamp Deleting Cell Server End ...
[02/16 00:18:10     94s] 
[02/16 00:18:10     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:18:10     94s] TLC MultiMap info (StdDelay):
[02/16 00:18:10     94s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:18:10     94s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:18:10     94s]  Setting StdDelay to: 6.1ps
[02/16 00:18:10     94s] 
[02/16 00:18:10     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:18:17    116s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:17    116s] *** Finished SKP initialization (cpu=0:00:23.6, real=0:00:09.0)***
[02/16 00:18:17    116s] OPERPROF:       Finished InitSKP at level 4, CPU:23.643, REAL:8.829, MEM:3560.9M, EPOCH TIME: 1771222697.139536
[02/16 00:18:18    117s] SKP will use view:
[02/16 00:18:18    117s]   view_tt
[02/16 00:18:18    118s] exp_mt_sequential is set from setPlaceMode option to 1
[02/16 00:18:18    118s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[02/16 00:18:18    118s] place_exp_mt_interval set to default 32
[02/16 00:18:18    118s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/16 00:18:18    121s] Iteration  3: Total net bbox = 1.366e+05 (9.48e+04 4.18e+04)
[02/16 00:18:18    121s]               Est.  stn bbox = 1.576e+05 (1.09e+05 4.87e+04)
[02/16 00:18:18    121s]               cpu = 0:00:29.0 real = 0:00:10.0 mem = 4087.9M
[02/16 00:18:18    121s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:25    157s] Iteration  4: Total net bbox = 2.236e+05 (1.41e+05 8.30e+04)
[02/16 00:18:25    157s]               Est.  stn bbox = 2.826e+05 (1.70e+05 1.12e+05)
[02/16 00:18:25    157s]               cpu = 0:00:35.8 real = 0:00:07.0 mem = 4119.9M
[02/16 00:18:25    157s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:25    157s] Iteration  5: Total net bbox = 2.236e+05 (1.41e+05 8.30e+04)
[02/16 00:18:25    157s]               Est.  stn bbox = 2.826e+05 (1.70e+05 1.12e+05)
[02/16 00:18:25    157s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4119.9M
[02/16 00:18:25    157s] OPERPROF:     Finished NP-Place at level 3, CPU:65.707, REAL:18.192, MEM:3991.9M, EPOCH TIME: 1771222705.991906
[02/16 00:18:26    157s] OPERPROF:   Finished NP-MAIN at level 2, CPU:66.078, REAL:19.355, MEM:3991.9M, EPOCH TIME: 1771222706.059668
[02/16 00:18:26    157s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3991.9M, EPOCH TIME: 1771222706.093433
[02/16 00:18:26    157s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:26    157s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 00:18:26    157s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:26    157s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.057, REAL:0.057, MEM:3991.9M, EPOCH TIME: 1771222706.150749
[02/16 00:18:26    157s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3991.9M, EPOCH TIME: 1771222706.164774
[02/16 00:18:26    157s] OPERPROF:     Starting NP-Place at level 3, MEM:4087.9M, EPOCH TIME: 1771222706.379435
[02/16 00:18:26    158s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:31    183s] Iteration  6: Total net bbox = 2.539e+05 (1.45e+05 1.09e+05)
[02/16 00:18:31    183s]               Est.  stn bbox = 3.247e+05 (1.77e+05 1.48e+05)
[02/16 00:18:31    183s]               cpu = 0:00:25.4 real = 0:00:05.0 mem = 4215.9M
[02/16 00:18:31    183s] OPERPROF:     Finished NP-Place at level 3, CPU:25.709, REAL:5.503, MEM:4119.9M, EPOCH TIME: 1771222711.882450
[02/16 00:18:31    183s] OPERPROF:   Finished NP-MAIN at level 2, CPU:26.454, REAL:5.822, MEM:3991.9M, EPOCH TIME: 1771222711.986763
[02/16 00:18:31    183s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3991.9M, EPOCH TIME: 1771222711.991906
[02/16 00:18:31    183s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:31    183s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 00:18:31    183s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:31    183s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.008, REAL:0.008, MEM:3991.9M, EPOCH TIME: 1771222711.999640
[02/16 00:18:31    183s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:32    183s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3991.9M, EPOCH TIME: 1771222712.001179
[02/16 00:18:32    183s] Starting Early Global Route rough congestion estimation: mem = 3991.9M
[02/16 00:18:32    183s] (I)      Initializing eGR engine (rough)
[02/16 00:18:32    183s] Set min layer with design mode ( 2 )
[02/16 00:18:32    183s] Set max layer with design mode ( 7 )
[02/16 00:18:32    183s] (I)      clean place blk overflow:
[02/16 00:18:32    183s] (I)      H : enabled 0.60 0
[02/16 00:18:32    183s] (I)      V : enabled 0.60 0
[02/16 00:18:32    183s] (I)      Initializing eGR engine (rough)
[02/16 00:18:32    183s] Set min layer with design mode ( 2 )
[02/16 00:18:32    183s] Set max layer with design mode ( 7 )
[02/16 00:18:32    183s] (I)      clean place blk overflow:
[02/16 00:18:32    183s] (I)      H : enabled 0.60 0
[02/16 00:18:32    183s] (I)      V : enabled 0.60 0
[02/16 00:18:32    183s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.63 MB )
[02/16 00:18:32    183s] (I)      Running eGR Rough flow
[02/16 00:18:32    183s] (I)      # wire layers (front) : 11
[02/16 00:18:32    183s] (I)      # wire layers (back)  : 0
[02/16 00:18:32    183s] (I)      min wire layer : 1
[02/16 00:18:32    183s] (I)      max wire layer : 10
[02/16 00:18:32    183s] (I)      # cut layers (front) : 10
[02/16 00:18:32    183s] (I)      # cut layers (back)  : 0
[02/16 00:18:32    183s] (I)      min cut layer : 1
[02/16 00:18:32    183s] (I)      max cut layer : 9
[02/16 00:18:32    183s] (I)      ================================ Layers ================================
[02/16 00:18:32    183s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:32    183s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:18:32    183s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:32    183s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:18:32    183s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:18:32    183s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:18:32    183s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:18:32    183s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:18:32    183s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:18:32    183s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:18:32    183s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:18:32    183s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:18:32    183s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:18:32    183s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:18:32    183s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:32    183s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:18:32    183s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:18:32    183s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:18:32    183s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:18:32    183s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:32    183s] (I)      Started Import and model ( Curr Mem: 3.63 MB )
[02/16 00:18:32    184s] (I)      == Non-default Options ==
[02/16 00:18:32    184s] (I)      Print mode                                         : 2
[02/16 00:18:32    184s] (I)      Stop if highly congested                           : false
[02/16 00:18:32    184s] (I)      Local connection modeling                          : true
[02/16 00:18:32    184s] (I)      Maximum routing layer                              : 7
[02/16 00:18:32    184s] (I)      Top routing layer                                  : 7
[02/16 00:18:32    184s] (I)      Assign partition pins                              : false
[02/16 00:18:32    184s] (I)      Support large GCell                                : true
[02/16 00:18:32    184s] (I)      Number of threads                                  : 8
[02/16 00:18:32    184s] (I)      Number of rows per GCell                           : 21
[02/16 00:18:32    184s] (I)      Max num rows per GCell                             : 32
[02/16 00:18:32    184s] (I)      Route tie net to shape                             : auto
[02/16 00:18:32    184s] (I)      Method to set GCell size                           : row
[02/16 00:18:32    184s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:18:32    184s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:18:32    184s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:32    184s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:32    184s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:32    184s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:32    184s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:32    184s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:32    184s] (I)      ============== Pin Summary ==============
[02/16 00:18:32    184s] (I)      +-------+--------+---------+------------+
[02/16 00:18:32    184s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:18:32    184s] (I)      +-------+--------+---------+------------+
[02/16 00:18:32    184s] (I)      |     1 | 107137 |   90.94 |        Pin |
[02/16 00:18:32    184s] (I)      |     2 |  10671 |    9.06 | Pin access |
[02/16 00:18:32    184s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:18:32    184s] (I)      |     4 |      0 |    0.00 |      Other |
[02/16 00:18:32    184s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:18:32    184s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:18:32    184s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:18:32    184s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:18:32    184s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:18:32    184s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:18:32    184s] (I)      +-------+--------+---------+------------+
[02/16 00:18:32    184s] (I)      Custom ignore net properties:
[02/16 00:18:32    184s] (I)      1 : NotLegal
[02/16 00:18:32    184s] (I)      Default ignore net properties:
[02/16 00:18:32    184s] (I)      1 : Special
[02/16 00:18:32    184s] (I)      2 : Analog
[02/16 00:18:32    184s] (I)      3 : Fixed
[02/16 00:18:32    184s] (I)      4 : Skipped
[02/16 00:18:32    184s] (I)      5 : MixedSignal
[02/16 00:18:32    184s] (I)      Prerouted net properties:
[02/16 00:18:32    184s] (I)      1 : NotLegal
[02/16 00:18:32    184s] (I)      2 : Special
[02/16 00:18:32    184s] (I)      3 : Analog
[02/16 00:18:32    184s] (I)      4 : Fixed
[02/16 00:18:32    184s] (I)      5 : Skipped
[02/16 00:18:32    184s] (I)      6 : MixedSignal
[02/16 00:18:32    184s] (I)      Early global route reroute all routable nets
[02/16 00:18:32    184s] (I)      Use row-based GCell size
[02/16 00:18:32    184s] (I)      Use row-based GCell align
[02/16 00:18:32    184s] (I)      layer 0 area = 170496
[02/16 00:18:32    184s] (I)      layer 1 area = 170496
[02/16 00:18:32    184s] (I)      layer 2 area = 170496
[02/16 00:18:32    184s] (I)      layer 3 area = 512000
[02/16 00:18:32    184s] (I)      layer 4 area = 512000
[02/16 00:18:32    184s] (I)      layer 5 area = 560000
[02/16 00:18:32    184s] (I)      layer 6 area = 560000
[02/16 00:18:32    184s] (I)      GCell unit size   : 4320
[02/16 00:18:32    184s] (I)      GCell multiplier  : 21
[02/16 00:18:32    184s] (I)      GCell row height  : 4320
[02/16 00:18:32    184s] (I)      Actual row height : 4320
[02/16 00:18:32    184s] (I)      GCell align ref   : 24768 24768
[02/16 00:18:32    184s] missing default track structure on layer 1
[02/16 00:18:32    184s] (I)      Track table information for default rule: 
[02/16 00:18:32    184s] (I)      M1 has no routable track
[02/16 00:18:32    184s] (I)      M2 has non-uniform track structure
[02/16 00:18:32    184s] (I)      M3 has single uniform track structure
[02/16 00:18:32    184s] (I)      M4 has single uniform track structure
[02/16 00:18:32    184s] (I)      M5 has single uniform track structure
[02/16 00:18:32    184s] (I)      M6 has single uniform track structure
[02/16 00:18:32    184s] (I)      M7 has single uniform track structure
[02/16 00:18:32    184s] (I)      M8 has single uniform track structure
[02/16 00:18:32    184s] (I)      M9 has single uniform track structure
[02/16 00:18:32    184s] (I)      Pad has single uniform track structure
[02/16 00:18:32    184s] (I)      ============== Default via ===============
[02/16 00:18:32    184s] (I)      +---+------------------+-----------------+
[02/16 00:18:32    184s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:18:32    184s] (I)      +---+------------------+-----------------+
[02/16 00:18:32    184s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:18:32    184s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:18:32    184s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:18:32    184s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:18:32    184s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:18:32    184s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:18:32    184s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:18:32    184s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:18:32    184s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:18:32    184s] (I)      +---+------------------+-----------------+
[02/16 00:18:32    184s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:18:32    184s] (I)      Read 1667 PG shapes
[02/16 00:18:32    184s] (I)      Read 0 clock shapes
[02/16 00:18:32    184s] (I)      Read 0 other shapes
[02/16 00:18:32    184s] (I)      #Routing Blockages  : 0
[02/16 00:18:32    184s] (I)      #Bump Blockages     : 0
[02/16 00:18:32    184s] (I)      #Instance Blockages : 43284
[02/16 00:18:32    184s] (I)      #PG Blockages       : 1667
[02/16 00:18:32    184s] (I)      #Halo Blockages     : 0
[02/16 00:18:32    184s] (I)      #Boundary Blockages : 0
[02/16 00:18:32    184s] (I)      #Clock Blockages    : 0
[02/16 00:18:32    184s] (I)      #Other Blockages    : 0
[02/16 00:18:32    184s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:18:32    184s] (I)      #prerouted nets         : 0
[02/16 00:18:32    184s] (I)      #prerouted special nets : 0
[02/16 00:18:32    184s] (I)      #prerouted wires        : 0
[02/16 00:18:32    184s] (I)      Read 31899 nets ( ignored 0 )
[02/16 00:18:32    184s] (I)        Front-side 31899 ( ignored 0 )
[02/16 00:18:32    184s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:18:32    184s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:18:32    184s] (I)      handle routing halo
[02/16 00:18:32    184s] (I)      Reading macro buffers
[02/16 00:18:32    184s] (I)      Number of macro buffers: 0
[02/16 00:18:32    184s] (I)      early_global_route_priority property id does not exist.
[02/16 00:18:32    184s] (I)      Read Num Blocks=46499  Num Prerouted Wires=0  Num CS=0
[02/16 00:18:32    184s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 0
[02/16 00:18:32    184s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 0
[02/16 00:18:32    184s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 0
[02/16 00:18:32    184s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:18:32    184s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 0
[02/16 00:18:32    184s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:18:32    184s] (I)      Track adjustment: Reducing 4913 tracks (15.00%) for Layer4
[02/16 00:18:32    184s] (I)      Track adjustment: Reducing 4913 tracks (15.00%) for Layer5
[02/16 00:18:32    184s] (I)      Track adjustment: Reducing 3689 tracks (15.00%) for Layer6
[02/16 00:18:32    184s] (I)      Track adjustment: Reducing 3689 tracks (15.00%) for Layer7
[02/16 00:18:32    184s] (I)      Number of ignored nets                =      0
[02/16 00:18:32    184s] (I)      Number of connected nets              =      0
[02/16 00:18:32    184s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:18:32    184s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/16 00:18:32    184s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:18:32    184s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:18:32    184s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:18:32    184s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:18:32    184s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:18:32    184s] (I)      There are 1 clock nets ( 0 with NDR ).
[02/16 00:18:32    184s] (I)      Ndr track 0 does not exist
[02/16 00:18:32    184s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:18:32    184s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:18:32    184s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:18:32    184s] (I)      Site width          :   864  (dbu)
[02/16 00:18:32    184s] (I)      Row height          :  4320  (dbu)
[02/16 00:18:32    184s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:18:32    184s] (I)      GCell width         : 90720  (dbu)
[02/16 00:18:32    184s] (I)      GCell height        : 90720  (dbu)
[02/16 00:18:32    184s] (I)      Grid                :    17    17     7
[02/16 00:18:32    184s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:18:32    184s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:18:32    184s] (I)      Vertical capacity   :     0     0 90720     0 90720     0 90720
[02/16 00:18:32    184s] (I)      Horizontal capacity :     0 90720     0 90720     0 90720     0
[02/16 00:18:32    184s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:18:32    184s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:18:32    184s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:18:32    184s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:18:32    184s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:18:32    184s] (I)      Num tracks per GCell: 157.50 157.50 157.50 118.12 118.12 88.59 88.59
[02/16 00:18:32    184s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:18:32    184s] (I)      --------------------------------------------------------
[02/16 00:18:32    184s] 
[02/16 00:18:32    184s] (I)      ============ Routing rule table ============
[02/16 00:18:32    184s] (I)      Rule id: 0  Rule name: (Default)  Nets: 31899
[02/16 00:18:32    184s] (I)      ========================================
[02/16 00:18:32    184s] (I)      
[02/16 00:18:32    184s] (I)      ==== NDR : (Default) ====
[02/16 00:18:32    184s] (I)      +--------------+--------+
[02/16 00:18:32    184s] (I)      |           ID |      0 |
[02/16 00:18:32    184s] (I)      |      Default |    yes |
[02/16 00:18:32    184s] (I)      |  Clk Special |     no |
[02/16 00:18:32    184s] (I)      | Hard spacing |     no |
[02/16 00:18:32    184s] (I)      |    NDR track | (none) |
[02/16 00:18:32    184s] (I)      |      NDR via | (none) |
[02/16 00:18:32    184s] (I)      |  Extra space |      0 |
[02/16 00:18:32    184s] (I)      |      Shields |      0 |
[02/16 00:18:32    184s] (I)      |   Demand (H) |      1 |
[02/16 00:18:32    184s] (I)      |   Demand (V) |      1 |
[02/16 00:18:32    184s] (I)      |        #Nets |  31899 |
[02/16 00:18:32    184s] (I)      +--------------+--------+
[02/16 00:18:32    184s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:18:32    184s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:18:32    184s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:18:32    184s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:18:32    184s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:18:32    184s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:18:32    184s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:18:32    184s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:18:32    184s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:18:32    184s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:18:32    184s] (I)      =============== Blocked Tracks ===============
[02/16 00:18:32    184s] (I)      +-------+---------+----------+---------------+
[02/16 00:18:32    184s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:18:32    184s] (I)      +-------+---------+----------+---------------+
[02/16 00:18:32    184s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:18:32    184s] (I)      |     2 |   40732 |    17626 |        43.27% |
[02/16 00:18:32    184s] (I)      |     3 |   43707 |     4648 |        10.63% |
[02/16 00:18:32    184s] (I)      |     4 |   32776 |     6545 |        19.97% |
[02/16 00:18:32    184s] (I)      |     5 |   32776 |        0 |         0.00% |
[02/16 00:18:32    184s] (I)      |     6 |   24582 |     2886 |        11.74% |
[02/16 00:18:32    184s] (I)      |     7 |   24582 |     2888 |        11.75% |
[02/16 00:18:32    184s] (I)      +-------+---------+----------+---------------+
[02/16 00:18:32    184s] (I)      Finished Import and model ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 3.69 MB )
[02/16 00:18:32    184s] (I)      Reset routing kernel
[02/16 00:18:32    184s] (I)      numLocalWires=149591  numGlobalNetBranches=31923  numLocalNetBranches=42971
[02/16 00:18:32    184s] (I)      totalPins=118141  totalGlobalPin=17976 (15.22%)
[02/16 00:18:32    184s] (I)      total 2D Cap : 164104 = (73688 H, 90416 V)
[02/16 00:18:32    184s] (I)      total 2D Demand : 5203 = (5203 H, 0 V)
[02/16 00:18:32    184s] (I)      init route region map
[02/16 00:18:32    184s] (I)      #blocked GCells = 0
[02/16 00:18:32    184s] (I)      #regions = 1
[02/16 00:18:32    184s] (I)      init safety region map
[02/16 00:18:32    184s] (I)      #blocked GCells = 0
[02/16 00:18:32    184s] (I)      #regions = 1
[02/16 00:18:32    184s] (I)      
[02/16 00:18:32    184s] (I)      ============  Phase 1a Route ============
[02/16 00:18:32    184s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:18:32    184s] (I)      Usage: 14099 = (8105 H, 5994 V) = (11.00% H, 6.63% V) = (1.838e+05um H, 1.359e+05um V)
[02/16 00:18:32    184s] (I)      
[02/16 00:18:32    184s] (I)      ============  Phase 1b Route ============
[02/16 00:18:32    184s] (I)      Usage: 14099 = (8105 H, 5994 V) = (11.00% H, 6.63% V) = (1.838e+05um H, 1.359e+05um V)
[02/16 00:18:32    184s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/16 00:18:32    184s] 
[02/16 00:18:32    184s] (I)      Updating congestion map
[02/16 00:18:32    184s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:18:32    184s] (I)      Finished Early Global Route kernel ( CPU: 0.63 sec, Real: 0.53 sec, Curr Mem: 3.69 MB )
[02/16 00:18:32    184s] Finished Early Global Route rough congestion estimation: mem = 4039.9M
[02/16 00:18:32    184s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.666, REAL:0.559, MEM:4039.9M, EPOCH TIME: 1771222712.560076
[02/16 00:18:32    184s] earlyGlobalRoute rough estimation gcell size 21 row height
[02/16 00:18:32    184s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:32    184s] OPERPROF:   Starting CDPad at level 2, MEM:4039.9M, EPOCH TIME: 1771222712.561255
[02/16 00:18:32    184s] CDPadU 0.700 -> 0.700. R=0.552, N=31489, GS=22.680
[02/16 00:18:32    184s] OPERPROF:   Finished CDPad at level 2, CPU:0.238, REAL:0.099, MEM:4071.9M, EPOCH TIME: 1771222712.660267
[02/16 00:18:32    184s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4071.9M, EPOCH TIME: 1771222712.667022
[02/16 00:18:32    185s] OPERPROF:     Starting NP-Place at level 3, MEM:4167.9M, EPOCH TIME: 1771222712.808424
[02/16 00:18:33    185s] OPERPROF:     Finished NP-Place at level 3, CPU:0.613, REAL:0.212, MEM:4199.9M, EPOCH TIME: 1771222713.020052
[02/16 00:18:33    185s] OPERPROF:   Finished NP-MAIN at level 2, CPU:1.154, REAL:0.406, MEM:4071.9M, EPOCH TIME: 1771222713.073014
[02/16 00:18:33    185s] Global placement CDP skipped at cutLevel 7.
[02/16 00:18:33    186s] Iteration  7: Total net bbox = 2.638e+05 (1.53e+05 1.10e+05)
[02/16 00:18:33    186s]               Est.  stn bbox = 3.346e+05 (1.85e+05 1.49e+05)
[02/16 00:18:33    186s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 4071.9M
[02/16 00:18:33    186s] Iteration  8: Total net bbox = 2.638e+05 (1.53e+05 1.10e+05)
[02/16 00:18:33    186s]               Est.  stn bbox = 3.346e+05 (1.85e+05 1.49e+05)
[02/16 00:18:33    186s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4071.9M
[02/16 00:18:33    186s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4071.9M, EPOCH TIME: 1771222713.302363
[02/16 00:18:33    186s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:33    186s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 00:18:33    186s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:33    186s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.005, REAL:0.005, MEM:4071.9M, EPOCH TIME: 1771222713.306977
[02/16 00:18:33    186s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4071.9M, EPOCH TIME: 1771222713.314792
[02/16 00:18:33    186s] OPERPROF:     Starting NP-Place at level 3, MEM:4167.9M, EPOCH TIME: 1771222713.465430
[02/16 00:18:33    186s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:38    212s] OPERPROF:     Finished NP-Place at level 3, CPU:25.664, REAL:5.404, MEM:4199.9M, EPOCH TIME: 1771222718.868969
[02/16 00:18:38    212s] OPERPROF:   Finished NP-MAIN at level 2, CPU:26.254, REAL:5.637, MEM:4071.9M, EPOCH TIME: 1771222718.952194
[02/16 00:18:38    212s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4071.9M, EPOCH TIME: 1771222718.958226
[02/16 00:18:38    212s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:38    212s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 00:18:38    212s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:38    212s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.006, REAL:0.006, MEM:4071.9M, EPOCH TIME: 1771222718.964694
[02/16 00:18:38    212s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:38    212s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:4071.9M, EPOCH TIME: 1771222718.965777
[02/16 00:18:38    212s] Starting Early Global Route rough congestion estimation: mem = 4071.9M
[02/16 00:18:38    212s] (I)      Initializing eGR engine (rough)
[02/16 00:18:38    212s] Set min layer with design mode ( 2 )
[02/16 00:18:38    212s] Set max layer with design mode ( 7 )
[02/16 00:18:38    212s] (I)      clean place blk overflow:
[02/16 00:18:38    212s] (I)      H : enabled 0.60 0
[02/16 00:18:38    212s] (I)      V : enabled 0.60 0
[02/16 00:18:38    212s] (I)      Initializing eGR engine (rough)
[02/16 00:18:38    212s] Set min layer with design mode ( 2 )
[02/16 00:18:38    212s] Set max layer with design mode ( 7 )
[02/16 00:18:38    212s] (I)      clean place blk overflow:
[02/16 00:18:38    212s] (I)      H : enabled 0.60 0
[02/16 00:18:38    212s] (I)      V : enabled 0.60 0
[02/16 00:18:38    212s] (I)      Started Early Global Route kernel ( Curr Mem: 3.72 MB )
[02/16 00:18:38    212s] (I)      Running eGR Rough flow
[02/16 00:18:38    212s] (I)      # wire layers (front) : 11
[02/16 00:18:38    212s] (I)      # wire layers (back)  : 0
[02/16 00:18:38    212s] (I)      min wire layer : 1
[02/16 00:18:38    212s] (I)      max wire layer : 10
[02/16 00:18:38    212s] (I)      # cut layers (front) : 10
[02/16 00:18:38    212s] (I)      # cut layers (back)  : 0
[02/16 00:18:38    212s] (I)      min cut layer : 1
[02/16 00:18:38    212s] (I)      max cut layer : 9
[02/16 00:18:38    212s] (I)      ================================ Layers ================================
[02/16 00:18:38    212s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:38    212s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:18:38    212s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:38    212s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:18:38    212s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:18:38    212s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:18:38    212s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:18:38    212s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:18:38    212s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:18:38    212s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:18:38    212s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:18:38    212s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:18:38    212s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:18:38    212s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:18:38    212s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:38    212s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:18:38    212s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:18:38    212s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:18:38    212s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:18:38    212s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:38    212s] (I)      Started Import and model ( Curr Mem: 3.72 MB )
[02/16 00:18:39    212s] (I)      == Non-default Options ==
[02/16 00:18:39    212s] (I)      Print mode                                         : 2
[02/16 00:18:39    212s] (I)      Stop if highly congested                           : false
[02/16 00:18:39    212s] (I)      Local connection modeling                          : true
[02/16 00:18:39    212s] (I)      Maximum routing layer                              : 7
[02/16 00:18:39    212s] (I)      Top routing layer                                  : 7
[02/16 00:18:39    212s] (I)      Assign partition pins                              : false
[02/16 00:18:39    212s] (I)      Support large GCell                                : true
[02/16 00:18:39    212s] (I)      Number of threads                                  : 8
[02/16 00:18:39    212s] (I)      Number of rows per GCell                           : 11
[02/16 00:18:39    212s] (I)      Max num rows per GCell                             : 32
[02/16 00:18:39    212s] (I)      Route tie net to shape                             : auto
[02/16 00:18:39    212s] (I)      Method to set GCell size                           : row
[02/16 00:18:39    212s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:18:39    212s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:18:39    212s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:39    212s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:39    212s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:39    212s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:39    212s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:39    212s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:39    212s] (I)      ============== Pin Summary ==============
[02/16 00:18:39    212s] (I)      +-------+--------+---------+------------+
[02/16 00:18:39    212s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:18:39    212s] (I)      +-------+--------+---------+------------+
[02/16 00:18:39    212s] (I)      |     1 | 107137 |   90.94 |        Pin |
[02/16 00:18:39    212s] (I)      |     2 |  10671 |    9.06 | Pin access |
[02/16 00:18:39    212s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:18:39    212s] (I)      |     4 |      0 |    0.00 |      Other |
[02/16 00:18:39    212s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:18:39    212s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:18:39    212s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:18:39    212s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:18:39    212s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:18:39    212s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:18:39    212s] (I)      +-------+--------+---------+------------+
[02/16 00:18:39    212s] (I)      Custom ignore net properties:
[02/16 00:18:39    212s] (I)      1 : NotLegal
[02/16 00:18:39    212s] (I)      Default ignore net properties:
[02/16 00:18:39    212s] (I)      1 : Special
[02/16 00:18:39    212s] (I)      2 : Analog
[02/16 00:18:39    212s] (I)      3 : Fixed
[02/16 00:18:39    212s] (I)      4 : Skipped
[02/16 00:18:39    212s] (I)      5 : MixedSignal
[02/16 00:18:39    212s] (I)      Prerouted net properties:
[02/16 00:18:39    212s] (I)      1 : NotLegal
[02/16 00:18:39    212s] (I)      2 : Special
[02/16 00:18:39    212s] (I)      3 : Analog
[02/16 00:18:39    212s] (I)      4 : Fixed
[02/16 00:18:39    212s] (I)      5 : Skipped
[02/16 00:18:39    212s] (I)      6 : MixedSignal
[02/16 00:18:39    212s] (I)      Early global route reroute all routable nets
[02/16 00:18:39    212s] (I)      Use row-based GCell size
[02/16 00:18:39    212s] (I)      Use row-based GCell align
[02/16 00:18:39    212s] (I)      layer 0 area = 170496
[02/16 00:18:39    212s] (I)      layer 1 area = 170496
[02/16 00:18:39    212s] (I)      layer 2 area = 170496
[02/16 00:18:39    212s] (I)      layer 3 area = 512000
[02/16 00:18:39    212s] (I)      layer 4 area = 512000
[02/16 00:18:39    212s] (I)      layer 5 area = 560000
[02/16 00:18:39    212s] (I)      layer 6 area = 560000
[02/16 00:18:39    212s] (I)      GCell unit size   : 4320
[02/16 00:18:39    212s] (I)      GCell multiplier  : 11
[02/16 00:18:39    212s] (I)      GCell row height  : 4320
[02/16 00:18:39    212s] (I)      Actual row height : 4320
[02/16 00:18:39    212s] (I)      GCell align ref   : 24768 24768
[02/16 00:18:39    212s] missing default track structure on layer 1
[02/16 00:18:39    212s] (I)      Track table information for default rule: 
[02/16 00:18:39    212s] (I)      M1 has no routable track
[02/16 00:18:39    212s] (I)      M2 has non-uniform track structure
[02/16 00:18:39    212s] (I)      M3 has single uniform track structure
[02/16 00:18:39    212s] (I)      M4 has single uniform track structure
[02/16 00:18:39    212s] (I)      M5 has single uniform track structure
[02/16 00:18:39    212s] (I)      M6 has single uniform track structure
[02/16 00:18:39    212s] (I)      M7 has single uniform track structure
[02/16 00:18:39    212s] (I)      M8 has single uniform track structure
[02/16 00:18:39    212s] (I)      M9 has single uniform track structure
[02/16 00:18:39    212s] (I)      Pad has single uniform track structure
[02/16 00:18:39    212s] (I)      ============== Default via ===============
[02/16 00:18:39    212s] (I)      +---+------------------+-----------------+
[02/16 00:18:39    212s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:18:39    212s] (I)      +---+------------------+-----------------+
[02/16 00:18:39    212s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:18:39    212s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:18:39    212s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:18:39    212s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:18:39    212s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:18:39    212s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:18:39    212s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:18:39    212s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:18:39    212s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:18:39    212s] (I)      +---+------------------+-----------------+
[02/16 00:18:39    212s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:18:39    212s] (I)      Read 1667 PG shapes from cache
[02/16 00:18:39    212s] (I)      Read 0 clock shapes
[02/16 00:18:39    212s] (I)      Read 0 other shapes
[02/16 00:18:39    212s] (I)      #Routing Blockages  : 0
[02/16 00:18:39    212s] (I)      #Bump Blockages     : 0
[02/16 00:18:39    212s] (I)      #Instance Blockages : 43284
[02/16 00:18:39    212s] (I)      #PG Blockages       : 1667
[02/16 00:18:39    212s] (I)      #Halo Blockages     : 0
[02/16 00:18:39    212s] (I)      #Boundary Blockages : 0
[02/16 00:18:39    212s] (I)      #Clock Blockages    : 0
[02/16 00:18:39    212s] (I)      #Other Blockages    : 0
[02/16 00:18:39    212s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:18:39    212s] (I)      #prerouted nets         : 0
[02/16 00:18:39    212s] (I)      #prerouted special nets : 0
[02/16 00:18:39    212s] (I)      #prerouted wires        : 0
[02/16 00:18:39    212s] (I)      Read 31899 nets ( ignored 0 )
[02/16 00:18:39    212s] (I)        Front-side 31899 ( ignored 0 )
[02/16 00:18:39    212s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:18:39    212s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:18:39    212s] (I)      handle routing halo
[02/16 00:18:39    212s] (I)      Reading macro buffers
[02/16 00:18:39    212s] (I)      Number of macro buffers: 0
[02/16 00:18:39    212s] (I)      early_global_route_priority property id does not exist.
[02/16 00:18:39    212s] (I)      Read Num Blocks=46499  Num Prerouted Wires=0  Num CS=0
[02/16 00:18:39    212s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 0
[02/16 00:18:39    212s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 0
[02/16 00:18:39    212s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 0
[02/16 00:18:39    212s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:18:39    212s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 0
[02/16 00:18:39    212s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:18:39    212s] (I)      Track adjustment: Reducing 9248 tracks (15.00%) for Layer4
[02/16 00:18:39    212s] (I)      Track adjustment: Reducing 9248 tracks (15.00%) for Layer5
[02/16 00:18:39    212s] (I)      Track adjustment: Reducing 6944 tracks (15.00%) for Layer6
[02/16 00:18:39    212s] (I)      Track adjustment: Reducing 6944 tracks (15.00%) for Layer7
[02/16 00:18:39    212s] (I)      Number of ignored nets                =      0
[02/16 00:18:39    212s] (I)      Number of connected nets              =      0
[02/16 00:18:39    212s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:18:39    212s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/16 00:18:39    212s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:18:39    212s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:18:39    212s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:18:39    212s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:18:39    212s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:18:39    212s] (I)      There are 1 clock nets ( 0 with NDR ).
[02/16 00:18:39    212s] (I)      Ndr track 0 does not exist
[02/16 00:18:39    212s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:18:39    212s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:18:39    212s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:18:39    212s] (I)      Site width          :   864  (dbu)
[02/16 00:18:39    212s] (I)      Row height          :  4320  (dbu)
[02/16 00:18:39    212s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:18:39    212s] (I)      GCell width         : 47520  (dbu)
[02/16 00:18:39    212s] (I)      GCell height        : 47520  (dbu)
[02/16 00:18:39    212s] (I)      Grid                :    32    32     7
[02/16 00:18:39    212s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:18:39    212s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:18:39    212s] (I)      Vertical capacity   :     0     0 47520     0 47520     0 47520
[02/16 00:18:39    212s] (I)      Horizontal capacity :     0 47520     0 47520     0 47520     0
[02/16 00:18:39    212s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:18:39    212s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:18:39    212s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:18:39    212s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:18:39    212s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:18:39    212s] (I)      Num tracks per GCell: 82.50 82.50 82.50 61.88 61.88 46.41 46.41
[02/16 00:18:39    212s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:18:39    212s] (I)      --------------------------------------------------------
[02/16 00:18:39    212s] 
[02/16 00:18:39    212s] (I)      ============ Routing rule table ============
[02/16 00:18:39    212s] (I)      Rule id: 0  Rule name: (Default)  Nets: 31899
[02/16 00:18:39    212s] (I)      ========================================
[02/16 00:18:39    212s] (I)      
[02/16 00:18:39    212s] (I)      ==== NDR : (Default) ====
[02/16 00:18:39    212s] (I)      +--------------+--------+
[02/16 00:18:39    212s] (I)      |           ID |      0 |
[02/16 00:18:39    212s] (I)      |      Default |    yes |
[02/16 00:18:39    212s] (I)      |  Clk Special |     no |
[02/16 00:18:39    212s] (I)      | Hard spacing |     no |
[02/16 00:18:39    212s] (I)      |    NDR track | (none) |
[02/16 00:18:39    212s] (I)      |      NDR via | (none) |
[02/16 00:18:39    212s] (I)      |  Extra space |      0 |
[02/16 00:18:39    212s] (I)      |      Shields |      0 |
[02/16 00:18:39    212s] (I)      |   Demand (H) |      1 |
[02/16 00:18:39    212s] (I)      |   Demand (V) |      1 |
[02/16 00:18:39    212s] (I)      |        #Nets |  31899 |
[02/16 00:18:39    212s] (I)      +--------------+--------+
[02/16 00:18:39    212s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:18:39    212s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:18:39    212s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:18:39    212s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:18:39    212s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:18:39    212s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:18:39    212s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:18:39    212s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:18:39    212s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:18:39    212s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:18:39    212s] (I)      =============== Blocked Tracks ===============
[02/16 00:18:39    212s] (I)      +-------+---------+----------+---------------+
[02/16 00:18:39    212s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:18:39    212s] (I)      +-------+---------+----------+---------------+
[02/16 00:18:39    212s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:18:39    212s] (I)      |     2 |   76672 |    30316 |        39.54% |
[02/16 00:18:39    212s] (I)      |     3 |   82272 |     8456 |        10.28% |
[02/16 00:18:39    212s] (I)      |     4 |   61696 |    11935 |        19.34% |
[02/16 00:18:39    212s] (I)      |     5 |   61696 |        0 |         0.00% |
[02/16 00:18:39    212s] (I)      |     6 |   46272 |     4329 |         9.36% |
[02/16 00:18:39    212s] (I)      |     7 |   46272 |     4332 |         9.36% |
[02/16 00:18:39    212s] (I)      +-------+---------+----------+---------------+
[02/16 00:18:39    212s] (I)      Finished Import and model ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 3.72 MB )
[02/16 00:18:39    212s] (I)      Reset routing kernel
[02/16 00:18:39    212s] (I)      numLocalWires=123900  numGlobalNetBranches=33450  numLocalNetBranches=28573
[02/16 00:18:39    212s] (I)      totalPins=118141  totalGlobalPin=36783 (31.13%)
[02/16 00:18:39    213s] (I)      total 2D Cap : 307859 = (137741 H, 170118 V)
[02/16 00:18:39    213s] (I)      total 2D Demand : 8300 = (8300 H, 0 V)
[02/16 00:18:39    213s] (I)      init route region map
[02/16 00:18:39    213s] (I)      #blocked GCells = 0
[02/16 00:18:39    213s] (I)      #regions = 1
[02/16 00:18:39    213s] (I)      init safety region map
[02/16 00:18:39    213s] (I)      #blocked GCells = 0
[02/16 00:18:39    213s] (I)      #regions = 1
[02/16 00:18:39    213s] (I)      
[02/16 00:18:39    213s] (I)      ============  Phase 1a Route ============
[02/16 00:18:39    213s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:18:39    213s] (I)      Usage: 32464 = (18213 H, 14251 V) = (13.22% H, 8.38% V) = (2.164e+05um H, 1.693e+05um V)
[02/16 00:18:39    213s] (I)      
[02/16 00:18:39    213s] (I)      ============  Phase 1b Route ============
[02/16 00:18:39    213s] (I)      Usage: 32464 = (18213 H, 14251 V) = (13.22% H, 8.38% V) = (2.164e+05um H, 1.693e+05um V)
[02/16 00:18:39    213s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/16 00:18:39    213s] 
[02/16 00:18:39    213s] (I)      Updating congestion map
[02/16 00:18:39    213s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:18:39    213s] (I)      Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.53 sec, Curr Mem: 3.73 MB )
[02/16 00:18:39    213s] Finished Early Global Route rough congestion estimation: mem = 4071.9M
[02/16 00:18:39    213s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.685, REAL:0.561, MEM:4071.9M, EPOCH TIME: 1771222719.526724
[02/16 00:18:39    213s] earlyGlobalRoute rough estimation gcell size 11 row height
[02/16 00:18:39    213s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:39    213s] OPERPROF:   Starting CDPad at level 2, MEM:4071.9M, EPOCH TIME: 1771222719.528314
[02/16 00:18:39    213s] CDPadU 0.700 -> 0.700. R=0.552, N=31489, GS=11.880
[02/16 00:18:39    213s] OPERPROF:   Finished CDPad at level 2, CPU:0.305, REAL:0.127, MEM:4071.9M, EPOCH TIME: 1771222719.655201
[02/16 00:18:39    213s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4071.9M, EPOCH TIME: 1771222719.661915
[02/16 00:18:39    213s] OPERPROF:     Starting NP-Place at level 3, MEM:4167.9M, EPOCH TIME: 1771222719.824490
[02/16 00:18:40    214s] OPERPROF:     Finished NP-Place at level 3, CPU:0.605, REAL:0.198, MEM:4199.9M, EPOCH TIME: 1771222720.022866
[02/16 00:18:40    214s] OPERPROF:   Finished NP-MAIN at level 2, CPU:1.190, REAL:0.414, MEM:4071.9M, EPOCH TIME: 1771222720.076232
[02/16 00:18:40    214s] Global placement CDP skipped at cutLevel 9.
[02/16 00:18:40    214s] Iteration  9: Total net bbox = 2.941e+05 (1.67e+05 1.27e+05)
[02/16 00:18:40    214s]               Est.  stn bbox = 3.679e+05 (1.99e+05 1.69e+05)
[02/16 00:18:40    214s]               cpu = 0:00:28.6 real = 0:00:07.0 mem = 4071.9M
[02/16 00:18:40    214s] Iteration 10: Total net bbox = 2.941e+05 (1.67e+05 1.27e+05)
[02/16 00:18:40    214s]               Est.  stn bbox = 3.679e+05 (1.99e+05 1.69e+05)
[02/16 00:18:40    214s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4071.9M
[02/16 00:18:40    214s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4071.9M, EPOCH TIME: 1771222720.291015
[02/16 00:18:40    214s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:40    214s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 00:18:40    214s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:40    214s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.006, REAL:0.006, MEM:4071.9M, EPOCH TIME: 1771222720.297119
[02/16 00:18:40    214s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4071.9M, EPOCH TIME: 1771222720.302869
[02/16 00:18:40    215s] OPERPROF:     Starting NP-Place at level 3, MEM:4167.9M, EPOCH TIME: 1771222720.468641
[02/16 00:18:40    215s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:43    228s] OPERPROF:     Finished NP-Place at level 3, CPU:13.390, REAL:2.691, MEM:4199.9M, EPOCH TIME: 1771222723.159144
[02/16 00:18:43    228s] OPERPROF:   Finished NP-MAIN at level 2, CPU:14.023, REAL:2.928, MEM:4071.9M, EPOCH TIME: 1771222723.230841
[02/16 00:18:43    228s] Adjust Halo Group For DCLS Group
[02/16 00:18:43    228s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4071.9M, EPOCH TIME: 1771222723.237377
[02/16 00:18:43    228s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:43    228s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 00:18:43    228s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:43    228s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.006, REAL:0.006, MEM:4071.9M, EPOCH TIME: 1771222723.242958
[02/16 00:18:43    228s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:43    228s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:4071.9M, EPOCH TIME: 1771222723.244104
[02/16 00:18:43    228s] Starting Early Global Route rough congestion estimation: mem = 4071.9M
[02/16 00:18:43    228s] (I)      Initializing eGR engine (rough)
[02/16 00:18:43    228s] Set min layer with design mode ( 2 )
[02/16 00:18:43    228s] Set max layer with design mode ( 7 )
[02/16 00:18:43    228s] (I)      clean place blk overflow:
[02/16 00:18:43    228s] (I)      H : enabled 0.60 0
[02/16 00:18:43    228s] (I)      V : enabled 0.60 0
[02/16 00:18:43    228s] (I)      Initializing eGR engine (rough)
[02/16 00:18:43    228s] Set min layer with design mode ( 2 )
[02/16 00:18:43    228s] Set max layer with design mode ( 7 )
[02/16 00:18:43    228s] (I)      clean place blk overflow:
[02/16 00:18:43    228s] (I)      H : enabled 0.60 0
[02/16 00:18:43    228s] (I)      V : enabled 0.60 0
[02/16 00:18:43    228s] (I)      Started Early Global Route kernel ( Curr Mem: 3.72 MB )
[02/16 00:18:43    228s] (I)      Running eGR Rough flow
[02/16 00:18:43    228s] (I)      # wire layers (front) : 11
[02/16 00:18:43    228s] (I)      # wire layers (back)  : 0
[02/16 00:18:43    228s] (I)      min wire layer : 1
[02/16 00:18:43    228s] (I)      max wire layer : 10
[02/16 00:18:43    228s] (I)      # cut layers (front) : 10
[02/16 00:18:43    228s] (I)      # cut layers (back)  : 0
[02/16 00:18:43    228s] (I)      min cut layer : 1
[02/16 00:18:43    228s] (I)      max cut layer : 9
[02/16 00:18:43    228s] (I)      ================================ Layers ================================
[02/16 00:18:43    228s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:43    228s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:18:43    228s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:43    228s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:18:43    228s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:18:43    228s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:18:43    228s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:18:43    228s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:18:43    228s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:18:43    228s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:18:43    228s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:18:43    228s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:18:43    228s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:18:43    228s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:18:43    228s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:43    228s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:18:43    228s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:18:43    228s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:18:43    228s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:18:43    228s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:18:43    228s] (I)      Started Import and model ( Curr Mem: 3.72 MB )
[02/16 00:18:43    229s] (I)      == Non-default Options ==
[02/16 00:18:43    229s] (I)      Print mode                                         : 2
[02/16 00:18:43    229s] (I)      Stop if highly congested                           : false
[02/16 00:18:43    229s] (I)      Local connection modeling                          : true
[02/16 00:18:43    229s] (I)      Maximum routing layer                              : 7
[02/16 00:18:43    229s] (I)      Top routing layer                                  : 7
[02/16 00:18:43    229s] (I)      Assign partition pins                              : false
[02/16 00:18:43    229s] (I)      Support large GCell                                : true
[02/16 00:18:43    229s] (I)      Number of threads                                  : 8
[02/16 00:18:43    229s] (I)      Number of rows per GCell                           : 6
[02/16 00:18:43    229s] (I)      Max num rows per GCell                             : 32
[02/16 00:18:43    229s] (I)      Route tie net to shape                             : auto
[02/16 00:18:43    229s] (I)      Method to set GCell size                           : row
[02/16 00:18:43    229s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:18:43    229s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:18:43    229s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:43    229s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:43    229s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:43    229s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:43    229s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:43    229s] Removed 1 out of boundary tracks from layer 2
[02/16 00:18:43    229s] (I)      ============== Pin Summary ==============
[02/16 00:18:43    229s] (I)      +-------+--------+---------+------------+
[02/16 00:18:43    229s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:18:43    229s] (I)      +-------+--------+---------+------------+
[02/16 00:18:43    229s] (I)      |     1 | 107137 |   90.94 |        Pin |
[02/16 00:18:43    229s] (I)      |     2 |  10671 |    9.06 | Pin access |
[02/16 00:18:43    229s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:18:43    229s] (I)      |     4 |      0 |    0.00 |      Other |
[02/16 00:18:43    229s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:18:43    229s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:18:43    229s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:18:43    229s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:18:43    229s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:18:43    229s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:18:43    229s] (I)      +-------+--------+---------+------------+
[02/16 00:18:43    229s] (I)      Custom ignore net properties:
[02/16 00:18:43    229s] (I)      1 : NotLegal
[02/16 00:18:43    229s] (I)      Default ignore net properties:
[02/16 00:18:43    229s] (I)      1 : Special
[02/16 00:18:43    229s] (I)      2 : Analog
[02/16 00:18:43    229s] (I)      3 : Fixed
[02/16 00:18:43    229s] (I)      4 : Skipped
[02/16 00:18:43    229s] (I)      5 : MixedSignal
[02/16 00:18:43    229s] (I)      Prerouted net properties:
[02/16 00:18:43    229s] (I)      1 : NotLegal
[02/16 00:18:43    229s] (I)      2 : Special
[02/16 00:18:43    229s] (I)      3 : Analog
[02/16 00:18:43    229s] (I)      4 : Fixed
[02/16 00:18:43    229s] (I)      5 : Skipped
[02/16 00:18:43    229s] (I)      6 : MixedSignal
[02/16 00:18:43    229s] (I)      Early global route reroute all routable nets
[02/16 00:18:43    229s] (I)      Use row-based GCell size
[02/16 00:18:43    229s] (I)      Use row-based GCell align
[02/16 00:18:43    229s] (I)      layer 0 area = 170496
[02/16 00:18:43    229s] (I)      layer 1 area = 170496
[02/16 00:18:43    229s] (I)      layer 2 area = 170496
[02/16 00:18:43    229s] (I)      layer 3 area = 512000
[02/16 00:18:43    229s] (I)      layer 4 area = 512000
[02/16 00:18:43    229s] (I)      layer 5 area = 560000
[02/16 00:18:43    229s] (I)      layer 6 area = 560000
[02/16 00:18:43    229s] (I)      GCell unit size   : 4320
[02/16 00:18:43    229s] (I)      GCell multiplier  : 6
[02/16 00:18:43    229s] (I)      GCell row height  : 4320
[02/16 00:18:43    229s] (I)      Actual row height : 4320
[02/16 00:18:43    229s] (I)      GCell align ref   : 24768 24768
[02/16 00:18:43    229s] missing default track structure on layer 1
[02/16 00:18:43    229s] (I)      Track table information for default rule: 
[02/16 00:18:43    229s] (I)      M1 has no routable track
[02/16 00:18:43    229s] (I)      M2 has non-uniform track structure
[02/16 00:18:43    229s] (I)      M3 has single uniform track structure
[02/16 00:18:43    229s] (I)      M4 has single uniform track structure
[02/16 00:18:43    229s] (I)      M5 has single uniform track structure
[02/16 00:18:43    229s] (I)      M6 has single uniform track structure
[02/16 00:18:43    229s] (I)      M7 has single uniform track structure
[02/16 00:18:43    229s] (I)      M8 has single uniform track structure
[02/16 00:18:43    229s] (I)      M9 has single uniform track structure
[02/16 00:18:43    229s] (I)      Pad has single uniform track structure
[02/16 00:18:43    229s] (I)      ============== Default via ===============
[02/16 00:18:43    229s] (I)      +---+------------------+-----------------+
[02/16 00:18:43    229s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:18:43    229s] (I)      +---+------------------+-----------------+
[02/16 00:18:43    229s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:18:43    229s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:18:43    229s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:18:43    229s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:18:43    229s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:18:43    229s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:18:43    229s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:18:43    229s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:18:43    229s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:18:43    229s] (I)      +---+------------------+-----------------+
[02/16 00:18:43    229s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:18:43    229s] (I)      Read 1667 PG shapes from cache
[02/16 00:18:43    229s] (I)      Read 0 clock shapes
[02/16 00:18:43    229s] (I)      Read 0 other shapes
[02/16 00:18:43    229s] (I)      #Routing Blockages  : 0
[02/16 00:18:43    229s] (I)      #Bump Blockages     : 0
[02/16 00:18:43    229s] (I)      #Instance Blockages : 43284
[02/16 00:18:43    229s] (I)      #PG Blockages       : 1667
[02/16 00:18:43    229s] (I)      #Halo Blockages     : 0
[02/16 00:18:43    229s] (I)      #Boundary Blockages : 0
[02/16 00:18:43    229s] (I)      #Clock Blockages    : 0
[02/16 00:18:43    229s] (I)      #Other Blockages    : 0
[02/16 00:18:43    229s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:18:43    229s] (I)      #prerouted nets         : 0
[02/16 00:18:43    229s] (I)      #prerouted special nets : 0
[02/16 00:18:43    229s] (I)      #prerouted wires        : 0
[02/16 00:18:43    229s] (I)      Read 31899 nets ( ignored 0 )
[02/16 00:18:43    229s] (I)        Front-side 31899 ( ignored 0 )
[02/16 00:18:43    229s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:18:43    229s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:18:43    229s] (I)      handle routing halo
[02/16 00:18:43    229s] (I)      Reading macro buffers
[02/16 00:18:43    229s] (I)      Number of macro buffers: 0
[02/16 00:18:43    229s] (I)      early_global_route_priority property id does not exist.
[02/16 00:18:43    229s] (I)      Read Num Blocks=46499  Num Prerouted Wires=0  Num CS=0
[02/16 00:18:43    229s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 0
[02/16 00:18:43    229s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 0
[02/16 00:18:43    229s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 0
[02/16 00:18:43    229s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:18:43    229s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 0
[02/16 00:18:43    229s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:18:43    229s] (I)      Track adjustment: Reducing 16762 tracks (15.00%) for Layer4
[02/16 00:18:43    229s] (I)      Track adjustment: Reducing 16762 tracks (15.00%) for Layer5
[02/16 00:18:43    229s] (I)      Track adjustment: Reducing 12580 tracks (15.00%) for Layer6
[02/16 00:18:43    229s] (I)      Track adjustment: Reducing 12578 tracks (15.00%) for Layer7
[02/16 00:18:43    229s] (I)      Number of ignored nets                =      0
[02/16 00:18:43    229s] (I)      Number of connected nets              =      0
[02/16 00:18:43    229s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:18:43    229s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/16 00:18:43    229s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:18:43    229s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:18:43    229s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:18:43    229s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:18:43    229s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:18:43    229s] (I)      There are 1 clock nets ( 0 with NDR ).
[02/16 00:18:43    229s] (I)      Ndr track 0 does not exist
[02/16 00:18:43    229s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:18:43    229s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:18:43    229s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:18:43    229s] (I)      Site width          :   864  (dbu)
[02/16 00:18:43    229s] (I)      Row height          :  4320  (dbu)
[02/16 00:18:43    229s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:18:43    229s] (I)      GCell width         : 25920  (dbu)
[02/16 00:18:43    229s] (I)      GCell height        : 25920  (dbu)
[02/16 00:18:43    229s] (I)      Grid                :    58    58     7
[02/16 00:18:43    229s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:18:43    229s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:18:43    229s] (I)      Vertical capacity   :     0     0 25920     0 25920     0 25920
[02/16 00:18:43    229s] (I)      Horizontal capacity :     0 25920     0 25920     0 25920     0
[02/16 00:18:43    229s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:18:43    229s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:18:43    229s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:18:43    229s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:18:43    229s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:18:43    229s] (I)      Num tracks per GCell: 45.00 45.00 45.00 33.75 33.75 25.31 25.31
[02/16 00:18:43    229s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:18:43    229s] (I)      --------------------------------------------------------
[02/16 00:18:43    229s] 
[02/16 00:18:43    229s] (I)      ============ Routing rule table ============
[02/16 00:18:43    229s] (I)      Rule id: 0  Rule name: (Default)  Nets: 31899
[02/16 00:18:43    229s] (I)      ========================================
[02/16 00:18:43    229s] (I)      
[02/16 00:18:43    229s] (I)      ==== NDR : (Default) ====
[02/16 00:18:43    229s] (I)      +--------------+--------+
[02/16 00:18:43    229s] (I)      |           ID |      0 |
[02/16 00:18:43    229s] (I)      |      Default |    yes |
[02/16 00:18:43    229s] (I)      |  Clk Special |     no |
[02/16 00:18:43    229s] (I)      | Hard spacing |     no |
[02/16 00:18:43    229s] (I)      |    NDR track | (none) |
[02/16 00:18:43    229s] (I)      |      NDR via | (none) |
[02/16 00:18:43    229s] (I)      |  Extra space |      0 |
[02/16 00:18:43    229s] (I)      |      Shields |      0 |
[02/16 00:18:43    229s] (I)      |   Demand (H) |      1 |
[02/16 00:18:43    229s] (I)      |   Demand (V) |      1 |
[02/16 00:18:43    229s] (I)      |        #Nets |  31899 |
[02/16 00:18:43    229s] (I)      +--------------+--------+
[02/16 00:18:43    229s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:18:43    229s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:18:43    229s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:18:43    229s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:18:43    229s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:18:43    229s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:18:43    229s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:18:43    229s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:18:43    229s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:18:43    229s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:18:43    229s] (I)      =============== Blocked Tracks ===============
[02/16 00:18:43    229s] (I)      +-------+---------+----------+---------------+
[02/16 00:18:43    229s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:18:43    229s] (I)      +-------+---------+----------+---------------+
[02/16 00:18:43    229s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:18:43    229s] (I)      |     2 |  138968 |    42936 |        30.90% |
[02/16 00:18:43    229s] (I)      |     3 |  149118 |    12488 |         8.37% |
[02/16 00:18:43    229s] (I)      |     4 |  111824 |    21945 |        19.62% |
[02/16 00:18:43    229s] (I)      |     5 |  111824 |        0 |         0.00% |
[02/16 00:18:43    229s] (I)      |     6 |   83868 |     2886 |         3.44% |
[02/16 00:18:43    229s] (I)      |     7 |   83868 |     2888 |         3.44% |
[02/16 00:18:43    229s] (I)      +-------+---------+----------+---------------+
[02/16 00:18:43    229s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 3.73 MB )
[02/16 00:18:43    229s] (I)      Reset routing kernel
[02/16 00:18:43    229s] (I)      numLocalWires=95341  numGlobalNetBranches=28765  numLocalNetBranches=18982
[02/16 00:18:43    229s] (I)      totalPins=118141  totalGlobalPin=56193 (47.56%)
[02/16 00:18:43    229s] (I)      total 2D Cap : 560038 = (252331 H, 307707 V)
[02/16 00:18:43    229s] (I)      total 2D Demand : 12346 = (12346 H, 0 V)
[02/16 00:18:43    229s] (I)      init route region map
[02/16 00:18:43    229s] (I)      #blocked GCells = 0
[02/16 00:18:43    229s] (I)      #regions = 1
[02/16 00:18:43    229s] (I)      init safety region map
[02/16 00:18:43    229s] (I)      #blocked GCells = 0
[02/16 00:18:43    229s] (I)      #regions = 1
[02/16 00:18:43    229s] (I)      
[02/16 00:18:43    229s] (I)      ============  Phase 1a Route ============
[02/16 00:18:43    229s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:18:43    229s] (I)      Usage: 60768 = (34097 H, 26671 V) = (13.51% H, 8.67% V) = (2.209e+05um H, 1.728e+05um V)
[02/16 00:18:43    229s] (I)      
[02/16 00:18:43    229s] (I)      ============  Phase 1b Route ============
[02/16 00:18:43    229s] (I)      Usage: 60768 = (34097 H, 26671 V) = (13.51% H, 8.67% V) = (2.209e+05um H, 1.728e+05um V)
[02/16 00:18:43    229s] (I)      eGR overflow: 0.00% H + 0.10% V
[02/16 00:18:43    229s] 
[02/16 00:18:43    229s] (I)      Updating congestion map
[02/16 00:18:43    229s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:18:43    229s] (I)      Finished Early Global Route kernel ( CPU: 0.73 sec, Real: 0.54 sec, Curr Mem: 3.73 MB )
[02/16 00:18:43    229s] Finished Early Global Route rough congestion estimation: mem = 4071.9M
[02/16 00:18:43    229s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.755, REAL:0.571, MEM:4071.9M, EPOCH TIME: 1771222723.815564
[02/16 00:18:43    229s] earlyGlobalRoute rough estimation gcell size 6 row height
[02/16 00:18:43    229s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:43    229s] OPERPROF:   Starting CDPad at level 2, MEM:4071.9M, EPOCH TIME: 1771222723.816618
[02/16 00:18:43    229s] CDPadU 0.700 -> 0.700. R=0.552, N=31489, GS=6.480
[02/16 00:18:43    229s] OPERPROF:   Finished CDPad at level 2, CPU:0.272, REAL:0.108, MEM:4071.9M, EPOCH TIME: 1771222723.924752
[02/16 00:18:43    229s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4071.9M, EPOCH TIME: 1771222723.932362
[02/16 00:18:44    230s] OPERPROF:     Starting NP-Place at level 3, MEM:4167.9M, EPOCH TIME: 1771222724.123775
[02/16 00:18:44    231s] OPERPROF:     Finished NP-Place at level 3, CPU:0.609, REAL:0.211, MEM:4199.9M, EPOCH TIME: 1771222724.334361
[02/16 00:18:44    231s] OPERPROF:   Finished NP-MAIN at level 2, CPU:1.302, REAL:0.473, MEM:4071.9M, EPOCH TIME: 1771222724.404980
[02/16 00:18:44    231s] Global placement CDP skipped at cutLevel 11.
[02/16 00:18:44    231s] Iteration 11: Total net bbox = 2.940e+05 (1.67e+05 1.27e+05)
[02/16 00:18:44    231s]               Est.  stn bbox = 3.677e+05 (2.00e+05 1.68e+05)
[02/16 00:18:44    231s]               cpu = 0:00:16.5 real = 0:00:04.0 mem = 4071.9M
[02/16 00:18:44    231s] Iteration 12: Total net bbox = 2.940e+05 (1.67e+05 1.27e+05)
[02/16 00:18:44    231s]               Est.  stn bbox = 3.677e+05 (2.00e+05 1.68e+05)
[02/16 00:18:44    231s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4071.9M
[02/16 00:18:44    231s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4071.9M, EPOCH TIME: 1771222724.627297
[02/16 00:18:44    231s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:44    231s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 00:18:44    231s] Unignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:18:44    231s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.003, REAL:0.003, MEM:4071.9M, EPOCH TIME: 1771222724.630776
[02/16 00:18:44    231s] Legalizing MH Cells... 0 / 0 (level 10) on systolic_top_ARRAY_SIZE8
[02/16 00:18:44    231s] MH legal: No MH instances from GP
[02/16 00:18:44    231s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/16 00:18:44    231s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4071.9M, DRC: 0)
[02/16 00:18:44    231s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4071.9M, EPOCH TIME: 1771222724.635031
[02/16 00:18:44    231s] OPERPROF:     Starting NP-Place at level 3, MEM:4167.9M, EPOCH TIME: 1771222724.785422
[02/16 00:18:44    232s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:50    262s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:54    280s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:57    296s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:18:57    296s] GP RA stats: MHOnly 0 nrInst 31489 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/16 00:19:00    314s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:4455.9M, EPOCH TIME: 1771222740.843617
[02/16 00:19:00    314s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.000, REAL:0.000, MEM:4455.9M, EPOCH TIME: 1771222740.843770
[02/16 00:19:00    314s] OPERPROF:     Finished NP-Place at level 3, CPU:82.356, REAL:16.065, MEM:4199.9M, EPOCH TIME: 1771222740.850044
[02/16 00:19:00    314s] OPERPROF:   Finished NP-MAIN at level 2, CPU:82.935, REAL:16.282, MEM:4071.9M, EPOCH TIME: 1771222740.916967
[02/16 00:19:01    314s] Iteration 13: Total net bbox = 3.140e+05 (1.75e+05 1.39e+05)
[02/16 00:19:01    314s]               Est.  stn bbox = 3.871e+05 (2.08e+05 1.80e+05)
[02/16 00:19:01    314s]               cpu = 0:01:23 real = 0:00:17.0 mem = 4071.9M
[02/16 00:19:01    314s] Iteration 14: Total net bbox = 3.140e+05 (1.75e+05 1.39e+05)
[02/16 00:19:01    314s]               Est.  stn bbox = 3.871e+05 (2.08e+05 1.80e+05)
[02/16 00:19:01    314s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4071.9M
[02/16 00:19:01    314s] [adp] clock
[02/16 00:19:01    314s] [adp] weight, nr nets, wire length
[02/16 00:19:01    314s] [adp]      0        1  708.421750
[02/16 00:19:01    314s] [adp] data
[02/16 00:19:01    314s] [adp] weight, nr nets, wire length
[02/16 00:19:01    314s] [adp]      0    31898  313289.535750
[02/16 00:19:01    314s] [adp] 0.000000|0.000000|0.000000
[02/16 00:19:01    314s] Iteration 15: Total net bbox = 3.140e+05 (1.75e+05 1.39e+05)
[02/16 00:19:01    314s]               Est.  stn bbox = 3.871e+05 (2.08e+05 1.80e+05)
[02/16 00:19:01    314s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4071.9M
[02/16 00:19:01    314s] Finished Global Placement (cpu=0:03:44, real=0:00:55.0, mem=4071.9M)
[02/16 00:19:01    314s] Placement multithread real runtime: 0:00:55.0 with 8 threads.
[02/16 00:19:01    314s] Clear WL Bound Manager after Global Placement... 
[02/16 00:19:01    314s] Keep Tdgp Graph and DB for later use
[02/16 00:19:01    314s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[02/16 00:19:01    314s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:223.666, REAL:54.708, MEM:4071.9M, EPOCH TIME: 1771222741.321320
[02/16 00:19:01    314s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4071.9M, EPOCH TIME: 1771222741.321481
[02/16 00:19:01    314s] Deleting eGR PG blockage cache
[02/16 00:19:01    314s] Disable eGR PG blockage caching
[02/16 00:19:01    314s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4071.9M, EPOCH TIME: 1771222741.321638
[02/16 00:19:01    314s] Ignore, current top cell is systolic_top_ARRAY_SIZE8.
[02/16 00:19:01    314s] Saved padding area to DB
[02/16 00:19:01    314s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f9b163fb100.
[02/16 00:19:01    314s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 2 thread pools are available.
[02/16 00:19:01    314s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:19:01    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:01    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:01    314s] # Resetting pin-track-align track data.
[02/16 00:19:01    314s] Solver runtime cpu: 0:02:52 real: 0:00:33.0
[02/16 00:19:01    314s] Core Placement runtime cpu: 0:03:39 real: 0:00:52.0
[02/16 00:19:01    314s] Begin: Reorder Scan Chains
[02/16 00:19:01    314s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/16 00:19:01    314s] Type 'man IMPSP-9025' for more detail.
[02/16 00:19:01    314s] End: Reorder Scan Chains
[02/16 00:19:01    314s] No floating exclusive groups are found. CDER will not be conducted
[02/16 00:19:01    314s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4167.9M, EPOCH TIME: 1771222741.379111
[02/16 00:19:01    314s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4167.9M, EPOCH TIME: 1771222741.379256
[02/16 00:19:01    314s] Processing tracks to init pin-track alignment.
[02/16 00:19:01    314s] z: 1, totalTracks: 0
[02/16 00:19:01    314s] z: 3, totalTracks: 1
[02/16 00:19:01    314s] z: 5, totalTracks: 1
[02/16 00:19:01    314s] z: 7, totalTracks: 1
[02/16 00:19:01    314s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/16 00:19:01    314s] #spOpts: rpCkHalo=4 
[02/16 00:19:01    314s] Initializing Route Infrastructure for color support ...
[02/16 00:19:01    314s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:4167.9M, EPOCH TIME: 1771222741.379552
[02/16 00:19:01    314s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:4167.9M, EPOCH TIME: 1771222741.380194
[02/16 00:19:01    314s] Route Infrastructure Initialized for color support successfully.
[02/16 00:19:01    314s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:19:01    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:01    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:01    314s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:19:01    314s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4167.9M, EPOCH TIME: 1771222741.410485
[02/16 00:19:01    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:01    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:01    314s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:4167.9M, EPOCH TIME: 1771222741.412152
[02/16 00:19:01    314s] Max number of tech site patterns supported in site array is 256.
[02/16 00:19:01    314s] Core basic site is asap7sc7p5t
[02/16 00:19:01    314s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:19:01    314s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:19:01    314s] Fast DP-INIT is on for default
[02/16 00:19:01    314s] Keep-away cache is enable on metals: 1-10
[02/16 00:19:01    314s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:19:01    314s] Atter site array init, number of instance map data is 0.
[02/16 00:19:01    314s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.057, REAL:0.036, MEM:4199.9M, EPOCH TIME: 1771222741.447944
[02/16 00:19:01    314s] 
[02/16 00:19:01    314s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:19:01    314s] 
[02/16 00:19:01    314s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:19:01    314s] OPERPROF:       Starting CMU at level 4, MEM:4199.9M, EPOCH TIME: 1771222741.457919
[02/16 00:19:01    314s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:4199.9M, EPOCH TIME: 1771222741.461393
[02/16 00:19:01    314s] 
[02/16 00:19:01    314s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:19:01    314s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.080, REAL:0.058, MEM:4199.9M, EPOCH TIME: 1771222741.468178
[02/16 00:19:01    314s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4199.9M, EPOCH TIME: 1771222741.468354
[02/16 00:19:01    314s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4199.9M, EPOCH TIME: 1771222741.468527
[02/16 00:19:01    314s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4199.9MB).
[02/16 00:19:01    314s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.139, REAL:0.115, MEM:4199.9M, EPOCH TIME: 1771222741.493982
[02/16 00:19:01    314s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.139, REAL:0.115, MEM:4199.9M, EPOCH TIME: 1771222741.494056
[02/16 00:19:01    314s] TDRefine: refinePlace mode is spiral
[02/16 00:19:01    314s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:19:01    315s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.1
[02/16 00:19:01    315s] OPERPROF: Starting Refine-Place at level 1, MEM:4199.9M, EPOCH TIME: 1771222741.497910
[02/16 00:19:01    315s] *** Starting refinePlace (0:05:15 mem=4199.9M) ***
[02/16 00:19:01    315s] Total net bbox length = 3.140e+05 (1.751e+05 1.389e+05) (ext = 3.289e+04)
[02/16 00:19:01    315s] 
[02/16 00:19:01    315s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:19:01    315s] 
[02/16 00:19:01    315s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:19:01    315s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:4199.9M, EPOCH TIME: 1771222741.536485
[02/16 00:19:01    315s] # Found 0 legal fixed insts to color.
[02/16 00:19:01    315s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.004, REAL:0.004, MEM:4199.9M, EPOCH TIME: 1771222741.540078
[02/16 00:19:01    315s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:19:01    315s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4199.9M, EPOCH TIME: 1771222741.596725
[02/16 00:19:01    315s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:4199.9M, EPOCH TIME: 1771222741.598844
[02/16 00:19:01    315s] Set min layer with design mode ( 2 )
[02/16 00:19:01    315s] Set max layer with design mode ( 7 )
[02/16 00:19:01    315s] Set min layer with design mode ( 2 )
[02/16 00:19:01    315s] Set max layer with design mode ( 7 )
[02/16 00:19:01    315s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4199.9M, EPOCH TIME: 1771222741.610923
[02/16 00:19:01    315s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:4199.9M, EPOCH TIME: 1771222741.613049
[02/16 00:19:01    315s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4199.9M, EPOCH TIME: 1771222741.613120
[02/16 00:19:01    315s] Starting refinePlace ...
[02/16 00:19:01    315s] Set min layer with design mode ( 2 )
[02/16 00:19:01    315s] Set max layer with design mode ( 7 )
[02/16 00:19:01    315s] Set min layer with design mode ( 2 )
[02/16 00:19:01    315s] Set max layer with design mode ( 7 )
[02/16 00:19:01    315s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:19:01    315s] DDP markSite nrRow 331 nrJob 331
[02/16 00:19:01    315s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/16 00:19:01    315s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:19:01    315s]  ** Cut row section real time 0:00:00.0.
[02/16 00:19:01    315s]    Spread Effort: high, standalone mode, useDDP on.
[02/16 00:19:02    317s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.4, real=0:00:01.0, mem=4167.9MB) @(0:05:15 - 0:05:18).
[02/16 00:19:02    317s] Move report: preRPlace moves 31488 insts, mean move: 0.07 um, max move: 1.52 um 
[02/16 00:19:02    317s] 	Max move on inst (g26558): (172.89, 124.17) --> (173.59, 124.99)
[02/16 00:19:02    317s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_SL
[02/16 00:19:02    317s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:4167.9M, EPOCH TIME: 1771222742.263877
[02/16 00:19:02    317s] Tweakage: fix icg 0, fix clk 0.
[02/16 00:19:02    317s] Tweakage: density cost 0, scale 0.4.
[02/16 00:19:02    317s] Tweakage: activity cost 0, scale 1.0.
[02/16 00:19:02    317s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:4295.9M, EPOCH TIME: 1771222742.412450
[02/16 00:19:02    317s] Cut to 4 partitions.
[02/16 00:19:02    317s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:4295.9M, EPOCH TIME: 1771222742.447789
[02/16 00:19:02    318s] Tweakage swap 1891 pairs.
[02/16 00:19:02    319s] Tweakage perm 510 insts, flip 11561 insts.
[02/16 00:19:03    319s] Tweakage perm 241 insts, flip 1404 insts.
[02/16 00:19:03    320s] Tweakage swap 501 pairs.
[02/16 00:19:03    320s] Tweakage perm 47 insts, flip 327 insts.
[02/16 00:19:03    321s] Tweakage perm 16 insts, flip 39 insts.
[02/16 00:19:04    322s] Tweakage swap 633 pairs.
[02/16 00:19:04    323s] Tweakage swap 64 pairs.
[02/16 00:19:05    325s] Tweakage perm 116 insts, flip 2442 insts.
[02/16 00:19:06    326s] Tweakage perm 23 insts, flip 174 insts.
[02/16 00:19:06    326s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:9.131, REAL:3.879, MEM:4295.9M, EPOCH TIME: 1771222746.327148
[02/16 00:19:06    326s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:9.171, REAL:3.919, MEM:4295.9M, EPOCH TIME: 1771222746.331516
[02/16 00:19:06    326s] Cleanup congestion map
[02/16 00:19:06    326s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:9.335, REAL:4.082, MEM:4199.9M, EPOCH TIME: 1771222746.345976
[02/16 00:19:06    326s] Move report: Congestion aware Tweak moves 4765 insts, mean move: 2.46 um, max move: 22.03 um 
[02/16 00:19:06    326s] 	Max move on inst (g58664__3680): (24.34, 113.11) --> (18.50, 129.31)
[02/16 00:19:06    326s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:09.3, real=0:00:04.0, mem=4199.9mb) @(0:05:18 - 0:05:27).
[02/16 00:19:06    326s] Cleanup congestion map
[02/16 00:19:06    327s] 
[02/16 00:19:06    327s]  === Spiral for Logical I: (movable: 31489) ===
[02/16 00:19:06    327s] 
[02/16 00:19:06    327s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:19:06    327s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f9b1f775e80.
[02/16 00:19:06    327s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 3 thread pools are available.
[02/16 00:19:07    329s] 
[02/16 00:19:07    329s]  Info: 0 filler has been deleted!
[02/16 00:19:07    329s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:19:07    329s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[02/16 00:19:07    329s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:19:07    329s] [CPU] RefinePlace/Legalization (cpu=0:00:02.5, real=0:00:01.0, mem=4295.9MB) @(0:05:27 - 0:05:29).
[02/16 00:19:07    329s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:19:07    329s] Move report: Detail placement moves 31488 insts, mean move: 0.43 um, max move: 22.03 um 
[02/16 00:19:07    329s] 	Max move on inst (g58664__3680): (24.33, 113.11) --> (18.50, 129.31)
[02/16 00:19:07    329s] 	Runtime: CPU: 0:00:14.3 REAL: 0:00:06.0 MEM: 4295.9MB
[02/16 00:19:07    329s] Statistics of distance of Instance movement in refine placement:
[02/16 00:19:07    329s]   maximum (X+Y) =        22.03 um
[02/16 00:19:07    329s]   inst (g58664__3680) with max move: (24.333, 113.111) -> (18.504, 129.312)
[02/16 00:19:07    329s]   mean    (X+Y) =         0.43 um
[02/16 00:19:07    329s] Summary Report:
[02/16 00:19:07    329s] Instances move: 31488 (out of 31489 movable)
[02/16 00:19:07    329s] Instances flipped: 0
[02/16 00:19:07    329s] Mean displacement: 0.43 um
[02/16 00:19:07    329s] Max displacement: 22.03 um (Instance: g58664__3680) (24.333, 113.111) -> (18.504, 129.312)
[02/16 00:19:07    329s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[02/16 00:19:07    329s] 	Violation at original loc: Overlapping with other instance
[02/16 00:19:07    329s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:19:07    329s] Total instances moved : 31488
[02/16 00:19:07    329s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:14.335, REAL:5.685, MEM:4295.9M, EPOCH TIME: 1771222747.298494
[02/16 00:19:07    329s] Total net bbox length = 3.005e+05 (1.625e+05 1.380e+05) (ext = 3.292e+04)
[02/16 00:19:07    329s] Runtime: CPU: 0:00:14.4 REAL: 0:00:06.0 MEM: 4295.9MB
[02/16 00:19:07    329s] [CPU] RefinePlace/total (cpu=0:00:14.4, real=0:00:06.0, mem=4295.9MB) @(0:05:15 - 0:05:29).
[02/16 00:19:07    329s] *** Finished refinePlace (0:05:29 mem=4295.9M) ***
[02/16 00:19:07    329s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.1
[02/16 00:19:07    329s] OPERPROF: Finished Refine-Place at level 1, CPU:14.493, REAL:5.843, MEM:4295.9M, EPOCH TIME: 1771222747.341145
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 22.03 um
RPlace-Summary:     Max move: inst g58664__3680 cell NAND2xp5_ASAP7_75t_SL loc (24.33, 113.11) -> (18.50, 129.31)
RPlace-Summary:     Average move dist: 0.43
RPlace-Summary:     Number of inst moved: 31488
RPlace-Summary:     Number of movable inst: 31489
[02/16 00:19:07    329s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:19:07    329s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4295.9M, EPOCH TIME: 1771222747.345489
[02/16 00:19:07    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:31489).
[02/16 00:19:07    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:19:07    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] # Resetting pin-track-align track data.
[02/16 00:19:07    329s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.082, REAL:0.035, MEM:4327.9M, EPOCH TIME: 1771222747.380552
[02/16 00:19:07    329s] *** Finished Initial Placement (cpu=0:03:59, real=0:01:01, mem=4327.9M) ***
[02/16 00:19:07    329s] Processing tracks to init pin-track alignment.
[02/16 00:19:07    329s] z: 1, totalTracks: 0
[02/16 00:19:07    329s] z: 3, totalTracks: 1
[02/16 00:19:07    329s] z: 5, totalTracks: 1
[02/16 00:19:07    329s] z: 7, totalTracks: 1
[02/16 00:19:07    329s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/16 00:19:07    329s] #spOpts: rpCkHalo=4 
[02/16 00:19:07    329s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:19:07    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:19:07    329s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4327.9M, EPOCH TIME: 1771222747.417637
[02/16 00:19:07    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4327.9M, EPOCH TIME: 1771222747.418213
[02/16 00:19:07    329s] Max number of tech site patterns supported in site array is 256.
[02/16 00:19:07    329s] Core basic site is asap7sc7p5t
[02/16 00:19:07    329s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:19:07    329s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:19:07    329s] Fast DP-INIT is on for default
[02/16 00:19:07    329s] Keep-away cache is enable on metals: 1-10
[02/16 00:19:07    329s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:19:07    329s] Atter site array init, number of instance map data is 0.
[02/16 00:19:07    329s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.062, REAL:0.042, MEM:4327.9M, EPOCH TIME: 1771222747.459787
[02/16 00:19:07    329s] 
[02/16 00:19:07    329s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:19:07    329s] 
[02/16 00:19:07    329s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:19:07    329s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.079, REAL:0.058, MEM:4327.9M, EPOCH TIME: 1771222747.475639
[02/16 00:19:07    329s] default core: bins with density > 0.750 =  0.69 % ( 8 / 1156 )
[02/16 00:19:07    329s] Density distribution unevenness ratio = 15.027%
[02/16 00:19:07    329s] Density distribution unevenness ratio (U70) = 0.417%
[02/16 00:19:07    329s] Density distribution unevenness ratio (U80) = 0.000%
[02/16 00:19:07    329s] Density distribution unevenness ratio (U90) = 0.000%
[02/16 00:19:07    329s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4327.9M, EPOCH TIME: 1771222747.511591
[02/16 00:19:07    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:19:07    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:07    329s] # Resetting pin-track-align track data.
[02/16 00:19:07    329s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.081, REAL:0.024, MEM:4327.9M, EPOCH TIME: 1771222747.535760
[02/16 00:19:07    329s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/16 00:19:07    329s] 
[02/16 00:19:07    329s] *** Start incrementalPlace ***
[02/16 00:19:07    329s] User Input Parameters:
[02/16 00:19:07    329s] - Congestion Driven    : On
[02/16 00:19:07    329s] - Timing Driven        : On
[02/16 00:19:07    329s] - Area-Violation Based : On
[02/16 00:19:07    329s] - Start Rollback Level : -5
[02/16 00:19:07    329s] - Legalized            : On
[02/16 00:19:07    329s] - Window Based         : Off
[02/16 00:19:07    329s] - eDen incr mode       : Off
[02/16 00:19:07    329s] - Small incr mode      : Off
[02/16 00:19:07    329s] 
[02/16 00:19:07    329s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4327.9M, EPOCH TIME: 1771222747.645453
[02/16 00:19:07    329s] Enable eGR PG blockage caching
[02/16 00:19:07    329s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4327.9M, EPOCH TIME: 1771222747.645555
[02/16 00:19:07    330s] No Views given, use default active views for adaptive view pruning
[02/16 00:19:07    330s] Active views:
[02/16 00:19:07    330s]   view_tt
[02/16 00:19:07    330s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4327.9M, EPOCH TIME: 1771222747.651934
[02/16 00:19:07    330s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.015, REAL:0.015, MEM:4327.9M, EPOCH TIME: 1771222747.667092
[02/16 00:19:07    330s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4327.9M, EPOCH TIME: 1771222747.667295
[02/16 00:19:07    330s] Starting Early Global Route congestion estimation: mem = 4327.9M
[02/16 00:19:07    330s] (I)      Initializing eGR engine (regular)
[02/16 00:19:07    330s] Set min layer with design mode ( 2 )
[02/16 00:19:07    330s] Set max layer with design mode ( 7 )
[02/16 00:19:07    330s] (I)      clean place blk overflow:
[02/16 00:19:07    330s] (I)      H : enabled 1.00 0
[02/16 00:19:07    330s] (I)      V : enabled 1.00 0
[02/16 00:19:07    330s] (I)      Initializing eGR engine (regular)
[02/16 00:19:07    330s] Set min layer with design mode ( 2 )
[02/16 00:19:07    330s] Set max layer with design mode ( 7 )
[02/16 00:19:07    330s] (I)      clean place blk overflow:
[02/16 00:19:07    330s] (I)      H : enabled 1.00 0
[02/16 00:19:07    330s] (I)      V : enabled 1.00 0
[02/16 00:19:07    330s] (I)      Started Early Global Route kernel ( Curr Mem: 3.97 MB )
[02/16 00:19:07    330s] (I)      Running eGR Regular flow
[02/16 00:19:07    330s] (I)      # wire layers (front) : 11
[02/16 00:19:07    330s] (I)      # wire layers (back)  : 0
[02/16 00:19:07    330s] (I)      min wire layer : 1
[02/16 00:19:07    330s] (I)      max wire layer : 10
[02/16 00:19:07    330s] (I)      # cut layers (front) : 10
[02/16 00:19:07    330s] (I)      # cut layers (back)  : 0
[02/16 00:19:07    330s] (I)      min cut layer : 1
[02/16 00:19:07    330s] (I)      max cut layer : 9
[02/16 00:19:07    330s] (I)      ================================ Layers ================================
[02/16 00:19:07    330s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:19:07    330s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:19:07    330s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:19:07    330s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:19:07    330s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:19:07    330s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:19:07    330s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:19:07    330s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:19:07    330s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:19:07    330s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:19:07    330s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:19:07    330s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:19:07    330s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:19:07    330s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:19:07    330s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:19:07    330s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:19:07    330s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:19:07    330s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:19:07    330s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:19:07    330s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:19:07    330s] (I)      Started Import and model ( Curr Mem: 3.97 MB )
[02/16 00:19:07    330s] (I)      == Non-default Options ==
[02/16 00:19:07    330s] (I)      Maximum routing layer                              : 7
[02/16 00:19:07    330s] (I)      Top routing layer                                  : 7
[02/16 00:19:07    330s] (I)      Number of threads                                  : 8
[02/16 00:19:07    330s] (I)      Route tie net to shape                             : auto
[02/16 00:19:07    330s] (I)      Use non-blocking free Dbs wires                    : false
[02/16 00:19:07    330s] (I)      Method to set GCell size                           : row
[02/16 00:19:07    330s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:19:07    330s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:19:07    330s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:07    330s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:07    330s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:07    330s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:07    330s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:07    330s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:07    330s] (I)      ============== Pin Summary ==============
[02/16 00:19:07    330s] (I)      +-------+--------+---------+------------+
[02/16 00:19:07    330s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:19:07    330s] (I)      +-------+--------+---------+------------+
[02/16 00:19:07    330s] (I)      |     1 | 107137 |   89.69 |        Pin |
[02/16 00:19:07    330s] (I)      |     2 |  12316 |   10.31 |        Pin |
[02/16 00:19:07    330s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:19:07    330s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:19:07    330s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:19:07    330s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:19:07    330s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:19:07    330s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:19:07    330s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:19:07    330s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:19:07    330s] (I)      +-------+--------+---------+------------+
[02/16 00:19:07    330s] (I)      Custom ignore net properties:
[02/16 00:19:07    330s] (I)      1 : NotLegal
[02/16 00:19:07    330s] (I)      Default ignore net properties:
[02/16 00:19:07    330s] (I)      1 : Special
[02/16 00:19:07    330s] (I)      2 : Analog
[02/16 00:19:07    330s] (I)      3 : Fixed
[02/16 00:19:07    330s] (I)      4 : Skipped
[02/16 00:19:07    330s] (I)      5 : MixedSignal
[02/16 00:19:07    330s] (I)      Prerouted net properties:
[02/16 00:19:07    330s] (I)      1 : NotLegal
[02/16 00:19:07    330s] (I)      2 : Special
[02/16 00:19:07    330s] (I)      3 : Analog
[02/16 00:19:07    330s] (I)      4 : Fixed
[02/16 00:19:07    330s] (I)      5 : Skipped
[02/16 00:19:07    330s] (I)      6 : MixedSignal
[02/16 00:19:07    330s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:19:07    330s] (I)      Use row-based GCell size
[02/16 00:19:07    330s] (I)      Use row-based GCell align
[02/16 00:19:07    330s] (I)      layer 0 area = 170496
[02/16 00:19:07    330s] (I)      layer 1 area = 170496
[02/16 00:19:07    330s] (I)      layer 2 area = 170496
[02/16 00:19:07    330s] (I)      layer 3 area = 512000
[02/16 00:19:07    330s] (I)      layer 4 area = 512000
[02/16 00:19:07    330s] (I)      layer 5 area = 560000
[02/16 00:19:07    330s] (I)      layer 6 area = 560000
[02/16 00:19:07    330s] (I)      GCell unit size   : 4320
[02/16 00:19:07    330s] (I)      GCell multiplier  : 1
[02/16 00:19:07    330s] (I)      GCell row height  : 4320
[02/16 00:19:07    330s] (I)      Actual row height : 4320
[02/16 00:19:07    330s] (I)      GCell align ref   : 24768 24768
[02/16 00:19:07    330s] missing default track structure on layer 1
[02/16 00:19:07    330s] [NR-eGR] Track table information for default rule: 
[02/16 00:19:07    330s] [NR-eGR] M1 has no routable track
[02/16 00:19:07    330s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:19:07    330s] [NR-eGR] M3 has single uniform track structure
[02/16 00:19:07    330s] [NR-eGR] M4 has single uniform track structure
[02/16 00:19:07    330s] [NR-eGR] M5 has single uniform track structure
[02/16 00:19:07    330s] [NR-eGR] M6 has single uniform track structure
[02/16 00:19:07    330s] [NR-eGR] M7 has single uniform track structure
[02/16 00:19:07    330s] [NR-eGR] M8 has single uniform track structure
[02/16 00:19:07    330s] [NR-eGR] M9 has single uniform track structure
[02/16 00:19:07    330s] [NR-eGR] Pad has single uniform track structure
[02/16 00:19:07    330s] (I)      ============== Default via ===============
[02/16 00:19:07    330s] (I)      +---+------------------+-----------------+
[02/16 00:19:07    330s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:19:07    330s] (I)      +---+------------------+-----------------+
[02/16 00:19:07    330s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:19:07    330s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:19:07    330s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:19:07    330s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:19:07    330s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:19:07    330s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:19:07    330s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:19:07    330s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:19:07    330s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:19:07    330s] (I)      +---+------------------+-----------------+
[02/16 00:19:07    330s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:19:07    330s] [NR-eGR] Read 1667 PG shapes
[02/16 00:19:07    330s] [NR-eGR] Read 0 clock shapes
[02/16 00:19:07    330s] [NR-eGR] Read 0 other shapes
[02/16 00:19:07    330s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:19:07    330s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:19:07    330s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:19:07    330s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:19:07    330s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:19:07    330s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:19:07    330s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:19:07    330s] [NR-eGR] #Other Blockages    : 0
[02/16 00:19:07    330s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:19:07    330s] [NR-eGR] #prerouted nets         : 0
[02/16 00:19:07    330s] [NR-eGR] #prerouted special nets : 0
[02/16 00:19:07    330s] [NR-eGR] #prerouted wires        : 0
[02/16 00:19:07    330s] [NR-eGR] Read 31899 nets ( ignored 0 )
[02/16 00:19:07    330s] (I)        Front-side 31899 ( ignored 0 )
[02/16 00:19:07    330s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:19:07    330s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:19:07    330s] (I)      handle routing halo
[02/16 00:19:07    330s] (I)      Reading macro buffers
[02/16 00:19:07    330s] (I)      Number of macro buffers: 0
[02/16 00:19:07    330s] (I)      early_global_route_priority property id does not exist.
[02/16 00:19:08    330s] (I)      Read Num Blocks=46499  Num Prerouted Wires=0  Num CS=0
[02/16 00:19:08    330s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 0
[02/16 00:19:08    330s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 0
[02/16 00:19:08    330s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 0
[02/16 00:19:08    330s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:19:08    330s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 0
[02/16 00:19:08    330s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:19:08    330s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:19:08    330s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:19:08    330s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:19:08    330s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:19:08    330s] (I)      Number of ignored nets                =      0
[02/16 00:19:08    330s] (I)      Number of connected nets              =      0
[02/16 00:19:08    330s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:19:08    330s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/16 00:19:08    330s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:19:08    330s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:19:08    330s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:19:08    330s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:19:08    330s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:19:08    330s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/16 00:19:08    330s] (I)      Ndr track 0 does not exist
[02/16 00:19:08    330s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:19:08    330s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:19:08    330s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:19:08    330s] (I)      Site width          :   864  (dbu)
[02/16 00:19:08    330s] (I)      Row height          :  4320  (dbu)
[02/16 00:19:08    330s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:19:08    330s] (I)      GCell width         :  4320  (dbu)
[02/16 00:19:08    330s] (I)      GCell height        :  4320  (dbu)
[02/16 00:19:08    330s] (I)      Grid                :   343   343     7
[02/16 00:19:08    330s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:19:08    330s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:19:08    330s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:19:08    330s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:19:08    330s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:19:08    330s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:19:08    330s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:19:08    330s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:19:08    330s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:19:08    330s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:19:08    330s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:19:08    330s] (I)      --------------------------------------------------------
[02/16 00:19:08    330s] 
[02/16 00:19:08    330s] [NR-eGR] ============ Routing rule table ============
[02/16 00:19:08    330s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 31899
[02/16 00:19:08    330s] [NR-eGR] ========================================
[02/16 00:19:08    330s] [NR-eGR] 
[02/16 00:19:08    330s] (I)      ==== NDR : (Default) ====
[02/16 00:19:08    330s] (I)      +--------------+--------+
[02/16 00:19:08    330s] (I)      |           ID |      0 |
[02/16 00:19:08    330s] (I)      |      Default |    yes |
[02/16 00:19:08    330s] (I)      |  Clk Special |     no |
[02/16 00:19:08    330s] (I)      | Hard spacing |     no |
[02/16 00:19:08    330s] (I)      |    NDR track | (none) |
[02/16 00:19:08    330s] (I)      |      NDR via | (none) |
[02/16 00:19:08    330s] (I)      |  Extra space |      0 |
[02/16 00:19:08    330s] (I)      |      Shields |      0 |
[02/16 00:19:08    330s] (I)      |   Demand (H) |      1 |
[02/16 00:19:08    330s] (I)      |   Demand (V) |      1 |
[02/16 00:19:08    330s] (I)      |        #Nets |  31899 |
[02/16 00:19:08    330s] (I)      +--------------+--------+
[02/16 00:19:08    330s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:19:08    330s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:19:08    330s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:19:08    330s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:19:08    330s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:19:08    330s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:19:08    330s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:19:08    330s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:19:08    330s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:19:08    330s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:19:08    330s] (I)      =============== Blocked Tracks ===============
[02/16 00:19:08    330s] (I)      +-------+---------+----------+---------------+
[02/16 00:19:08    330s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:19:08    330s] (I)      +-------+---------+----------+---------------+
[02/16 00:19:08    330s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:19:08    330s] (I)      |     2 |  821828 |   149096 |        18.14% |
[02/16 00:19:08    330s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:19:08    330s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:19:08    330s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:19:08    330s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:19:08    330s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:19:08    330s] (I)      +-------+---------+----------+---------------+
[02/16 00:19:08    330s] (I)      Finished Import and model ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 4.00 MB )
[02/16 00:19:08    330s] (I)      Reset routing kernel
[02/16 00:19:08    330s] (I)      Started Global Routing ( Curr Mem: 4.00 MB )
[02/16 00:19:08    330s] (I)      totalPins=118141  totalGlobalPin=117870 (99.77%)
[02/16 00:19:08    330s] (I)      ================= Net Group Info =================
[02/16 00:19:08    330s] (I)      +----+----------------+--------------+-----------+
[02/16 00:19:08    330s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:19:08    330s] (I)      +----+----------------+--------------+-----------+
[02/16 00:19:08    330s] (I)      |  1 |          31899 |        M2(2) |     M7(7) |
[02/16 00:19:08    330s] (I)      +----+----------------+--------------+-----------+
[02/16 00:19:08    330s] (I)      total 2D Cap : 3363346 = (1539348 H, 1823998 V)
[02/16 00:19:08    330s] (I)      total 2D Demand : 271 = (271 H, 0 V)
[02/16 00:19:08    330s] (I)      init route region map
[02/16 00:19:08    330s] (I)      #blocked GCells = 0
[02/16 00:19:08    330s] (I)      #regions = 1
[02/16 00:19:08    330s] (I)      init safety region map
[02/16 00:19:08    330s] (I)      #blocked GCells = 0
[02/16 00:19:08    330s] (I)      #regions = 1
[02/16 00:19:08    330s] [NR-eGR] Layer group 1: route 31899 net(s) in layer range [2, 7]
[02/16 00:19:08    330s] (I)      
[02/16 00:19:08    330s] (I)      ============  Phase 1a Route ============
[02/16 00:19:08    331s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:19:08    331s] (I)      Usage: 383255 = (204153 H, 179102 V) = (13.26% H, 9.82% V) = (2.205e+05um H, 1.934e+05um V)
[02/16 00:19:08    331s] (I)      
[02/16 00:19:08    331s] (I)      ============  Phase 1b Route ============
[02/16 00:19:08    331s] (I)      Usage: 383265 = (204153 H, 179112 V) = (13.26% H, 9.82% V) = (2.205e+05um H, 1.934e+05um V)
[02/16 00:19:08    331s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 4.139262e+05um
[02/16 00:19:08    331s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[02/16 00:19:08    331s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:19:08    331s] (I)      
[02/16 00:19:08    331s] (I)      ============  Phase 1c Route ============
[02/16 00:19:08    331s] (I)      Level2 Grid: 69 x 69
[02/16 00:19:08    331s] (I)      Usage: 383265 = (204153 H, 179112 V) = (13.26% H, 9.82% V) = (2.205e+05um H, 1.934e+05um V)
[02/16 00:19:08    331s] (I)      
[02/16 00:19:08    331s] (I)      ============  Phase 1d Route ============
[02/16 00:19:08    332s] (I)      Usage: 383278 = (204160 H, 179118 V) = (13.26% H, 9.82% V) = (2.205e+05um H, 1.934e+05um V)
[02/16 00:19:08    332s] (I)      
[02/16 00:19:08    332s] (I)      ============  Phase 1e Route ============
[02/16 00:19:08    332s] (I)      Usage: 383278 = (204160 H, 179118 V) = (13.26% H, 9.82% V) = (2.205e+05um H, 1.934e+05um V)
[02/16 00:19:08    332s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.139402e+05um
[02/16 00:19:08    332s] (I)      
[02/16 00:19:08    332s] (I)      ============  Phase 1l Route ============
[02/16 00:19:09    333s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:19:09    333s] (I)      Layer  2:     697904    167924       388           0      879795    ( 0.00%) 
[02/16 00:19:09    333s] (I)      Layer  3:     851401    167430        10           0      879795    ( 0.00%) 
[02/16 00:19:09    333s] (I)      Layer  4:     444567     69273        42       52132      607714    ( 7.90%) 
[02/16 00:19:09    333s] (I)      Layer  5:     560538     18364         0           0      659846    ( 0.00%) 
[02/16 00:19:09    333s] (I)      Layer  6:     408851     24578         1       10079      484806    ( 2.04%) 
[02/16 00:19:09    333s] (I)      Layer  7:     409109      1222         0       10083      484802    ( 2.04%) 
[02/16 00:19:09    333s] (I)      Total:       3372370    448791       441       72292     3996756    ( 1.78%) 
[02/16 00:19:09    333s] (I)      
[02/16 00:19:09    333s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:19:09    333s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:19:09    333s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:19:09    333s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/16 00:19:09    333s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:19:09    333s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:19:09    333s] [NR-eGR]      M2 ( 2)       318( 0.27%)         9( 0.01%)   ( 0.28%) 
[02/16 00:19:09    333s] [NR-eGR]      M3 ( 3)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/16 00:19:09    333s] [NR-eGR]      M4 ( 4)        40( 0.04%)         0( 0.00%)   ( 0.04%) 
[02/16 00:19:09    333s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:19:09    333s] [NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:19:09    333s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:19:09    333s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:19:09    333s] [NR-eGR]        Total       368( 0.05%)         9( 0.00%)   ( 0.05%) 
[02/16 00:19:09    333s] [NR-eGR] 
[02/16 00:19:09    333s] (I)      Finished Global Routing ( CPU: 3.31 sec, Real: 1.08 sec, Curr Mem: 4.02 MB )
[02/16 00:19:09    333s] (I)      Updating congestion map
[02/16 00:19:09    333s] (I)      total 2D Cap : 3385758 = (1560280 H, 1825478 V)
[02/16 00:19:09    333s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:19:09    333s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.81 sec, Real: 1.58 sec, Curr Mem: 4.02 MB )
[02/16 00:19:09    333s] Early Global Route congestion estimation runtime: 1.59 seconds, mem = 4327.9M
[02/16 00:19:09    333s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.830, REAL:1.595, MEM:4327.9M, EPOCH TIME: 1771222749.262384
[02/16 00:19:09    333s] OPERPROF: Starting HotSpotCal at level 1, MEM:4327.9M, EPOCH TIME: 1771222749.262460
[02/16 00:19:09    333s] [hotspot] +------------+---------------+---------------+
[02/16 00:19:09    333s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:19:09    333s] [hotspot] +------------+---------------+---------------+
[02/16 00:19:09    333s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:19:09    333s] [hotspot] +------------+---------------+---------------+
[02/16 00:19:09    333s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:19:09    333s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:19:09    333s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.012, MEM:4327.9M, EPOCH TIME: 1771222749.274795
[02/16 00:19:09    333s] Skipped repairing congestion.
[02/16 00:19:09    333s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4327.9M, EPOCH TIME: 1771222749.274968
[02/16 00:19:09    333s] Starting Early Global Route wiring: mem = 4327.9M
[02/16 00:19:09    333s] (I)      Running track assignment and export wires
[02/16 00:19:09    333s] (I)      Delete wires for 31899 nets 
[02/16 00:19:09    333s] (I)      ============= Track Assignment ============
[02/16 00:19:09    333s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.02 MB )
[02/16 00:19:09    333s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:19:09    333s] (I)      Run Multi-thread track assignment
[02/16 00:19:09    335s] (I)      Finished Track Assignment (8T) ( CPU: 1.46 sec, Real: 0.24 sec, Curr Mem: 4.08 MB )
[02/16 00:19:09    335s] (I)      Started Export ( Curr Mem: 4.08 MB )
[02/16 00:19:09    335s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:19:09    335s] [NR-eGR] Total eGR-routed clock nets wire length: 15540um, number of vias: 14874
[02/16 00:19:09    335s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:19:09    336s] [NR-eGR]              Length (um)    Vias 
[02/16 00:19:09    336s] [NR-eGR] ---------------------------------
[02/16 00:19:09    336s] [NR-eGR]  M1   (1V)             0  107137 
[02/16 00:19:09    336s] [NR-eGR]  M2   (2H)        134694  183275 
[02/16 00:19:09    336s] [NR-eGR]  M3   (3V)        180556   18402 
[02/16 00:19:09    336s] [NR-eGR]  M4   (4H)         72313    4245 
[02/16 00:19:09    336s] [NR-eGR]  M5   (5V)         18802    2431 
[02/16 00:19:09    336s] [NR-eGR]  M6   (6H)         26593     118 
[02/16 00:19:09    336s] [NR-eGR]  M7   (7V)          1322       0 
[02/16 00:19:09    336s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:19:09    336s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:19:09    336s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:19:09    336s] [NR-eGR] ---------------------------------
[02/16 00:19:09    336s] [NR-eGR]       Total       434280  315608 
[02/16 00:19:09    336s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:19:09    336s] [NR-eGR] Total half perimeter of net bounding box: 300545um
[02/16 00:19:09    336s] [NR-eGR] Total length: 434280um, number of vias: 315608
[02/16 00:19:09    336s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:19:09    336s] (I)      == Layer wire length by net rule ==
[02/16 00:19:09    336s] (I)                    Default 
[02/16 00:19:09    336s] (I)      ----------------------
[02/16 00:19:09    336s] (I)       M1   (1V)        0um 
[02/16 00:19:09    336s] (I)       M2   (2H)   134694um 
[02/16 00:19:09    336s] (I)       M3   (3V)   180556um 
[02/16 00:19:09    336s] (I)       M4   (4H)    72313um 
[02/16 00:19:09    336s] (I)       M5   (5V)    18802um 
[02/16 00:19:09    336s] (I)       M6   (6H)    26593um 
[02/16 00:19:09    336s] (I)       M7   (7V)     1322um 
[02/16 00:19:09    336s] (I)       M8   (8H)        0um 
[02/16 00:19:09    336s] (I)       M9   (9V)        0um 
[02/16 00:19:09    336s] (I)       Pad  (10H)       0um 
[02/16 00:19:09    336s] (I)      ----------------------
[02/16 00:19:09    336s] (I)            Total  434280um 
[02/16 00:19:09    336s] (I)      == Layer via count by net rule ==
[02/16 00:19:09    336s] (I)                   Default 
[02/16 00:19:09    336s] (I)      ---------------------
[02/16 00:19:09    336s] (I)       M1   (1V)    107137 
[02/16 00:19:09    336s] (I)       M2   (2H)    183275 
[02/16 00:19:09    336s] (I)       M3   (3V)     18402 
[02/16 00:19:09    336s] (I)       M4   (4H)      4245 
[02/16 00:19:09    336s] (I)       M5   (5V)      2431 
[02/16 00:19:09    336s] (I)       M6   (6H)       118 
[02/16 00:19:09    336s] (I)       M7   (7V)         0 
[02/16 00:19:09    336s] (I)       M8   (8H)         0 
[02/16 00:19:09    336s] (I)       M9   (9V)         0 
[02/16 00:19:09    336s] (I)       Pad  (10H)        0 
[02/16 00:19:09    336s] (I)      ---------------------
[02/16 00:19:09    336s] (I)            Total   315608 
[02/16 00:19:09    336s] (I)      Finished Export ( CPU: 0.93 sec, Real: 0.33 sec, Curr Mem: 4.09 MB )
[02/16 00:19:09    336s] eee: RC Grid memory freed = 115320 (31 X 31 X 10 X 12b)
[02/16 00:19:09    336s] (I)      Global routing data unavailable, rerun eGR
[02/16 00:19:09    336s] (I)      Initializing eGR engine (regular)
[02/16 00:19:09    336s] Set min layer with design mode ( 2 )
[02/16 00:19:09    336s] Set max layer with design mode ( 7 )
[02/16 00:19:09    336s] (I)      clean place blk overflow:
[02/16 00:19:09    336s] (I)      H : enabled 1.00 0
[02/16 00:19:09    336s] (I)      V : enabled 1.00 0
[02/16 00:19:09    336s] Early Global Route wiring runtime: 0.62 seconds, mem = 4327.9M
[02/16 00:19:09    336s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.441, REAL:0.620, MEM:4327.9M, EPOCH TIME: 1771222749.895102
[02/16 00:19:10    336s] 0 delay mode for cte disabled.
[02/16 00:19:10    336s] SKP cleared!
[02/16 00:19:10    336s] 
[02/16 00:19:10    336s] *** Finished incrementalPlace (cpu=0:00:06.5, real=0:00:03.0)***
[02/16 00:19:10    336s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4103.9M, EPOCH TIME: 1771222750.054818
[02/16 00:19:10    336s] Deleting eGR PG blockage cache
[02/16 00:19:10    336s] Disable eGR PG blockage caching
[02/16 00:19:10    336s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4103.9M, EPOCH TIME: 1771222750.054955
[02/16 00:19:10    336s] Tdgp not enabled or already been cleared! skip clearing
[02/16 00:19:10    336s] **placeDesign ... cpu = 0: 4:13, real = 0: 1: 7, mem = 4103.9M **
[02/16 00:19:11    337s] AAE DB initialization (MEM=2991.597656 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/16 00:19:11    337s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 00:19:11    337s] VSMManager cleared!
[02/16 00:19:11    337s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:04:13.6/0:01:07.7 (3.7), totSession cpu/real = 0:05:37.7/0:02:02.1 (2.8), mem = 4107.9M
[02/16 00:19:11    337s] 
[02/16 00:19:11    337s] =============================================================================================
[02/16 00:19:11    337s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.14-s088_1
[02/16 00:19:11    337s] =============================================================================================
[02/16 00:19:11    337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:19:11    337s] ---------------------------------------------------------------------------------------------
[02/16 00:19:11    337s] [ CellServerInit         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/16 00:19:11    337s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:19:11    337s] [ RefinePlace            ]      1   0:00:05.9  (   8.6 % )     0:00:05.9 /  0:00:14.5    2.5
[02/16 00:19:11    337s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:19:11    337s] [ TimingUpdate           ]      3   0:00:01.3  (   1.9 % )     0:00:01.3 /  0:00:05.5    4.3
[02/16 00:19:11    337s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.7
[02/16 00:19:11    337s] [ MISC                   ]          0:01:00.3  (  89.1 % )     0:01:00.3 /  0:03:53.4    3.9
[02/16 00:19:11    337s] ---------------------------------------------------------------------------------------------
[02/16 00:19:11    337s]  GlobalPlace #1 TOTAL               0:01:07.7  ( 100.0 % )     0:01:07.7 /  0:04:13.6    3.7
[02/16 00:19:11    337s] ---------------------------------------------------------------------------------------------
[02/16 00:19:11    337s] Enable CTE adjustment.
[02/16 00:19:11    337s] Enable Layer aware incrSKP.
[02/16 00:19:11    337s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2991.2M, totSessionCpu=0:05:38 **
[02/16 00:19:11    337s] 
[02/16 00:19:11    337s] Active Setup views: view_tt 
[02/16 00:19:11    337s] GigaOpt running with 8 threads.
[02/16 00:19:11    337s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:37.8/0:02:02.2 (2.8), mem = 4107.9M
[02/16 00:19:11    337s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 00:19:11    337s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 00:19:11    337s] OPERPROF: Starting DPlace-Init at level 1, MEM:4107.9M, EPOCH TIME: 1771222751.424933
[02/16 00:19:11    337s] Processing tracks to init pin-track alignment.
[02/16 00:19:11    337s] z: 1, totalTracks: 0
[02/16 00:19:11    337s] z: 3, totalTracks: 1
[02/16 00:19:11    337s] z: 5, totalTracks: 1
[02/16 00:19:11    337s] z: 7, totalTracks: 1
[02/16 00:19:11    337s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:19:11    337s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:19:11    337s] Initializing Route Infrastructure for color support ...
[02/16 00:19:11    337s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4107.9M, EPOCH TIME: 1771222751.425241
[02/16 00:19:11    337s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:4107.9M, EPOCH TIME: 1771222751.425881
[02/16 00:19:11    337s] Route Infrastructure Initialized for color support successfully.
[02/16 00:19:11    337s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:19:11    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:11    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:11    337s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:19:11    337s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4107.9M, EPOCH TIME: 1771222751.454965
[02/16 00:19:11    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:11    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:11    337s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4107.9M, EPOCH TIME: 1771222751.456605
[02/16 00:19:11    337s] Max number of tech site patterns supported in site array is 256.
[02/16 00:19:11    337s] Core basic site is asap7sc7p5t
[02/16 00:19:11    337s] Processing tracks to init pin-track alignment.
[02/16 00:19:11    337s] z: 1, totalTracks: 0
[02/16 00:19:11    337s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:19:11    337s] z: 3, totalTracks: 1
[02/16 00:19:11    337s] z: 5, totalTracks: 1
[02/16 00:19:11    337s] z: 7, totalTracks: 1
[02/16 00:19:11    337s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:19:11    337s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:19:11    337s] Fast DP-INIT is on for default
[02/16 00:19:11    337s] Keep-away cache is enable on metals: 1-10
[02/16 00:19:11    337s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:19:11    337s] Atter site array init, number of instance map data is 0.
[02/16 00:19:11    337s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.048, REAL:0.029, MEM:4107.9M, EPOCH TIME: 1771222751.485838
[02/16 00:19:11    337s] 
[02/16 00:19:11    337s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:19:11    337s] 
[02/16 00:19:11    337s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:19:11    337s] OPERPROF:     Starting CMU at level 3, MEM:4107.9M, EPOCH TIME: 1771222751.494370
[02/16 00:19:11    337s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4107.9M, EPOCH TIME: 1771222751.497203
[02/16 00:19:11    337s] 
[02/16 00:19:11    337s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:19:11    337s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.068, REAL:0.050, MEM:4107.9M, EPOCH TIME: 1771222751.505036
[02/16 00:19:11    337s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4107.9M, EPOCH TIME: 1771222751.505160
[02/16 00:19:11    337s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4107.9M, EPOCH TIME: 1771222751.505317
[02/16 00:19:11    337s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4107.9MB).
[02/16 00:19:11    337s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.122, REAL:0.103, MEM:4107.9M, EPOCH TIME: 1771222751.527574
[02/16 00:19:11    337s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4107.9M, EPOCH TIME: 1771222751.527675
[02/16 00:19:11    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:11    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:11    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:11    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:11    338s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.211, REAL:0.057, MEM:4107.9M, EPOCH TIME: 1771222751.585110
[02/16 00:19:11    338s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:19:11    338s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:19:11    338s] eee: pegSigSF=1.070000
[02/16 00:19:11    338s] Initializing multi-corner resistance tables ...
[02/16 00:19:11    338s] eee: Grid unit RC data computation started
[02/16 00:19:11    338s] eee: Grid unit RC data computation completed
[02/16 00:19:11    338s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:19:11    338s] eee: l=2 avDens=0.162434 usedTrk=12499.328745 availTrk=76950.000000 sigTrk=12499.328745
[02/16 00:19:11    338s] eee: l=3 avDens=0.213015 usedTrk=18612.226910 availTrk=87375.000000 sigTrk=18612.226910
[02/16 00:19:11    338s] eee: l=4 avDens=0.139448 usedTrk=9004.824397 availTrk=64575.000000 sigTrk=9004.824397
[02/16 00:19:11    338s] eee: l=5 avDens=0.034285 usedTrk=1756.871572 availTrk=51243.750000 sigTrk=1756.871572
[02/16 00:19:11    338s] eee: l=6 avDens=0.065083 usedTrk=2498.561529 availTrk=38390.625000 sigTrk=2498.561529
[02/16 00:19:11    338s] eee: l=7 avDens=0.016497 usedTrk=158.680047 availTrk=9618.750000 sigTrk=158.680047
[02/16 00:19:11    338s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:19:11    338s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:19:11    338s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:19:11    338s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:19:11    338s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:19:11    338s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.237554 uaWl=1.000000 uaWlH=0.274100 aWlH=0.000000 lMod=0 pMax=0.843300 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (0 7 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000236 of RC Grid (0 8 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000229 of RC Grid (0 21 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (0 22 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000230 of RC Grid (0 23 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 0 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 1 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 2 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 3 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 4 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 5 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 6 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 7 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000232 of RC Grid (1 8 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000236 of RC Grid (1 9 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000233 of RC Grid (1 10 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000235 of RC Grid (1 11 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 23 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 24 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 25 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 26 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 27 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 28 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 29 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 30 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 31 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 32 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (1 33 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 0 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 1 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 2 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 3 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 4 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 5 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 6 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000232 of RC Grid (2 7 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000234 of RC Grid (2 8 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000232 of RC Grid (2 9 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000233 of RC Grid (2 10 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000237 of RC Grid (2 11 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000232 of RC Grid (2 17 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 18 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000232 of RC Grid (2 19 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000233 of RC Grid (2 20 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000230 of RC Grid (2 21 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 22 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 23 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 24 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 25 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 26 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 27 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 28 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 29 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 30 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 31 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 32 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (2 33 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 0 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 1 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 2 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 3 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 4 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 5 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 6 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000229 of RC Grid (3 7 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 8 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 9 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000230 of RC Grid (3 10 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000232 of RC Grid (3 11 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000233 of RC Grid (3 12 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000234 of RC Grid (3 13 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 14 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000233 of RC Grid (3 15 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000233 of RC Grid (3 17 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000230 of RC Grid (3 18 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000229 of RC Grid (3 19 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 20 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000230 of RC Grid (3 21 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 22 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 23 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 24 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 25 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 26 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 27 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 28 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 29 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 30 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 31 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 32 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (3 33 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (4 0 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (4 1 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (4 2 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (4 3 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000229 of RC Grid (4 4 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000229 of RC Grid (4 5 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000228 of RC Grid (4 6 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000233 of RC Grid (4 7 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000236 of RC Grid (4 8 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000236 of RC Grid (4 9 3) is < min uR 0.000237 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 1 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 2 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 3 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 4 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 5 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 6 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000220 of RC Grid (0 7 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000218 of RC Grid (0 19 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000223 of RC Grid (0 20 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000225 of RC Grid (0 21 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000218 of RC Grid (0 22 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000225 of RC Grid (0 23 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 24 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 25 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 26 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 27 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 28 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 29 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 30 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 31 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 32 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (0 33 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 1 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 2 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 3 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 4 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 5 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000226 of RC Grid (1 6 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000219 of RC Grid (1 21 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000221 of RC Grid (1 22 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 23 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 24 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 25 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 26 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 27 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 28 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 29 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 30 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 31 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 32 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (1 33 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 1 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 2 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 3 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 4 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000219 of RC Grid (2 5 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 23 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 24 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 25 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 26 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 27 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 28 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 29 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 30 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 31 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 32 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (2 33 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 1 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 2 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 3 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 24 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 25 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 26 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 27 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 28 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 29 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 30 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 31 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 32 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (3 33 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 1 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 2 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000226 of RC Grid (4 24 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 25 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 26 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 27 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 28 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 29 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 30 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 31 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 32 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (4 33 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 1 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000223 of RC Grid (5 2 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 25 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 26 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 27 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 28 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 29 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 30 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 31 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 32 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (5 33 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (6 1 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (6 26 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (6 27 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (6 28 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (6 29 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (6 30 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: uR 0.000231 of RC Grid (6 31 4) is > max uR 0.000218 of layer.
[02/16 00:19:11    338s] eee: NetCapCache creation started. (Current Mem: 4107.863M) 
[02/16 00:19:11    338s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4107.863M) 
[02/16 00:19:11    338s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:19:11    338s] eee: Metal Layers Info:
[02/16 00:19:11    338s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:19:11    338s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:19:11    338s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:19:11    338s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:19:11    338s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:19:11    338s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:19:11    338s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:19:11    338s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:19:11    338s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:19:11    338s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:19:11    338s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:19:11    338s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:19:11    338s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:19:11    338s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:19:11    338s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:19:11    338s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:19:11    338s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:19:11    338s] 
[02/16 00:19:11    338s] Creating Lib Analyzer ...
[02/16 00:19:11    338s] **Info: Design Mode has Min Route Layer 2/[2,10].
[02/16 00:19:12    338s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:19:12    338s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:19:12    338s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:19:12    338s] 
[02/16 00:19:12    338s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:19:12    339s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:39 mem=4107.9M
[02/16 00:19:12    339s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:40 mem=4107.9M
[02/16 00:19:12    339s] Creating Lib Analyzer, finished. 
[02/16 00:19:12    339s] AAE DB initialization (MEM=2998.531250 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/16 00:19:12    339s] #optDebug: fT-S <1 2 3 1 0>
[02/16 00:19:12    339s] Info: IPO magic value 0x8153BEEF.
[02/16 00:19:13    339s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/16 00:19:13    339s]       SynthesisEngine workers will not check out additional licenses.
[02/16 00:19:45    339s] **INFO: Using Advanced Metric Collection system.
[02/16 00:19:50    344s] **optDesign ... cpu = 0:00:06, real = 0:00:39, mem = 3000.1M, totSessionCpu=0:05:44 **
[02/16 00:19:50    344s] #optDebug: { P: 45 W: 4201 FE: standard PE: none LDR: 1}
[02/16 00:19:50    344s] *** optDesign -preCTS ***
[02/16 00:19:50    344s] DRC Margin: user margin 0.0; extra margin 0.2
[02/16 00:19:50    344s] Setup Target Slack: user slack 0.02; extra slack 0.0
[02/16 00:19:50    344s] Hold Target Slack: user slack 0.02
[02/16 00:19:50    344s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/16 00:19:50    344s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/16 00:19:50    344s] Type 'man IMPOPT-3195' for more detail.
[02/16 00:19:50    344s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4107.9M, EPOCH TIME: 1771222790.702583
[02/16 00:19:50    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:50    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:50    344s] 
[02/16 00:19:50    344s] 
[02/16 00:19:50    344s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:19:50    344s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.075, REAL:0.097, MEM:4107.9M, EPOCH TIME: 1771222790.799682
[02/16 00:19:50    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:50    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:50    344s] 
[02/16 00:19:50    344s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:19:50    344s] Deleting Lib Analyzer.
[02/16 00:19:50    344s] 
[02/16 00:19:50    344s] TimeStamp Deleting Cell Server End ...
[02/16 00:19:50    344s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:19:50    344s] 
[02/16 00:19:50    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:19:50    344s] Summary for sequential cells identification: 
[02/16 00:19:50    344s]   Identified SBFF number: 34
[02/16 00:19:50    344s]   Identified MBFF number: 0
[02/16 00:19:50    344s]   Identified SB Latch number: 12
[02/16 00:19:50    344s]   Identified MB Latch number: 0
[02/16 00:19:50    344s]   Not identified SBFF number: 0
[02/16 00:19:50    344s]   Not identified MBFF number: 0
[02/16 00:19:50    344s]   Not identified SB Latch number: 0
[02/16 00:19:50    344s]   Not identified MB Latch number: 0
[02/16 00:19:50    344s]   Number of sequential cells which are not FFs: 20
[02/16 00:19:50    344s]  Visiting view : view_tt
[02/16 00:19:50    344s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:19:50    344s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:19:50    344s]  Visiting view : view_tt
[02/16 00:19:50    344s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:19:50    344s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:19:50    344s] TLC MultiMap info (StdDelay):
[02/16 00:19:50    344s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:19:50    344s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:19:50    344s]  Setting StdDelay to: 6.1ps
[02/16 00:19:50    344s] 
[02/16 00:19:50    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:19:51    344s] 
[02/16 00:19:51    344s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:19:51    344s] 
[02/16 00:19:51    344s] TimeStamp Deleting Cell Server End ...
[02/16 00:19:51    344s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4107.9M, EPOCH TIME: 1771222791.175455
[02/16 00:19:51    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:51    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:51    344s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:19:51    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:51    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:51    344s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4107.9M, EPOCH TIME: 1771222791.176163
[02/16 00:19:51    344s] 
[02/16 00:19:51    344s] Creating Lib Analyzer ...
[02/16 00:19:51    344s] 
[02/16 00:19:51    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:19:51    344s] Summary for sequential cells identification: 
[02/16 00:19:51    344s]   Identified SBFF number: 34
[02/16 00:19:51    344s]   Identified MBFF number: 0
[02/16 00:19:51    344s]   Identified SB Latch number: 12
[02/16 00:19:51    344s]   Identified MB Latch number: 0
[02/16 00:19:51    344s]   Not identified SBFF number: 0
[02/16 00:19:51    344s]   Not identified MBFF number: 0
[02/16 00:19:51    344s]   Not identified SB Latch number: 0
[02/16 00:19:51    344s]   Not identified MB Latch number: 0
[02/16 00:19:51    344s]   Number of sequential cells which are not FFs: 20
[02/16 00:19:51    345s]  Visiting view : view_tt
[02/16 00:19:51    345s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:19:51    345s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:19:51    345s]  Visiting view : view_tt
[02/16 00:19:51    345s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:19:51    345s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:19:51    345s] TLC MultiMap info (StdDelay):
[02/16 00:19:51    345s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:19:51    345s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:19:51    345s]  Setting StdDelay to: 6.1ps
[02/16 00:19:51    345s] 
[02/16 00:19:51    345s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:19:51    345s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:19:51    345s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:19:51    345s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:19:51    345s] 
[02/16 00:19:51    345s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:19:52    345s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:46 mem=4107.9M
[02/16 00:19:52    346s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:46 mem=4107.9M
[02/16 00:19:52    346s] Creating Lib Analyzer, finished. 
[02/16 00:19:52    346s] ### Creating TopoMgr, started
[02/16 00:19:52    346s] ### Creating TopoMgr, finished
[02/16 00:19:52    346s] #optDebug: Start CG creation (mem=4107.9M)
[02/16 00:19:52    346s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:19:52    346s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:19:52    346s] ToF 286.8157um
[02/16 00:19:53    346s] (cpu=0:00:00.4, mem=4107.9M)
[02/16 00:19:53    346s]  ...processing cgPrt (cpu=0:00:00.4, mem=4107.9M)
[02/16 00:19:53    346s]  ...processing cgEgp (cpu=0:00:00.4, mem=4107.9M)
[02/16 00:19:53    346s]  ...processing cgPbk (cpu=0:00:00.4, mem=4107.9M)
[02/16 00:19:53    346s]  ...processing cgNrb(cpu=0:00:00.4, mem=4107.9M)
[02/16 00:19:53    346s]  ...processing cgObs (cpu=0:00:00.4, mem=4107.9M)
[02/16 00:19:53    346s]  ...processing cgCon (cpu=0:00:00.4, mem=4107.9M)
[02/16 00:19:53    346s]  ...processing cgPdm (cpu=0:00:00.4, mem=4107.9M)
[02/16 00:19:53    346s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=4107.9M)
[02/16 00:19:53    346s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:19:53    346s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:19:53    346s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:19:53    346s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:19:53    346s] {MMLU 0 0 33544}
[02/16 00:19:53    346s] [oiLAM] Zs 7, 11
[02/16 00:19:53    346s] ### Creating LA Mngr. totSessionCpu=0:05:47 mem=4107.9M
[02/16 00:19:53    346s] ### Creating LA Mngr, finished. totSessionCpu=0:05:47 mem=4107.9M
[02/16 00:19:53    346s] Running pre-eGR process
[02/16 00:19:53    347s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.80 MB )
[02/16 00:19:53    347s] (I)      Initializing eGR engine (regular)
[02/16 00:19:53    347s] Set min layer with design mode ( 2 )
[02/16 00:19:53    347s] Set max layer with design mode ( 7 )
[02/16 00:19:53    347s] (I)      clean place blk overflow:
[02/16 00:19:53    347s] (I)      H : enabled 1.00 0
[02/16 00:19:53    347s] (I)      V : enabled 1.00 0
[02/16 00:19:53    347s] (I)      Initializing eGR engine (regular)
[02/16 00:19:53    347s] Set min layer with design mode ( 2 )
[02/16 00:19:53    347s] Set max layer with design mode ( 7 )
[02/16 00:19:53    347s] (I)      clean place blk overflow:
[02/16 00:19:53    347s] (I)      H : enabled 1.00 0
[02/16 00:19:53    347s] (I)      V : enabled 1.00 0
[02/16 00:19:53    347s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.80 MB )
[02/16 00:19:53    347s] (I)      Running eGR Regular flow
[02/16 00:19:53    347s] (I)      # wire layers (front) : 11
[02/16 00:19:53    347s] (I)      # wire layers (back)  : 0
[02/16 00:19:53    347s] (I)      min wire layer : 1
[02/16 00:19:53    347s] (I)      max wire layer : 10
[02/16 00:19:53    347s] (I)      # cut layers (front) : 10
[02/16 00:19:53    347s] (I)      # cut layers (back)  : 0
[02/16 00:19:53    347s] (I)      min cut layer : 1
[02/16 00:19:53    347s] (I)      max cut layer : 9
[02/16 00:19:53    347s] (I)      ================================ Layers ================================
[02/16 00:19:53    347s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:19:53    347s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:19:53    347s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:19:53    347s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:19:53    347s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:19:53    347s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:19:53    347s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:19:53    347s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:19:53    347s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:19:53    347s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:19:53    347s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:19:53    347s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:19:53    347s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:19:53    347s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:19:53    347s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:19:53    347s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:19:53    347s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:19:53    347s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:19:53    347s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:19:53    347s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:19:53    347s] (I)      Started Import and model ( Curr Mem: 3.80 MB )
[02/16 00:19:53    347s] (I)      Number of ignored instance 0
[02/16 00:19:53    347s] (I)      Number of inbound cells 0
[02/16 00:19:53    347s] (I)      Number of opened ILM blockages 0
[02/16 00:19:53    347s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/16 00:19:53    347s] (I)      numMoveCells=31489, numMacros=0  numNoFlopBlockages=0  numPads=333  numMultiRowHeightInsts=0
[02/16 00:19:53    347s] (I)      cell height: 4320, count: 31489
[02/16 00:19:53    347s] (I)      Number of nets = 31899 ( 1645 ignored )
[02/16 00:19:53    347s] (I)      rowRegion is not equal to core box, resetting core box
[02/16 00:19:53    347s] (I)      rowRegion : (24768, 24768) - (1456416, 1454688)
[02/16 00:19:53    347s] (I)      coreBox   : (24768, 24768) - (1456704, 1456704)
[02/16 00:19:53    347s] (I)      Identified Clock instances: Flop 4424, Clock buffer/inverter 0, Gate 0, Logic 0
[02/16 00:19:53    347s] (I)      == Non-default Options ==
[02/16 00:19:53    347s] (I)      Maximum routing layer                              : 7
[02/16 00:19:53    347s] (I)      Top routing layer                                  : 7
[02/16 00:19:53    347s] (I)      Buffering-aware routing                            : true
[02/16 00:19:53    347s] (I)      Spread congestion away from blockages              : true
[02/16 00:19:53    347s] (I)      Number of threads                                  : 8
[02/16 00:19:53    347s] (I)      Overflow penalty cost                              : 10
[02/16 00:19:53    347s] (I)      Punch through distance                             : 1143.960000
[02/16 00:19:53    347s] (I)      Source-to-sink ratio                               : 0.300000
[02/16 00:19:53    347s] (I)      Route tie net to shape                             : auto
[02/16 00:19:53    347s] (I)      Method to set GCell size                           : row
[02/16 00:19:53    347s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:19:53    347s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:19:53    347s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:53    347s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:53    347s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:53    347s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:53    347s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:53    347s] Removed 1 out of boundary tracks from layer 2
[02/16 00:19:53    347s] (I)      ============== Pin Summary ==============
[02/16 00:19:53    347s] (I)      +-------+--------+---------+------------+
[02/16 00:19:53    347s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:19:53    347s] (I)      +-------+--------+---------+------------+
[02/16 00:19:53    347s] (I)      |     1 | 107137 |   89.69 |        Pin |
[02/16 00:19:53    347s] (I)      |     2 |  12316 |   10.31 |        Pin |
[02/16 00:19:53    347s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:19:53    347s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:19:53    347s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:19:53    347s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:19:53    347s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:19:53    347s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:19:53    347s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:19:53    347s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:19:53    347s] (I)      +-------+--------+---------+------------+
[02/16 00:19:53    347s] (I)      Custom ignore net properties:
[02/16 00:19:53    347s] (I)      1 : NotLegal
[02/16 00:19:53    347s] (I)      Default ignore net properties:
[02/16 00:19:53    347s] (I)      1 : Special
[02/16 00:19:53    347s] (I)      2 : Analog
[02/16 00:19:53    347s] (I)      3 : Fixed
[02/16 00:19:53    347s] (I)      4 : Skipped
[02/16 00:19:53    347s] (I)      5 : MixedSignal
[02/16 00:19:53    347s] (I)      Prerouted net properties:
[02/16 00:19:53    347s] (I)      1 : NotLegal
[02/16 00:19:53    347s] (I)      2 : Special
[02/16 00:19:53    347s] (I)      3 : Analog
[02/16 00:19:53    347s] (I)      4 : Fixed
[02/16 00:19:53    347s] (I)      5 : Skipped
[02/16 00:19:53    347s] (I)      6 : MixedSignal
[02/16 00:19:53    347s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:19:53    347s] (I)      Use row-based GCell size
[02/16 00:19:53    347s] (I)      Use row-based GCell align
[02/16 00:19:53    347s] (I)      layer 0 area = 170496
[02/16 00:19:53    347s] (I)      layer 1 area = 170496
[02/16 00:19:53    347s] (I)      layer 2 area = 170496
[02/16 00:19:53    347s] (I)      layer 3 area = 512000
[02/16 00:19:53    347s] (I)      layer 4 area = 512000
[02/16 00:19:53    347s] (I)      layer 5 area = 560000
[02/16 00:19:53    347s] (I)      layer 6 area = 560000
[02/16 00:19:53    347s] (I)      GCell unit size   : 4320
[02/16 00:19:53    347s] (I)      GCell multiplier  : 1
[02/16 00:19:53    347s] (I)      GCell row height  : 4320
[02/16 00:19:53    347s] (I)      Actual row height : 4320
[02/16 00:19:53    347s] (I)      GCell align ref   : 24768 24768
[02/16 00:19:53    347s] missing default track structure on layer 1
[02/16 00:19:53    347s] [NR-eGR] Track table information for default rule: 
[02/16 00:19:53    347s] [NR-eGR] M1 has no routable track
[02/16 00:19:53    347s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:19:53    347s] [NR-eGR] M3 has single uniform track structure
[02/16 00:19:53    347s] [NR-eGR] M4 has single uniform track structure
[02/16 00:19:53    347s] [NR-eGR] M5 has single uniform track structure
[02/16 00:19:53    347s] [NR-eGR] M6 has single uniform track structure
[02/16 00:19:53    347s] [NR-eGR] M7 has single uniform track structure
[02/16 00:19:53    347s] [NR-eGR] M8 has single uniform track structure
[02/16 00:19:53    347s] [NR-eGR] M9 has single uniform track structure
[02/16 00:19:53    347s] [NR-eGR] Pad has single uniform track structure
[02/16 00:19:53    347s] (I)      ============== Default via ===============
[02/16 00:19:53    347s] (I)      +---+------------------+-----------------+
[02/16 00:19:53    347s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:19:53    347s] (I)      +---+------------------+-----------------+
[02/16 00:19:53    347s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:19:53    347s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:19:53    347s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:19:53    347s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:19:53    347s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:19:53    347s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:19:53    347s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:19:53    347s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:19:53    347s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:19:53    347s] (I)      +---+------------------+-----------------+
[02/16 00:19:53    347s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:19:53    347s] [NR-eGR] Read 1667 PG shapes
[02/16 00:19:53    347s] [NR-eGR] Read 0 clock shapes
[02/16 00:19:53    347s] [NR-eGR] Read 0 other shapes
[02/16 00:19:53    347s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:19:53    347s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:19:53    347s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:19:53    347s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:19:53    347s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:19:53    347s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:19:53    347s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:19:53    347s] [NR-eGR] #Other Blockages    : 0
[02/16 00:19:53    347s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:19:53    347s] [NR-eGR] #prerouted nets         : 0
[02/16 00:19:53    347s] [NR-eGR] #prerouted special nets : 0
[02/16 00:19:53    347s] [NR-eGR] #prerouted wires        : 0
[02/16 00:19:53    347s] [NR-eGR] Read 31899 nets ( ignored 0 )
[02/16 00:19:53    347s] (I)        Front-side 31899 ( ignored 0 )
[02/16 00:19:53    347s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:19:53    347s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:19:53    347s] (I)      handle routing halo
[02/16 00:19:53    347s] (I)      Reading macro buffers
[02/16 00:19:53    347s] (I)      Number of macro buffers: 0
[02/16 00:19:53    347s] (I)      early_global_route_priority property id does not exist.
[02/16 00:19:53    347s] (I)      Read Num Blocks=46499  Num Prerouted Wires=0  Num CS=0
[02/16 00:19:53    347s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 0
[02/16 00:19:53    347s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 0
[02/16 00:19:53    347s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 0
[02/16 00:19:53    347s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:19:53    347s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 0
[02/16 00:19:53    347s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:19:53    347s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:19:53    347s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:19:53    347s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:19:53    347s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:19:53    347s] (I)      Number of ignored nets                =      0
[02/16 00:19:53    347s] (I)      Number of connected nets              =      0
[02/16 00:19:53    347s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:19:53    347s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/16 00:19:53    347s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:19:53    347s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:19:53    347s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:19:53    347s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:19:53    347s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:19:53    347s] (I)      Constructing bin map
[02/16 00:19:53    347s] (I)      Initialize bin information with width=8640 height=8640
[02/16 00:19:53    347s] (I)      Done constructing bin map
[02/16 00:19:53    347s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/16 00:19:53    347s] (I)      Ndr track 0 does not exist
[02/16 00:19:53    347s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:19:53    347s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:19:53    347s] (I)      Core area           : (24768, 24768) - (1456416, 1454688)
[02/16 00:19:53    347s] (I)      Site width          :   864  (dbu)
[02/16 00:19:53    347s] (I)      Row height          :  4320  (dbu)
[02/16 00:19:53    347s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:19:53    347s] (I)      GCell width         :  4320  (dbu)
[02/16 00:19:53    347s] (I)      GCell height        :  4320  (dbu)
[02/16 00:19:53    347s] (I)      Grid                :   343   343     7
[02/16 00:19:53    347s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:19:53    347s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:19:53    347s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:19:53    347s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:19:53    347s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:19:53    347s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:19:53    347s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:19:53    347s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:19:53    347s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:19:53    347s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:19:53    347s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:19:53    347s] (I)      --------------------------------------------------------
[02/16 00:19:53    347s] 
[02/16 00:19:53    347s] [NR-eGR] ============ Routing rule table ============
[02/16 00:19:53    347s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 31899
[02/16 00:19:53    347s] [NR-eGR] ========================================
[02/16 00:19:53    347s] [NR-eGR] 
[02/16 00:19:53    347s] (I)      ==== NDR : (Default) ====
[02/16 00:19:53    347s] (I)      +--------------+--------+
[02/16 00:19:53    347s] (I)      |           ID |      0 |
[02/16 00:19:53    347s] (I)      |      Default |    yes |
[02/16 00:19:53    347s] (I)      |  Clk Special |     no |
[02/16 00:19:53    347s] (I)      | Hard spacing |     no |
[02/16 00:19:53    347s] (I)      |    NDR track | (none) |
[02/16 00:19:53    347s] (I)      |      NDR via | (none) |
[02/16 00:19:53    347s] (I)      |  Extra space |      0 |
[02/16 00:19:53    347s] (I)      |      Shields |      0 |
[02/16 00:19:53    347s] (I)      |   Demand (H) |      1 |
[02/16 00:19:53    347s] (I)      |   Demand (V) |      1 |
[02/16 00:19:53    347s] (I)      |        #Nets |  31899 |
[02/16 00:19:53    347s] (I)      +--------------+--------+
[02/16 00:19:53    347s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:19:53    347s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:19:53    347s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:19:53    347s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:19:53    347s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:19:53    347s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:19:53    347s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:19:53    347s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:19:53    347s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:19:53    347s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:19:53    347s] (I)      =============== Blocked Tracks ===============
[02/16 00:19:53    347s] (I)      +-------+---------+----------+---------------+
[02/16 00:19:53    347s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:19:53    347s] (I)      +-------+---------+----------+---------------+
[02/16 00:19:53    347s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:19:53    347s] (I)      |     2 |  821828 |   149096 |        18.14% |
[02/16 00:19:53    347s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:19:53    347s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:19:53    347s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:19:53    347s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:19:53    347s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:19:53    347s] (I)      +-------+---------+----------+---------------+
[02/16 00:19:53    347s] (I)      Finished Import and model ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 3.83 MB )
[02/16 00:19:53    347s] (I)      Delete wires for 31899 nets (async)
[02/16 00:19:53    347s] (I)      Reset routing kernel
[02/16 00:19:53    347s] (I)      Started Global Routing ( Curr Mem: 3.83 MB )
[02/16 00:19:53    347s] (I)      totalPins=118141  totalGlobalPin=117870 (99.77%)
[02/16 00:19:54    347s] (I)      ================= Net Group Info =================
[02/16 00:19:54    347s] (I)      +----+----------------+--------------+-----------+
[02/16 00:19:54    347s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:19:54    347s] (I)      +----+----------------+--------------+-----------+
[02/16 00:19:54    347s] (I)      |  1 |          31899 |        M2(2) |     M7(7) |
[02/16 00:19:54    347s] (I)      +----+----------------+--------------+-----------+
[02/16 00:19:54    347s] (I)      total 2D Cap : 3363346 = (1539348 H, 1823998 V)
[02/16 00:19:54    347s] (I)      total 2D Demand : 271 = (271 H, 0 V)
[02/16 00:19:54    347s] (I)      init route region map
[02/16 00:19:54    347s] (I)      #blocked GCells = 0
[02/16 00:19:54    347s] (I)      #regions = 1
[02/16 00:19:54    347s] (I)      init safety region map
[02/16 00:19:54    347s] (I)      #blocked GCells = 0
[02/16 00:19:54    347s] (I)      #regions = 1
[02/16 00:19:54    347s] (I)      #blocked areas for congestion spreading : 0
[02/16 00:19:54    347s] [NR-eGR] Layer group 1: route 31899 net(s) in layer range [2, 7]
[02/16 00:19:54    347s] (I)      
[02/16 00:19:54    347s] (I)      ============  Phase 1a Route ============
[02/16 00:19:54    348s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:19:54    348s] (I)      Usage: 390286 = (208463 H, 181823 V) = (13.54% H, 9.97% V) = (2.251e+05um H, 1.964e+05um V)
[02/16 00:19:54    348s] (I)      
[02/16 00:19:54    348s] (I)      ============  Phase 1b Route ============
[02/16 00:19:54    348s] (I)      Usage: 390308 = (208465 H, 181843 V) = (13.54% H, 9.97% V) = (2.251e+05um H, 1.964e+05um V)
[02/16 00:19:54    348s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 4.215326e+05um
[02/16 00:19:54    348s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[02/16 00:19:54    348s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:19:54    348s] (I)      
[02/16 00:19:54    348s] (I)      ============  Phase 1c Route ============
[02/16 00:19:54    348s] (I)      Level2 Grid: 69 x 69
[02/16 00:19:54    348s] (I)      Usage: 390308 = (208465 H, 181843 V) = (13.54% H, 9.97% V) = (2.251e+05um H, 1.964e+05um V)
[02/16 00:19:54    348s] (I)      
[02/16 00:19:54    348s] (I)      ============  Phase 1d Route ============
[02/16 00:19:54    349s] (I)      Usage: 390307 = (208453 H, 181854 V) = (13.54% H, 9.97% V) = (2.251e+05um H, 1.964e+05um V)
[02/16 00:19:54    349s] (I)      
[02/16 00:19:54    349s] (I)      ============  Phase 1e Route ============
[02/16 00:19:54    349s] (I)      Usage: 390307 = (208453 H, 181854 V) = (13.54% H, 9.97% V) = (2.251e+05um H, 1.964e+05um V)
[02/16 00:19:54    349s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.215316e+05um
[02/16 00:19:54    349s] (I)      
[02/16 00:19:54    349s] (I)      ============  Phase 1l Route ============
[02/16 00:19:55    350s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:19:55    350s] (I)      Layer  2:     697904    168989       369           0      879795    ( 0.00%) 
[02/16 00:19:55    350s] (I)      Layer  3:     851401    169570        21           0      879795    ( 0.00%) 
[02/16 00:19:55    350s] (I)      Layer  4:     444567     71247        40       52132      607714    ( 7.90%) 
[02/16 00:19:55    350s] (I)      Layer  5:     560538     19514         0           0      659846    ( 0.00%) 
[02/16 00:19:55    350s] (I)      Layer  6:     408851     26676         0       10079      484806    ( 2.04%) 
[02/16 00:19:55    350s] (I)      Layer  7:     409109       933         0       10083      484802    ( 2.04%) 
[02/16 00:19:55    350s] (I)      Total:       3372370    456929       430       72292     3996756    ( 1.78%) 
[02/16 00:19:55    350s] (I)      
[02/16 00:19:55    350s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:19:55    350s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:19:55    350s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:19:55    350s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/16 00:19:55    350s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:19:55    350s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:19:55    350s] [NR-eGR]      M2 ( 2)       313( 0.27%)         6( 0.01%)   ( 0.27%) 
[02/16 00:19:55    350s] [NR-eGR]      M3 ( 3)        21( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/16 00:19:55    350s] [NR-eGR]      M4 ( 4)        36( 0.03%)         0( 0.00%)   ( 0.03%) 
[02/16 00:19:55    350s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:19:55    350s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:19:55    350s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:19:55    350s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:19:55    350s] [NR-eGR]        Total       370( 0.05%)         6( 0.00%)   ( 0.05%) 
[02/16 00:19:55    350s] [NR-eGR] 
[02/16 00:19:55    350s] (I)      Finished Global Routing ( CPU: 3.26 sec, Real: 1.08 sec, Curr Mem: 3.85 MB )
[02/16 00:19:55    350s] (I)      Updating congestion map
[02/16 00:19:55    350s] (I)      total 2D Cap : 3385758 = (1560280 H, 1825478 V)
[02/16 00:19:55    350s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:19:55    350s] (I)      Running track assignment and export wires
[02/16 00:19:55    350s] (I)      ============= Track Assignment ============
[02/16 00:19:55    350s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.84 MB )
[02/16 00:19:55    350s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:19:55    350s] (I)      Run Multi-thread track assignment
[02/16 00:19:55    352s] (I)      Finished Track Assignment (8T) ( CPU: 1.58 sec, Real: 0.28 sec, Curr Mem: 3.90 MB )
[02/16 00:19:55    352s] (I)      Started Export ( Curr Mem: 3.90 MB )
[02/16 00:19:55    352s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:19:55    352s] [NR-eGR] Total eGR-routed clock nets wire length: 16434um, number of vias: 14825
[02/16 00:19:55    352s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:19:55    353s] [NR-eGR]              Length (um)    Vias 
[02/16 00:19:55    353s] [NR-eGR] ---------------------------------
[02/16 00:19:55    353s] [NR-eGR]  M1   (1V)             0  107137 
[02/16 00:19:55    353s] [NR-eGR]  M2   (2H)        134697  182697 
[02/16 00:19:55    353s] [NR-eGR]  M3   (3V)        182643   19776 
[02/16 00:19:55    353s] [NR-eGR]  M4   (4H)         74463    4517 
[02/16 00:19:55    353s] [NR-eGR]  M5   (5V)         20049    2482 
[02/16 00:19:55    353s] [NR-eGR]  M6   (6H)         28890     126 
[02/16 00:19:55    353s] [NR-eGR]  M7   (7V)          1016       0 
[02/16 00:19:55    353s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:19:55    353s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:19:55    353s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:19:55    353s] [NR-eGR] ---------------------------------
[02/16 00:19:55    353s] [NR-eGR]       Total       441758  316735 
[02/16 00:19:55    353s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:19:55    353s] [NR-eGR] Total half perimeter of net bounding box: 300545um
[02/16 00:19:55    353s] [NR-eGR] Total length: 441758um, number of vias: 316735
[02/16 00:19:55    353s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:19:55    353s] (I)      == Layer wire length by net rule ==
[02/16 00:19:55    353s] (I)                    Default 
[02/16 00:19:55    353s] (I)      ----------------------
[02/16 00:19:55    353s] (I)       M1   (1V)        0um 
[02/16 00:19:55    353s] (I)       M2   (2H)   134697um 
[02/16 00:19:55    353s] (I)       M3   (3V)   182643um 
[02/16 00:19:55    353s] (I)       M4   (4H)    74463um 
[02/16 00:19:55    353s] (I)       M5   (5V)    20049um 
[02/16 00:19:55    353s] (I)       M6   (6H)    28890um 
[02/16 00:19:55    353s] (I)       M7   (7V)     1016um 
[02/16 00:19:55    353s] (I)       M8   (8H)        0um 
[02/16 00:19:55    353s] (I)       M9   (9V)        0um 
[02/16 00:19:55    353s] (I)       Pad  (10H)       0um 
[02/16 00:19:55    353s] (I)      ----------------------
[02/16 00:19:55    353s] (I)            Total  441758um 
[02/16 00:19:55    353s] (I)      == Layer via count by net rule ==
[02/16 00:19:55    353s] (I)                   Default 
[02/16 00:19:55    353s] (I)      ---------------------
[02/16 00:19:55    353s] (I)       M1   (1V)    107137 
[02/16 00:19:55    353s] (I)       M2   (2H)    182697 
[02/16 00:19:55    353s] (I)       M3   (3V)     19776 
[02/16 00:19:55    353s] (I)       M4   (4H)      4517 
[02/16 00:19:55    353s] (I)       M5   (5V)      2482 
[02/16 00:19:55    353s] (I)       M6   (6H)       126 
[02/16 00:19:55    353s] (I)       M7   (7V)         0 
[02/16 00:19:55    353s] (I)       M8   (8H)         0 
[02/16 00:19:55    353s] (I)       M9   (9V)         0 
[02/16 00:19:55    353s] (I)       Pad  (10H)        0 
[02/16 00:19:55    353s] (I)      ---------------------
[02/16 00:19:55    353s] (I)            Total   316735 
[02/16 00:19:55    353s] (I)      Finished Export ( CPU: 1.01 sec, Real: 0.38 sec, Curr Mem: 3.90 MB )
[02/16 00:19:55    353s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:19:55    353s] [NR-eGR] Finished Early Global Route kernel ( CPU: 6.38 sec, Real: 2.26 sec, Curr Mem: 3.90 MB )
[02/16 00:19:55    353s] [NR-eGR] Finished Early Global Route ( CPU: 6.41 sec, Real: 2.28 sec, Curr Mem: 3.82 MB )
[02/16 00:19:55    353s] (I)      =========================================== Runtime Summary ============================================
[02/16 00:19:55    353s] (I)       Step                                                       %      Start     Finish      Real       CPU 
[02/16 00:19:55    353s] (I)      --------------------------------------------------------------------------------------------------------
[02/16 00:19:55    353s] (I)       Early Global Route                                   100.00%  81.52 sec  83.80 sec  2.28 sec  6.41 sec 
[02/16 00:19:55    353s] (I)       +-Early Global Route kernel                           98.80%  81.52 sec  83.78 sec  2.26 sec  6.38 sec 
[02/16 00:19:55    353s] (I)       | +-Import and model                                  17.95%  81.53 sec  81.94 sec  0.41 sec  0.41 sec 
[02/16 00:19:55    353s] (I)       | | +-Create place DB                                  7.15%  81.53 sec  81.69 sec  0.16 sec  0.16 sec 
[02/16 00:19:55    353s] (I)       | | | +-Import place data                              7.15%  81.53 sec  81.69 sec  0.16 sec  0.16 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Read instances and placement                 1.75%  81.53 sec  81.57 sec  0.04 sec  0.04 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Read nets                                    4.78%  81.57 sec  81.68 sec  0.11 sec  0.11 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Read rows                                    0.00%  81.68 sec  81.68 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Read module constraints                      0.00%  81.69 sec  81.69 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | +-Create route DB                                  9.80%  81.69 sec  81.91 sec  0.22 sec  0.22 sec 
[02/16 00:19:55    353s] (I)       | | | +-Import route data (8T)                         9.78%  81.69 sec  81.91 sec  0.22 sec  0.22 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Read blockages ( Layer 2-7 )                 1.02%  81.73 sec  81.75 sec  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Read routing blockages                     0.00%  81.73 sec  81.73 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Read bump blockages                        0.00%  81.73 sec  81.73 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Read instance blockages                    0.91%  81.73 sec  81.75 sec  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Read PG blockages                          0.06%  81.75 sec  81.75 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | | | +-Allocate memory for PG via list          0.01%  81.75 sec  81.75 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Read clock blockages                       0.00%  81.75 sec  81.75 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Read other blockages                       0.00%  81.75 sec  81.75 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Read halo blockages                        0.02%  81.75 sec  81.75 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  81.75 sec  81.75 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Read blackboxes                              0.00%  81.75 sec  81.75 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Read prerouted                               0.01%  81.75 sec  81.75 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Read nets                                    1.38%  81.75 sec  81.78 sec  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Set up via pillars                           0.87%  81.80 sec  81.82 sec  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Initialize 3D grid graph                     0.15%  81.83 sec  81.83 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Model blockage capacity                      2.98%  81.83 sec  81.90 sec  0.07 sec  0.07 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Initialize 3D capacity                     2.67%  81.83 sec  81.89 sec  0.06 sec  0.06 sec 
[02/16 00:19:55    353s] (I)       | | +-Read aux data                                    0.46%  81.92 sec  81.93 sec  0.01 sec  0.01 sec 
[02/16 00:19:55    353s] (I)       | | +-Others data preparation                          0.01%  81.93 sec  81.93 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | +-Create route kernel                              0.33%  81.93 sec  81.93 sec  0.01 sec  0.01 sec 
[02/16 00:19:55    353s] (I)       | +-Global Routing                                    47.44%  81.94 sec  83.03 sec  1.08 sec  3.26 sec 
[02/16 00:19:55    353s] (I)       | | +-Initialization                                   1.53%  81.94 sec  81.98 sec  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)       | | +-Net group 1                                     44.15%  81.98 sec  82.99 sec  1.01 sec  3.19 sec 
[02/16 00:19:55    353s] (I)       | | | +-Generate topology (8T)                         1.46%  81.98 sec  82.01 sec  0.03 sec  0.19 sec 
[02/16 00:19:55    353s] (I)       | | | +-Phase 1a                                      10.32%  82.08 sec  82.31 sec  0.24 sec  0.49 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Pattern routing (8T)                         7.67%  82.08 sec  82.25 sec  0.18 sec  0.43 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Pattern Routing Avoiding Blockages           1.37%  82.25 sec  82.28 sec  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Add via demand to 2D                         1.22%  82.28 sec  82.31 sec  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)       | | | +-Phase 1b                                       6.12%  82.31 sec  82.45 sec  0.14 sec  0.17 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Monotonic routing (8T)                       2.17%  82.31 sec  82.36 sec  0.05 sec  0.08 sec 
[02/16 00:19:55    353s] (I)       | | | +-Phase 1c                                       1.23%  82.45 sec  82.48 sec  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Two level Routing                            1.22%  82.45 sec  82.48 sec  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Two Level Routing (Regular)                0.71%  82.45 sec  82.47 sec  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Two Level Routing (Strong)                 0.26%  82.47 sec  82.48 sec  0.01 sec  0.01 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.17%  82.48 sec  82.48 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | +-Phase 1d                                       6.73%  82.48 sec  82.63 sec  0.15 sec  0.77 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Detoured routing (8T)                        6.71%  82.48 sec  82.63 sec  0.15 sec  0.77 sec 
[02/16 00:19:55    353s] (I)       | | | +-Phase 1e                                       0.18%  82.64 sec  82.64 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Route legalization                           0.13%  82.64 sec  82.64 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | | | +-Legalize Reach Aware Violations            0.12%  82.64 sec  82.64 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | | +-Phase 1l                                      15.28%  82.64 sec  82.99 sec  0.35 sec  1.48 sec 
[02/16 00:19:55    353s] (I)       | | | | +-Layer assignment (8T)                       14.74%  82.65 sec  82.99 sec  0.34 sec  1.47 sec 
[02/16 00:19:55    353s] (I)       | +-Export cong map                                    3.29%  83.03 sec  83.10 sec  0.08 sec  0.07 sec 
[02/16 00:19:55    353s] (I)       | | +-Export 2D cong map                               0.97%  83.08 sec  83.10 sec  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)       | +-Extract Global 3D Wires                            0.79%  83.10 sec  83.12 sec  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)       | +-Track Assignment (8T)                             12.10%  83.12 sec  83.40 sec  0.28 sec  1.58 sec 
[02/16 00:19:55    353s] (I)       | | +-Initialization                                   0.21%  83.12 sec  83.13 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | | +-Track Assignment Kernel                         11.70%  83.13 sec  83.39 sec  0.27 sec  1.57 sec 
[02/16 00:19:55    353s] (I)       | | +-Free Memory                                      0.02%  83.40 sec  83.40 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | +-Export                                            16.61%  83.40 sec  83.78 sec  0.38 sec  1.01 sec 
[02/16 00:19:55    353s] (I)       | | +-Export DB wires                                  6.61%  83.40 sec  83.55 sec  0.15 sec  0.62 sec 
[02/16 00:19:55    353s] (I)       | | | +-Export all nets (8T)                           4.99%  83.42 sec  83.53 sec  0.11 sec  0.50 sec 
[02/16 00:19:55    353s] (I)       | | | +-Set wire vias (8T)                             0.78%  83.53 sec  83.55 sec  0.02 sec  0.10 sec 
[02/16 00:19:55    353s] (I)       | | +-Report wirelength                                8.38%  83.55 sec  83.74 sec  0.19 sec  0.19 sec 
[02/16 00:19:55    353s] (I)       | | +-Update net boxes                                 1.58%  83.74 sec  83.78 sec  0.04 sec  0.20 sec 
[02/16 00:19:55    353s] (I)       | | +-Update timing                                    0.00%  83.78 sec  83.78 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)       | +-Postprocess design                                 0.01%  83.78 sec  83.78 sec  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)      ========================== Summary by functions ==========================
[02/16 00:19:55    353s] (I)       Lv  Step                                           %      Real       CPU 
[02/16 00:19:55    353s] (I)      --------------------------------------------------------------------------
[02/16 00:19:55    353s] (I)        0  Early Global Route                       100.00%  2.28 sec  6.41 sec 
[02/16 00:19:55    353s] (I)        1  Early Global Route kernel                 98.80%  2.26 sec  6.38 sec 
[02/16 00:19:55    353s] (I)        2  Global Routing                            47.44%  1.08 sec  3.26 sec 
[02/16 00:19:55    353s] (I)        2  Import and model                          17.95%  0.41 sec  0.41 sec 
[02/16 00:19:55    353s] (I)        2  Export                                    16.61%  0.38 sec  1.01 sec 
[02/16 00:19:55    353s] (I)        2  Track Assignment (8T)                     12.10%  0.28 sec  1.58 sec 
[02/16 00:19:55    353s] (I)        2  Export cong map                            3.29%  0.08 sec  0.07 sec 
[02/16 00:19:55    353s] (I)        2  Extract Global 3D Wires                    0.79%  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)        2  Postprocess design                         0.01%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        3  Net group 1                               44.15%  1.01 sec  3.19 sec 
[02/16 00:19:55    353s] (I)        3  Track Assignment Kernel                   11.70%  0.27 sec  1.57 sec 
[02/16 00:19:55    353s] (I)        3  Create route DB                            9.80%  0.22 sec  0.22 sec 
[02/16 00:19:55    353s] (I)        3  Report wirelength                          8.38%  0.19 sec  0.19 sec 
[02/16 00:19:55    353s] (I)        3  Create place DB                            7.15%  0.16 sec  0.16 sec 
[02/16 00:19:55    353s] (I)        3  Export DB wires                            6.61%  0.15 sec  0.62 sec 
[02/16 00:19:55    353s] (I)        3  Initialization                             1.74%  0.04 sec  0.04 sec 
[02/16 00:19:55    353s] (I)        3  Update net boxes                           1.58%  0.04 sec  0.20 sec 
[02/16 00:19:55    353s] (I)        3  Export 2D cong map                         0.97%  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)        3  Read aux data                              0.46%  0.01 sec  0.01 sec 
[02/16 00:19:55    353s] (I)        3  Create route kernel                        0.33%  0.01 sec  0.01 sec 
[02/16 00:19:55    353s] (I)        3  Free Memory                                0.02%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        3  Others data preparation                    0.01%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        3  Update timing                              0.00%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        4  Phase 1l                                  15.28%  0.35 sec  1.48 sec 
[02/16 00:19:55    353s] (I)        4  Phase 1a                                  10.32%  0.24 sec  0.49 sec 
[02/16 00:19:55    353s] (I)        4  Import route data (8T)                     9.78%  0.22 sec  0.22 sec 
[02/16 00:19:55    353s] (I)        4  Import place data                          7.15%  0.16 sec  0.16 sec 
[02/16 00:19:55    353s] (I)        4  Phase 1d                                   6.73%  0.15 sec  0.77 sec 
[02/16 00:19:55    353s] (I)        4  Phase 1b                                   6.12%  0.14 sec  0.17 sec 
[02/16 00:19:55    353s] (I)        4  Export all nets (8T)                       4.99%  0.11 sec  0.50 sec 
[02/16 00:19:55    353s] (I)        4  Generate topology (8T)                     1.46%  0.03 sec  0.19 sec 
[02/16 00:19:55    353s] (I)        4  Phase 1c                                   1.23%  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)        4  Set wire vias (8T)                         0.78%  0.02 sec  0.10 sec 
[02/16 00:19:55    353s] (I)        4  Phase 1e                                   0.18%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        5  Layer assignment (8T)                     14.74%  0.34 sec  1.47 sec 
[02/16 00:19:55    353s] (I)        5  Pattern routing (8T)                       7.67%  0.18 sec  0.43 sec 
[02/16 00:19:55    353s] (I)        5  Detoured routing (8T)                      6.71%  0.15 sec  0.77 sec 
[02/16 00:19:55    353s] (I)        5  Read nets                                  6.16%  0.14 sec  0.14 sec 
[02/16 00:19:55    353s] (I)        5  Model blockage capacity                    2.98%  0.07 sec  0.07 sec 
[02/16 00:19:55    353s] (I)        5  Monotonic routing (8T)                     2.17%  0.05 sec  0.08 sec 
[02/16 00:19:55    353s] (I)        5  Read instances and placement               1.75%  0.04 sec  0.04 sec 
[02/16 00:19:55    353s] (I)        5  Pattern Routing Avoiding Blockages         1.37%  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)        5  Two level Routing                          1.22%  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)        5  Add via demand to 2D                       1.22%  0.03 sec  0.03 sec 
[02/16 00:19:55    353s] (I)        5  Read blockages ( Layer 2-7 )               1.02%  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)        5  Set up via pillars                         0.87%  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)        5  Initialize 3D grid graph                   0.15%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        5  Route legalization                         0.13%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        5  Read prerouted                             0.01%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        5  Read rows                                  0.00%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        6  Initialize 3D capacity                     2.67%  0.06 sec  0.06 sec 
[02/16 00:19:55    353s] (I)        6  Read instance blockages                    0.91%  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)        6  Two Level Routing (Regular)                0.71%  0.02 sec  0.02 sec 
[02/16 00:19:55    353s] (I)        6  Two Level Routing (Strong)                 0.26%  0.01 sec  0.01 sec 
[02/16 00:19:55    353s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.17%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        6  Legalize Reach Aware Violations            0.12%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        6  Read PG blockages                          0.06%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        6  Read halo blockages                        0.02%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        6  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] (I)        7  Allocate memory for PG via list            0.01%  0.00 sec  0.00 sec 
[02/16 00:19:55    353s] Running post-eGR process
[02/16 00:19:55    353s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=31489 and nets=34470 using extraction engine 'preRoute' .
[02/16 00:19:55    353s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:19:55    353s] RC Extraction called in multi-corner(1) mode.
[02/16 00:19:55    353s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:19:55    353s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:19:55    353s] RCMode: PreRoute
[02/16 00:19:55    353s]       RC Corner Indexes            0   
[02/16 00:19:55    353s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:19:55    353s] Resistance Scaling Factor    : 1.00000 
[02/16 00:19:55    353s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:19:55    353s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:19:55    353s] Shrink Factor                : 1.00000
[02/16 00:19:55    353s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:19:55    353s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:19:55    353s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:19:55    353s] eee: pegSigSF=1.070000
[02/16 00:19:55    353s] Initializing multi-corner resistance tables ...
[02/16 00:19:55    353s] eee: Grid unit RC data computation started
[02/16 00:19:56    353s] eee: Grid unit RC data computation completed
[02/16 00:19:56    353s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:19:56    353s] eee: l=2 avDens=0.162297 usedTrk=12500.903658 availTrk=77025.000000 sigTrk=12500.903658
[02/16 00:19:56    353s] eee: l=3 avDens=0.215480 usedTrk=18811.363604 availTrk=87300.000000 sigTrk=18811.363604
[02/16 00:19:56    353s] eee: l=4 avDens=0.142510 usedTrk=9202.576263 availTrk=64575.000000 sigTrk=9202.576263
[02/16 00:19:56    353s] eee: l=5 avDens=0.036297 usedTrk=1884.470606 availTrk=51918.750000 sigTrk=1884.470606
[02/16 00:19:56    353s] eee: l=6 avDens=0.070546 usedTrk=2711.269678 availTrk=38432.812500 sigTrk=2711.269678
[02/16 00:19:56    353s] eee: l=7 avDens=0.014779 usedTrk=130.306713 availTrk=8817.187500 sigTrk=130.306713
[02/16 00:19:56    353s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:19:56    353s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:19:56    353s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:19:56    353s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:19:56    353s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:19:56    353s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.235087 uaWl=1.000000 uaWlH=0.281600 aWlH=0.000000 lMod=0 pMax=0.844900 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:19:56    353s] eee: NetCapCache creation started. (Current Mem: 4107.863M) 
[02/16 00:19:56    353s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4107.863M) 
[02/16 00:19:56    353s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:19:56    353s] eee: Metal Layers Info:
[02/16 00:19:56    353s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:19:56    353s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:19:56    353s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:19:56    353s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:19:56    353s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:19:56    353s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:19:56    353s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:19:56    353s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:19:56    353s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:19:56    353s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:19:56    353s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:19:56    353s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:19:56    353s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:19:56    353s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:19:56    353s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:19:56    353s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:19:56    353s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:19:56    354s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 4107.863M)
[02/16 00:19:56    354s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:19:56    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:56    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:56    354s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4107.9M, EPOCH TIME: 1771222796.487853
[02/16 00:19:56    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:56    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:56    354s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4107.9M, EPOCH TIME: 1771222796.490072
[02/16 00:19:56    354s] Max number of tech site patterns supported in site array is 256.
[02/16 00:19:56    354s] Core basic site is asap7sc7p5t
[02/16 00:19:56    354s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:19:56    354s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:19:56    354s] Fast DP-INIT is on for default
[02/16 00:19:56    354s] Atter site array init, number of instance map data is 0.
[02/16 00:19:56    354s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.047, REAL:0.029, MEM:4107.9M, EPOCH TIME: 1771222796.519081
[02/16 00:19:56    354s] 
[02/16 00:19:56    354s] 
[02/16 00:19:56    354s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:19:56    354s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.066, REAL:0.048, MEM:4107.9M, EPOCH TIME: 1771222796.535414
[02/16 00:19:56    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:56    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:19:56    354s] Starting delay calculation for Setup views
[02/16 00:19:56    354s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:19:56    354s] #################################################################################
[02/16 00:19:56    354s] # Design Stage: PreRoute
[02/16 00:19:56    354s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:19:56    354s] # Design Mode: 45nm
[02/16 00:19:56    354s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:19:56    354s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:19:56    354s] # Signoff Settings: SI Off 
[02/16 00:19:56    354s] #################################################################################
[02/16 00:19:57    359s] Calculate delays in Single mode...
[02/16 00:19:58    359s] Topological Sorting (REAL = 0:00:01.0, MEM = 4109.9M, InitMEM = 4107.9M)
[02/16 00:19:58    359s] Start delay calculation (fullDC) (8 T). (MEM=3186.84)
[02/16 00:19:58    359s] siFlow : Timing analysis mode is single, using late cdB files
[02/16 00:19:58    359s] Start AAE Lib Loading. (MEM=3196.738281)
[02/16 00:19:58    359s] End AAE Lib Loading. (MEM=3214.183594 CPU=0:00:00.1 Real=0:00:00.0)
[02/16 00:19:58    359s] End AAE Lib Interpolated Model. (MEM=3214.246094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:19:58    359s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA12' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/16 00:19:58    359s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA23' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/16 00:19:58    359s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA34' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/16 00:19:58    359s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA45' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/16 00:19:58    359s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA56' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/16 00:19:58    359s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA67' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/16 00:20:02    387s] Total number of fetched objects 33544
[02/16 00:20:03    388s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[02/16 00:20:03    388s] End delay calculation. (MEM=3249.35 CPU=0:00:26.0 REAL=0:00:04.0)
[02/16 00:20:03    389s] End delay calculation (fullDC). (MEM=3233.38 CPU=0:00:30.2 REAL=0:00:05.0)
[02/16 00:20:03    389s] *** CDM Built up (cpu=0:00:35.2  real=0:00:07.0  mem= 5623.6M) ***
[02/16 00:20:05    401s] *** Done Building Timing Graph (cpu=0:00:47.3 real=0:00:09.0 totSessionCpu=0:06:42 mem=5559.6M)
[02/16 00:20:06    403s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.969  |
|           TNS (ns):|-627.386 |
|    Violating Paths:|   632   |
|          All Paths:|  4682   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    347 (347)     |   -4.199   |    347 (347)     |
|   max_tran     |   1092 (10078)   |   -4.466   |   1092 (10078)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.068%
------------------------------------------------------------------

[02/16 00:20:06    403s] **optDesign ... cpu = 0:01:06, real = 0:00:55, mem = 3227.3M, totSessionCpu=0:06:43 **
[02/16 00:20:06    403s] Begin: Collecting metrics
[02/16 00:20:06    403s] 
 ------------------------------------------------------------------------------------- 
| Snapshot        | WNS    | TNS  | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)      |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+------+-------------+----------+-------------+------+-----|
| initial_summary | -2.969 | -627 |       55.07 | 0:00:10  |        5592 | 1092 | 347 |
 ------------------------------------------------------------------------------------- 
[02/16 00:20:06    403s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3327.0M, current mem=3226.4M)

[02/16 00:20:06    403s] End: Collecting metrics
[02/16 00:20:06    403s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:05.9/0:00:55.4 (1.2), totSession cpu/real = 0:06:43.7/0:02:57.6 (2.3), mem = 5591.6M
[02/16 00:20:06    403s] 
[02/16 00:20:06    403s] =============================================================================================
[02/16 00:20:06    403s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.14-s088_1
[02/16 00:20:06    403s] =============================================================================================
[02/16 00:20:06    403s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:20:06    403s] ---------------------------------------------------------------------------------------------
[02/16 00:20:06    403s] [ ViewPruning            ]      2   0:00:00.4  (   0.8 % )     0:00:01.5 /  0:00:09.0    5.8
[02/16 00:20:06    403s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:10.1 /  0:00:49.4    4.9
[02/16 00:20:06    403s] [ MetricReport           ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:20:06    403s] [ DrvReport              ]      1   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:01.5    2.6
[02/16 00:20:06    403s] [ CellServerInit         ]      2   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.2    0.4
[02/16 00:20:06    403s] [ LibAnalyzerInit        ]      2   0:00:01.9  (   3.4 % )     0:00:01.9 /  0:00:02.0    1.1
[02/16 00:20:06    403s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:06    403s] [ ChannelGraphInit       ]      1   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[02/16 00:20:06    403s] [ MetricInit             ]      1   0:00:05.2  (   9.4 % )     0:00:05.2 /  0:00:04.3    0.8
[02/16 00:20:06    403s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:20:06    403s] [ EarlyGlobalRoute       ]      1   0:00:02.3  (   4.2 % )     0:00:02.3 /  0:00:06.4    2.8
[02/16 00:20:06    403s] [ ExtractRC              ]      1   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/16 00:20:06    403s] [ UpdateTimingGraph      ]      1   0:00:00.4  (   0.8 % )     0:00:09.3 /  0:00:47.3    5.1
[02/16 00:20:06    403s] [ FullDelayCalc          ]      1   0:00:06.9  (  12.4 % )     0:00:06.9 /  0:00:35.2    5.1
[02/16 00:20:06    403s] [ TimingUpdate           ]      2   0:00:01.5  (   2.7 % )     0:00:01.5 /  0:00:09.1    6.0
[02/16 00:20:06    403s] [ TimingReport           ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.4    2.5
[02/16 00:20:06    403s] [ MISC                   ]          0:00:34.1  (  61.5 % )     0:00:34.1 /  0:00:02.2    0.1
[02/16 00:20:06    403s] ---------------------------------------------------------------------------------------------
[02/16 00:20:06    403s]  InitOpt #1 TOTAL                   0:00:55.4  ( 100.0 % )     0:00:55.4 /  0:01:05.9    1.2
[02/16 00:20:06    403s] ---------------------------------------------------------------------------------------------
[02/16 00:20:06    403s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/16 00:20:06    403s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:20:06    403s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:06:44 mem=5591.6M
[02/16 00:20:06    403s] OPERPROF: Starting DPlace-Init at level 1, MEM:5591.6M, EPOCH TIME: 1771222806.830697
[02/16 00:20:06    403s] Processing tracks to init pin-track alignment.
[02/16 00:20:06    403s] z: 1, totalTracks: 0
[02/16 00:20:06    403s] z: 3, totalTracks: 1
[02/16 00:20:06    403s] z: 5, totalTracks: 1
[02/16 00:20:06    403s] z: 7, totalTracks: 1
[02/16 00:20:06    403s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:20:06    403s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:20:06    403s] Initializing Route Infrastructure for color support ...
[02/16 00:20:06    403s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5591.6M, EPOCH TIME: 1771222806.830972
[02/16 00:20:06    403s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5591.6M, EPOCH TIME: 1771222806.831601
[02/16 00:20:06    403s] Route Infrastructure Initialized for color support successfully.
[02/16 00:20:06    403s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5591.6M, EPOCH TIME: 1771222806.861421
[02/16 00:20:06    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:06    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:06    403s] 
[02/16 00:20:06    403s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:20:06    403s] 
[02/16 00:20:06    403s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:06    403s] OPERPROF:     Starting CMU at level 3, MEM:5591.6M, EPOCH TIME: 1771222806.890858
[02/16 00:20:06    403s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:5591.6M, EPOCH TIME: 1771222806.893865
[02/16 00:20:06    403s] 
[02/16 00:20:06    403s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:20:06    403s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.049, REAL:0.043, MEM:5591.6M, EPOCH TIME: 1771222806.904346
[02/16 00:20:06    403s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5591.6M, EPOCH TIME: 1771222806.904794
[02/16 00:20:06    403s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5591.6M, EPOCH TIME: 1771222806.905244
[02/16 00:20:06    403s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5591.6MB).
[02/16 00:20:06    403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.090, MEM:5591.6M, EPOCH TIME: 1771222806.920468
[02/16 00:20:07    403s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=5591.6M
[02/16 00:20:07    403s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5591.6M, EPOCH TIME: 1771222807.003412
[02/16 00:20:07    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    404s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.206, REAL:0.046, MEM:5591.6M, EPOCH TIME: 1771222807.049751
[02/16 00:20:07    404s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:20:07    404s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:06:44 mem=5591.6M
[02/16 00:20:07    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:5591.6M, EPOCH TIME: 1771222807.050774
[02/16 00:20:07    404s] Processing tracks to init pin-track alignment.
[02/16 00:20:07    404s] z: 1, totalTracks: 0
[02/16 00:20:07    404s] z: 3, totalTracks: 1
[02/16 00:20:07    404s] z: 5, totalTracks: 1
[02/16 00:20:07    404s] z: 7, totalTracks: 1
[02/16 00:20:07    404s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:20:07    404s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:20:07    404s] Initializing Route Infrastructure for color support ...
[02/16 00:20:07    404s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5591.6M, EPOCH TIME: 1771222807.051201
[02/16 00:20:07    404s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5591.6M, EPOCH TIME: 1771222807.052155
[02/16 00:20:07    404s] Route Infrastructure Initialized for color support successfully.
[02/16 00:20:07    404s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5591.6M, EPOCH TIME: 1771222807.079981
[02/16 00:20:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    404s] 
[02/16 00:20:07    404s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:20:07    404s] 
[02/16 00:20:07    404s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:07    404s] OPERPROF:     Starting CMU at level 3, MEM:5591.6M, EPOCH TIME: 1771222807.109577
[02/16 00:20:07    404s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:5591.6M, EPOCH TIME: 1771222807.112640
[02/16 00:20:07    404s] 
[02/16 00:20:07    404s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:20:07    404s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.046, REAL:0.040, MEM:5591.6M, EPOCH TIME: 1771222807.119847
[02/16 00:20:07    404s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5591.6M, EPOCH TIME: 1771222807.119985
[02/16 00:20:07    404s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.000, MEM:5591.6M, EPOCH TIME: 1771222807.120272
[02/16 00:20:07    404s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5591.6MB).
[02/16 00:20:07    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.085, REAL:0.079, MEM:5591.6M, EPOCH TIME: 1771222807.129483
[02/16 00:20:07    404s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=5591.6M
[02/16 00:20:07    404s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5591.6M, EPOCH TIME: 1771222807.202359
[02/16 00:20:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:07    404s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.219, REAL:0.057, MEM:5591.6M, EPOCH TIME: 1771222807.259703
[02/16 00:20:07    404s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:44.4/0:02:58.0 (2.3), mem = 5591.6M
[02/16 00:20:07    404s] *** Starting optimizing excluded clock nets MEM= 5591.6M) ***
[02/16 00:20:07    404s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5591.6M) ***
[02/16 00:20:07    404s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:44.4/0:02:58.0 (2.3), mem = 5591.6M
[02/16 00:20:07    404s] 
[02/16 00:20:07    404s] =============================================================================================
[02/16 00:20:07    404s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.14-s088_1
[02/16 00:20:07    404s] =============================================================================================
[02/16 00:20:07    404s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:20:07    404s] ---------------------------------------------------------------------------------------------
[02/16 00:20:07    404s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:07    404s] ---------------------------------------------------------------------------------------------
[02/16 00:20:07    404s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:07    404s] ---------------------------------------------------------------------------------------------
[02/16 00:20:08    410s] The useful skew maximum allowed delay is: 0.3
[02/16 00:20:09    413s] Deleting Lib Analyzer.
[02/16 00:20:09    413s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:53.5/0:03:00.4 (2.3), mem = 5559.6M
[02/16 00:20:09    413s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:20:09    413s] ### Creating LA Mngr. totSessionCpu=0:06:54 mem=5559.6M
[02/16 00:20:09    413s] ### Creating LA Mngr, finished. totSessionCpu=0:06:54 mem=5559.6M
[02/16 00:20:09    413s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/16 00:20:09    413s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.1
[02/16 00:20:09    413s] 
[02/16 00:20:09    413s] Creating Lib Analyzer ...
[02/16 00:20:10    413s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:20:10    413s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:20:10    413s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:20:10    413s] 
[02/16 00:20:10    413s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:20:10    414s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:54 mem=5591.6M
[02/16 00:20:10    414s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:55 mem=5591.6M
[02/16 00:20:10    414s] Creating Lib Analyzer, finished. 
[02/16 00:20:11    414s] 
[02/16 00:20:11    414s] Active Setup views: view_tt 
[02/16 00:20:11    415s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5591.6M, EPOCH TIME: 1771222811.104016
[02/16 00:20:11    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:11    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:11    415s] 
[02/16 00:20:11    415s] 
[02/16 00:20:11    415s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:11    415s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.060, REAL:0.057, MEM:5591.6M, EPOCH TIME: 1771222811.160610
[02/16 00:20:11    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:11    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:11    415s] [oiPhyDebug] optDemand 1127324666880.00, spDemand 1127324666880.00.
[02/16 00:20:11    415s] [LDM::Info] TotalInstCnt at InitDesignMc1: 31489
[02/16 00:20:11    415s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:20:11    415s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:06:55 mem=5591.6M
[02/16 00:20:11    415s] OPERPROF: Starting DPlace-Init at level 1, MEM:5591.6M, EPOCH TIME: 1771222811.207050
[02/16 00:20:11    415s] Processing tracks to init pin-track alignment.
[02/16 00:20:11    415s] z: 1, totalTracks: 0
[02/16 00:20:11    415s] z: 3, totalTracks: 1
[02/16 00:20:11    415s] z: 5, totalTracks: 1
[02/16 00:20:11    415s] z: 7, totalTracks: 1
[02/16 00:20:11    415s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:20:11    415s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:20:11    415s] Initializing Route Infrastructure for color support ...
[02/16 00:20:11    415s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5591.6M, EPOCH TIME: 1771222811.207399
[02/16 00:20:11    415s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5591.6M, EPOCH TIME: 1771222811.208083
[02/16 00:20:11    415s] Route Infrastructure Initialized for color support successfully.
[02/16 00:20:11    415s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5591.6M, EPOCH TIME: 1771222811.253793
[02/16 00:20:11    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:11    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:11    415s] 
[02/16 00:20:11    415s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:20:11    415s] 
[02/16 00:20:11    415s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:11    415s] OPERPROF:     Starting CMU at level 3, MEM:5591.6M, EPOCH TIME: 1771222811.301455
[02/16 00:20:11    415s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:5591.6M, EPOCH TIME: 1771222811.306512
[02/16 00:20:11    415s] 
[02/16 00:20:11    415s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:20:11    415s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.068, REAL:0.062, MEM:5591.6M, EPOCH TIME: 1771222811.315913
[02/16 00:20:11    415s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5591.6M, EPOCH TIME: 1771222811.316165
[02/16 00:20:11    415s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5591.6M, EPOCH TIME: 1771222811.316459
[02/16 00:20:11    415s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5591.6MB).
[02/16 00:20:11    415s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.128, REAL:0.122, MEM:5591.6M, EPOCH TIME: 1771222811.329177
[02/16 00:20:11    415s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:20:11    415s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 31489
[02/16 00:20:11    415s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:06:56 mem=5591.6M
[02/16 00:20:11    415s] 
[02/16 00:20:11    415s] Footprint cell information for calculating maxBufDist
[02/16 00:20:11    415s] *info: There are 17 candidate Buffer cells
[02/16 00:20:11    415s] *info: There are 20 candidate Inverter cells
[02/16 00:20:11    415s] 
[02/16 00:20:12    416s] #optDebug: Start CG creation (mem=5591.6M)
[02/16 00:20:12    416s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:12    416s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:12    416s] ToF 286.8157um
[02/16 00:20:12    416s] (cpu=0:00:00.5, mem=5591.6M)
[02/16 00:20:12    416s]  ...processing cgPrt (cpu=0:00:00.5, mem=5591.6M)
[02/16 00:20:12    416s]  ...processing cgEgp (cpu=0:00:00.5, mem=5591.6M)
[02/16 00:20:12    416s]  ...processing cgPbk (cpu=0:00:00.5, mem=5591.6M)
[02/16 00:20:12    416s]  ...processing cgNrb(cpu=0:00:00.5, mem=5591.6M)
[02/16 00:20:12    416s]  ...processing cgObs (cpu=0:00:00.5, mem=5591.6M)
[02/16 00:20:12    416s]  ...processing cgCon (cpu=0:00:00.5, mem=5591.6M)
[02/16 00:20:12    416s]  ...processing cgPdm (cpu=0:00:00.5, mem=5591.6M)
[02/16 00:20:12    416s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=5591.6M)
[02/16 00:20:12    416s] ### Creating RouteCongInterface, started
[02/16 00:20:12    417s] 
[02/16 00:20:12    417s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:20:12    417s] 
[02/16 00:20:12    417s] #optDebug: {0, 1.000}
[02/16 00:20:12    417s] ### Creating RouteCongInterface, finished
[02/16 00:20:12    417s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:12    417s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:12    417s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:12    417s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:12    417s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:12    417s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:12    417s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:12    417s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:12    417s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5719.6M, EPOCH TIME: 1771222812.974603
[02/16 00:20:12    417s] Found 0 hard placement blockage before merging.
[02/16 00:20:12    417s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:5719.6M, EPOCH TIME: 1771222812.975227
[02/16 00:20:13    417s] 
[02/16 00:20:13    417s] Netlist preparation processing... 
[02/16 00:20:13    417s] Removed 0 instance
[02/16 00:20:13    417s] *info: Marking 0 isolation instances dont touch
[02/16 00:20:13    417s] *info: Marking 0 level shifter instances dont touch
[02/16 00:20:13    418s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:20:13    418s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 31489
[02/16 00:20:13    418s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5850.6M, EPOCH TIME: 1771222813.855516
[02/16 00:20:13    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:31489).
[02/16 00:20:13    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:13    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:13    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:13    419s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.284, REAL:0.078, MEM:5850.6M, EPOCH TIME: 1771222813.933874
[02/16 00:20:13    419s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.1
[02/16 00:20:13    419s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.5/0:00:04.3 (1.3), totSession cpu/real = 0:06:59.0/0:03:04.7 (2.3), mem = 5850.6M
[02/16 00:20:13    419s] 
[02/16 00:20:13    419s] =============================================================================================
[02/16 00:20:13    419s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.14-s088_1
[02/16 00:20:13    419s] =============================================================================================
[02/16 00:20:13    419s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:20:13    419s] ---------------------------------------------------------------------------------------------
[02/16 00:20:13    419s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  18.8 % )     0:00:00.8 /  0:00:00.9    1.1
[02/16 00:20:13    419s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:13    419s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.1 % )     0:00:00.4 /  0:00:00.7    1.7
[02/16 00:20:13    419s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:20:13    419s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.3    1.2
[02/16 00:20:13    419s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  12.4 % )     0:00:01.0 /  0:00:01.0    1.0
[02/16 00:20:13    419s] [ ChannelGraphInit       ]      1   0:00:00.5  (  11.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:20:13    419s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:01.0    2.9
[02/16 00:20:13    419s] [ IncrDelayCalc          ]      3   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.9    3.1
[02/16 00:20:13    419s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:20:13    419s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[02/16 00:20:13    419s] [ MISC                   ]          0:00:01.2  (  27.0 % )     0:00:01.2 /  0:00:01.3    1.2
[02/16 00:20:13    419s] ---------------------------------------------------------------------------------------------
[02/16 00:20:13    419s]  SimplifyNetlist #1 TOTAL           0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:05.5    1.3
[02/16 00:20:13    419s] ---------------------------------------------------------------------------------------------
[02/16 00:20:13    419s] Begin: Collecting metrics
[02/16 00:20:14    419s] 
 -------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS  | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)      |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+------+-------------+----------+-------------+------+-----|
| initial_summary  | -2.969 | -627 |       55.07 | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist |        |      |             | 0:00:05  |        5851 |      |     |
 -------------------------------------------------------------------------------------- 
[02/16 00:20:14    419s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3237.1M, current mem=3236.9M)

[02/16 00:20:14    419s] End: Collecting metrics
[02/16 00:20:14    419s] Running new flow changes for HFN
[02/16 00:20:14    419s] Begin: GigaOpt high fanout net optimization
[02/16 00:20:14    419s] GigaOpt HFN: use maxLocalDensity 1.2
[02/16 00:20:14    419s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/16 00:20:14    419s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:59.3/0:03:05.0 (2.3), mem = 5850.6M
[02/16 00:20:14    419s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:20:14    419s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.2
[02/16 00:20:14    419s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:20:14    419s] 
[02/16 00:20:14    419s] Active Setup views: view_tt 
[02/16 00:20:14    419s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5850.6M, EPOCH TIME: 1771222814.846597
[02/16 00:20:14    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:14    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:14    420s] 
[02/16 00:20:14    420s] 
[02/16 00:20:14    420s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:14    420s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.042, REAL:0.037, MEM:5850.6M, EPOCH TIME: 1771222814.883642
[02/16 00:20:14    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:14    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:14    420s] [oiPhyDebug] optDemand 1127324666880.00, spDemand 1127324666880.00.
[02/16 00:20:14    420s] [LDM::Info] TotalInstCnt at InitDesignMc1: 31489
[02/16 00:20:14    420s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/16 00:20:14    420s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:00 mem=5850.6M
[02/16 00:20:14    420s] OPERPROF: Starting DPlace-Init at level 1, MEM:5850.6M, EPOCH TIME: 1771222814.906989
[02/16 00:20:14    420s] Processing tracks to init pin-track alignment.
[02/16 00:20:14    420s] z: 1, totalTracks: 0
[02/16 00:20:14    420s] z: 3, totalTracks: 1
[02/16 00:20:14    420s] z: 5, totalTracks: 1
[02/16 00:20:14    420s] z: 7, totalTracks: 1
[02/16 00:20:14    420s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:20:14    420s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:20:14    420s] Initializing Route Infrastructure for color support ...
[02/16 00:20:14    420s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5850.6M, EPOCH TIME: 1771222814.907263
[02/16 00:20:14    420s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5850.6M, EPOCH TIME: 1771222814.907893
[02/16 00:20:14    420s] Route Infrastructure Initialized for color support successfully.
[02/16 00:20:14    420s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5850.6M, EPOCH TIME: 1771222814.953511
[02/16 00:20:14    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:14    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:14    420s] 
[02/16 00:20:14    420s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:20:14    420s] 
[02/16 00:20:14    420s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:14    420s] OPERPROF:     Starting CMU at level 3, MEM:5850.6M, EPOCH TIME: 1771222814.985306
[02/16 00:20:14    420s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:5850.6M, EPOCH TIME: 1771222814.988928
[02/16 00:20:14    420s] 
[02/16 00:20:14    420s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:20:14    420s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.045, MEM:5850.6M, EPOCH TIME: 1771222814.998494
[02/16 00:20:14    420s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5850.6M, EPOCH TIME: 1771222814.998648
[02/16 00:20:14    420s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5850.6M, EPOCH TIME: 1771222814.998916
[02/16 00:20:15    420s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=5850.6MB).
[02/16 00:20:15    420s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.106, REAL:0.101, MEM:5850.6M, EPOCH TIME: 1771222815.008101
[02/16 00:20:15    420s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:20:15    420s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 31489
[02/16 00:20:15    420s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:01 mem=5850.6M
[02/16 00:20:15    420s] ### Creating RouteCongInterface, started
[02/16 00:20:15    420s] 
[02/16 00:20:15    420s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9312} {4, 0.568, 0.9312} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/16 00:20:15    420s] 
[02/16 00:20:15    420s] #optDebug: {0, 1.000}
[02/16 00:20:15    420s] ### Creating RouteCongInterface, finished
[02/16 00:20:15    420s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:15    420s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:15    420s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:15    420s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:15    420s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:15    420s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:15    420s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:15    420s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:16    423s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:16    423s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:16    423s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:16    423s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:16    423s] AoF 799.1053um
[02/16 00:20:16    423s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/16 00:20:16    423s] **WARN: (IMPOPT-7330):	Net n_1 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/16 00:20:16    423s] **WARN: (IMPOPT-7330):	Net n_18 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/16 00:20:16    423s] **WARN: (IMPOPT-7330):	Net n_6149 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/16 00:20:16    423s] Dumping Information for Job ...
[02/16 00:20:16    423s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/16 00:20:16    423s] Dumping Information for Job ...
[02/16 00:20:16    423s] **WARN: (IMPOPT-7330):	Net n_1 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/16 00:20:16    423s] Dumping Information for Job ...
[02/16 00:20:16    423s] **WARN: (IMPOPT-7330):	Net n_18 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/16 00:20:16    423s] Dumping Information for Job ...
[02/16 00:20:16    423s] **WARN: (IMPOPT-7330):	Net n_6149 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/16 00:20:16    423s] Info: violation cost 13.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 13.000000, glitch 0.000000)
[02/16 00:20:16    423s] [GPS-DRV] Optimizer inputs ============================= 
[02/16 00:20:16    423s] [GPS-DRV] drvFixingStage: Large Scale
[02/16 00:20:16    423s] [GPS-DRV] costLowerBound: 0.1
[02/16 00:20:16    423s] [GPS-DRV] setupTNSCost  : 0
[02/16 00:20:16    423s] [GPS-DRV] maxIter       : 1
[02/16 00:20:16    423s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[02/16 00:20:16    423s] [GPS-DRV] Optimizer parameters ============================= 
[02/16 00:20:16    423s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/16 00:20:16    423s] [GPS-DRV] maxDensity (design): 0.95
[02/16 00:20:16    423s] [GPS-DRV] maxLocalDensity: 1.2
[02/16 00:20:16    423s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/16 00:20:16    423s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 799.105um x 1
[02/16 00:20:16    423s] [GPS-DRV] isCPECostingOn: false
[02/16 00:20:16    423s] [GPS-DRV] All active and enabled setup views
[02/16 00:20:16    423s] [GPS-DRV]     view_tt
[02/16 00:20:16    423s] [GPS-DRV] maxTran off
[02/16 00:20:16    423s] [GPS-DRV] maxCap off
[02/16 00:20:16    423s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/16 00:20:16    423s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[02/16 00:20:16    423s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/16 00:20:16    423s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5978.6M, EPOCH TIME: 1771222816.712534
[02/16 00:20:16    423s] Found 0 hard placement blockage before merging.
[02/16 00:20:16    423s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:5978.6M, EPOCH TIME: 1771222816.713152
[02/16 00:20:16    424s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[02/16 00:20:16    424s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/16 00:20:17    424s] +---------+---------+--------+--------+------------+--------+
[02/16 00:20:17    424s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:20:17    424s] +---------+---------+--------+--------+------------+--------+
[02/16 00:20:17    424s] |   55.07%|        -|  -2.969|-627.387|   0:00:00.0| 5978.6M|
[02/16 00:20:17    424s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/16 00:20:17    424s] **WARN: (IMPOPT-7330):	Net n_1 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/16 00:20:17    424s] **WARN: (IMPOPT-7330):	Net n_18 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/16 00:20:17    424s] **WARN: (IMPOPT-7330):	Net n_6149 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/16 00:20:17    424s] Dumping Information for Job ...
[02/16 00:20:17    424s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/16 00:20:17    424s] Dumping Information for Job ...
[02/16 00:20:17    424s] **WARN: (IMPOPT-7330):	Net n_1 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/16 00:20:17    424s] Dumping Information for Job ...
[02/16 00:20:17    424s] **WARN: (IMPOPT-7330):	Net n_18 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/16 00:20:17    424s] Dumping Information for Job ...
[02/16 00:20:17    424s] **WARN: (IMPOPT-7330):	Net n_6149 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/16 00:20:17    424s] Info: violation cost 13.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 13.000000, glitch 0.000000)
[02/16 00:20:20    438s] Info: violation cost 22.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 22.000000, glitch 0.000000)
[02/16 00:20:20    438s] |   55.45%|      416|  -2.969|-1829.416|   0:00:03.0| 6066.6M|
[02/16 00:20:20    438s] +---------+---------+--------+--------+------------+--------+
[02/16 00:20:20    438s] 
[02/16 00:20:20    438s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:14.3 real=0:00:03.0 mem=6066.6M) ***
[02/16 00:20:20    438s] 
[02/16 00:20:20    438s] ###############################################################################
[02/16 00:20:20    438s] #
[02/16 00:20:20    438s] #  Large fanout net report:  
[02/16 00:20:20    438s] #     - there are 12 high fanout ( > 75) nets in the design. (excluding clock nets)
[02/16 00:20:20    438s] #     - current density: 55.45
[02/16 00:20:20    438s] #
[02/16 00:20:20    438s] #  List of high fanout nets:
[02/16 00:20:20    438s] #        Net(1):  n_6: (fanouts = 260)
[02/16 00:20:20    438s] #        Net(2):  n_2: (fanouts = 256)
[02/16 00:20:20    438s] #        Net(3):  n_3: (fanouts = 256)
[02/16 00:20:20    438s] #        Net(4):  n_4: (fanouts = 256)
[02/16 00:20:20    438s] #        Net(5):  n_5: (fanouts = 256)
[02/16 00:20:20    438s] #        Net(6):  n_7: (fanouts = 256)
[02/16 00:20:20    438s] #        Net(7):  n_14: (fanouts = 256)
[02/16 00:20:20    438s] #        Net(8):  n_15: (fanouts = 256)
[02/16 00:20:20    438s] #        Net(9):  n_16: (fanouts = 256)
[02/16 00:20:20    438s] #        Net(10):  n_17: (fanouts = 256)
[02/16 00:20:20    438s] #        Net(11):  n_8: (fanouts = 250)
[02/16 00:20:20    438s] #        Net(12):  n_20: (fanouts = 134)
[02/16 00:20:20    438s] #
[02/16 00:20:20    438s] ###############################################################################
[02/16 00:20:20    438s] Bottom Preferred Layer:
[02/16 00:20:20    438s]     None
[02/16 00:20:20    438s] Via Pillar Rule:
[02/16 00:20:20    438s]     None
[02/16 00:20:20    438s] Finished writing unified metrics of routing constraints.
[02/16 00:20:20    438s] 
[02/16 00:20:20    438s] 
[02/16 00:20:20    438s] =======================================================================
[02/16 00:20:20    438s]                 Reasons for remaining drv violations
[02/16 00:20:20    438s] =======================================================================
[02/16 00:20:20    438s] *info: Total 12 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[02/16 00:20:20    438s] 
[02/16 00:20:20    438s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:20:20    438s] Total-nets :: 32315, Stn-nets :: 420, ratio :: 1.29971 %, Total-len 447866, Stn-len 49057.6
[02/16 00:20:20    438s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 31905
[02/16 00:20:20    438s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5938.6M, EPOCH TIME: 1771222820.753154
[02/16 00:20:20    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:31905).
[02/16 00:20:20    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:20    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:20    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:20    439s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.254, REAL:0.059, MEM:5938.6M, EPOCH TIME: 1771222820.811771
[02/16 00:20:20    439s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.2
[02/16 00:20:20    439s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:19.9/0:00:06.6 (3.0), totSession cpu/real = 0:07:19.2/0:03:11.6 (2.3), mem = 5938.6M
[02/16 00:20:20    439s] 
[02/16 00:20:20    439s] =============================================================================================
[02/16 00:20:20    439s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.14-s088_1
[02/16 00:20:20    439s] =============================================================================================
[02/16 00:20:20    439s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:20:20    439s] ---------------------------------------------------------------------------------------------
[02/16 00:20:20    439s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.2 /  0:00:00.4    1.7
[02/16 00:20:20    439s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:20    439s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.5 % )     0:00:00.3 /  0:00:00.5    2.0
[02/16 00:20:20    439s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:20:20    439s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:20:20    439s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:20    439s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:03.5 /  0:00:14.3    4.1
[02/16 00:20:20    439s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:03.4 /  0:00:14.2    4.1
[02/16 00:20:20    439s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:20    439s] [ OptEval                ]      1   0:00:00.7  (  10.6 % )     0:00:00.7 /  0:00:01.5    2.2
[02/16 00:20:20    439s] [ OptCommit              ]      1   0:00:00.5  (   7.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:20:20    439s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   2.5 % )     0:00:01.5 /  0:00:08.3    5.7
[02/16 00:20:20    439s] [ IncrDelayCalc          ]     16   0:00:01.3  (  19.6 % )     0:00:01.3 /  0:00:08.2    6.3
[02/16 00:20:20    439s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    4.5
[02/16 00:20:20    439s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:20:20    439s] [ IncrTimingUpdate       ]      2   0:00:00.9  (  14.1 % )     0:00:00.9 /  0:00:04.1    4.5
[02/16 00:20:20    439s] [ MISC                   ]          0:00:02.0  (  31.0 % )     0:00:02.0 /  0:00:04.0    2.0
[02/16 00:20:20    439s] ---------------------------------------------------------------------------------------------
[02/16 00:20:20    439s]  DrvOpt #1 TOTAL                    0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:19.9    3.0
[02/16 00:20:20    439s] ---------------------------------------------------------------------------------------------
[02/16 00:20:20    439s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/16 00:20:20    439s] End: GigaOpt high fanout net optimization
[02/16 00:20:20    439s] Begin: Collecting metrics
[02/16 00:20:20    439s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -2.969 |           |     -627 |       55.07 | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        5851 |      |     |
| drv_fixing       |     0.000 |   -2.969 |         0 |    -1829 |       55.45 | 0:00:06  |        5939 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[02/16 00:20:21    439s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3433.4M, current mem=3368.9M)

[02/16 00:20:21    439s] End: Collecting metrics
[02/16 00:20:21    440s] Deleting Lib Analyzer.
[02/16 00:20:21    440s] Begin: GigaOpt DRV Optimization
[02/16 00:20:21    440s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[02/16 00:20:21    440s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/16 00:20:21    440s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:20.1/0:03:12.2 (2.3), mem = 5938.6M
[02/16 00:20:21    440s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:20:21    440s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.3
[02/16 00:20:21    440s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:20:21    440s] 
[02/16 00:20:21    440s] Creating Lib Analyzer ...
[02/16 00:20:21    440s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:20:21    440s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:20:21    440s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:20:21    440s] 
[02/16 00:20:21    440s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:20:22    441s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:21 mem=5938.6M
[02/16 00:20:22    441s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:21 mem=5938.6M
[02/16 00:20:22    441s] Creating Lib Analyzer, finished. 
[02/16 00:20:22    441s] 
[02/16 00:20:22    441s] Active Setup views: view_tt 
[02/16 00:20:22    441s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5938.6M, EPOCH TIME: 1771222822.904974
[02/16 00:20:22    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:22    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:22    441s] 
[02/16 00:20:22    441s] 
[02/16 00:20:22    441s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:22    441s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.063, REAL:0.055, MEM:5938.6M, EPOCH TIME: 1771222822.959637
[02/16 00:20:22    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:22    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:22    441s] [oiPhyDebug] optDemand 1135088225280.00, spDemand 1135088225280.00.
[02/16 00:20:22    441s] [LDM::Info] TotalInstCnt at InitDesignMc1: 31905
[02/16 00:20:22    441s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/16 00:20:22    441s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:22 mem=5938.6M
[02/16 00:20:22    441s] OPERPROF: Starting DPlace-Init at level 1, MEM:5938.6M, EPOCH TIME: 1771222822.987152
[02/16 00:20:22    441s] Processing tracks to init pin-track alignment.
[02/16 00:20:22    441s] z: 1, totalTracks: 0
[02/16 00:20:22    441s] z: 3, totalTracks: 1
[02/16 00:20:22    441s] z: 5, totalTracks: 1
[02/16 00:20:22    441s] z: 7, totalTracks: 1
[02/16 00:20:22    441s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:20:22    441s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:20:22    441s] Initializing Route Infrastructure for color support ...
[02/16 00:20:22    441s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5938.6M, EPOCH TIME: 1771222822.987463
[02/16 00:20:22    441s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5938.6M, EPOCH TIME: 1771222822.988112
[02/16 00:20:22    441s] Route Infrastructure Initialized for color support successfully.
[02/16 00:20:23    441s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5938.6M, EPOCH TIME: 1771222823.020786
[02/16 00:20:23    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:23    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:23    441s] 
[02/16 00:20:23    441s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:20:23    441s] 
[02/16 00:20:23    441s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:23    441s] OPERPROF:     Starting CMU at level 3, MEM:5938.6M, EPOCH TIME: 1771222823.053850
[02/16 00:20:23    441s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:5938.6M, EPOCH TIME: 1771222823.057505
[02/16 00:20:23    441s] 
[02/16 00:20:23    441s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:20:23    441s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.052, REAL:0.045, MEM:5938.6M, EPOCH TIME: 1771222823.065900
[02/16 00:20:23    441s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5938.6M, EPOCH TIME: 1771222823.066036
[02/16 00:20:23    441s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5938.6M, EPOCH TIME: 1771222823.066210
[02/16 00:20:23    441s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=5938.6MB).
[02/16 00:20:23    441s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.090, MEM:5938.6M, EPOCH TIME: 1771222823.077079
[02/16 00:20:23    441s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:20:23    442s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 31905
[02/16 00:20:23    442s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:22 mem=5938.6M
[02/16 00:20:23    442s] ### Creating RouteCongInterface, started
[02/16 00:20:23    442s] 
[02/16 00:20:23    442s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9312} {4, 0.568, 0.9312} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/16 00:20:23    442s] 
[02/16 00:20:23    442s] #optDebug: {0, 1.000}
[02/16 00:20:23    442s] ### Creating RouteCongInterface, finished
[02/16 00:20:23    442s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:23    442s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:23    442s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:23    442s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:23    442s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:23    442s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:23    442s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:23    442s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:23    444s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:24    444s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:24    444s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:24    445s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:20:24    445s] AoF 799.1053um
[02/16 00:20:24    445s] [GPS-DRV] Optimizer inputs ============================= 
[02/16 00:20:24    445s] [GPS-DRV] drvFixingStage: Large Scale
[02/16 00:20:24    445s] [GPS-DRV] costLowerBound: 0.1
[02/16 00:20:24    445s] [GPS-DRV] setupTNSCost  : 0
[02/16 00:20:24    445s] [GPS-DRV] maxIter       : 2
[02/16 00:20:24    445s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[02/16 00:20:24    445s] [GPS-DRV] Optimizer parameters ============================= 
[02/16 00:20:24    445s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/16 00:20:24    445s] [GPS-DRV] maxDensity (design): 0.95
[02/16 00:20:24    445s] [GPS-DRV] maxLocalDensity: 1.2
[02/16 00:20:24    445s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/16 00:20:24    445s] [GPS-DRV] Dflt RT Characteristic Length 479.495um AoF 799.105um x 1
[02/16 00:20:24    445s] [GPS-DRV] isCPECostingOn: false
[02/16 00:20:24    445s] [GPS-DRV] All active and enabled setup views
[02/16 00:20:24    445s] [GPS-DRV]     view_tt
[02/16 00:20:24    445s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:20:24    445s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:20:24    445s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/16 00:20:24    445s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[02/16 00:20:24    445s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/16 00:20:24    445s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6066.6M, EPOCH TIME: 1771222824.404081
[02/16 00:20:24    445s] Found 0 hard placement blockage before merging.
[02/16 00:20:24    445s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6066.6M, EPOCH TIME: 1771222824.404841
[02/16 00:20:24    445s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[02/16 00:20:24    445s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/16 00:20:24    445s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:20:24    445s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/16 00:20:24    445s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:20:24    445s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/16 00:20:24    445s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:20:24    446s] Info: violation cost 50876.480469 (cap = 414.489258, tran = 50423.976562, len = 0.000000, fanout load = 0.000000, fanout count = 38.000000, glitch 0.000000)
[02/16 00:20:24    446s] |  1849| 12344|    -4.53|   498|   498|    -0.85|     0|     0|     0|     0|    -2.97| -1829.42|       0|       0|       0| 55.45%|          |         |
[02/16 00:20:29    472s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:20:29    472s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.39|   -68.91|     558|       2|      77| 56.04%| 0:00:05.0|  6106.6M|
[02/16 00:20:30    472s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:20:30    473s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.39|   -68.91|       0|       0|       0| 56.04%| 0:00:01.0|  6106.6M|
[02/16 00:20:30    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:20:30    473s] Bottom Preferred Layer:
[02/16 00:20:30    473s]     None
[02/16 00:20:30    473s] Via Pillar Rule:
[02/16 00:20:30    473s]     None
[02/16 00:20:30    473s] Finished writing unified metrics of routing constraints.
[02/16 00:20:30    473s] 
[02/16 00:20:30    473s] *** Finish DRV Fixing (cpu=0:00:27.9 real=0:00:06.0 mem=6106.6M) ***
[02/16 00:20:30    473s] 
[02/16 00:20:30    473s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:20:30    473s] Total-nets :: 32875, Stn-nets :: 432, ratio :: 1.31407 %, Total-len 448060, Stn-len 52807.1
[02/16 00:20:30    473s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 32465
[02/16 00:20:30    473s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5978.6M, EPOCH TIME: 1771222830.161761
[02/16 00:20:30    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32465).
[02/16 00:20:30    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:30    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:30    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:30    473s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.308, REAL:0.164, MEM:5978.6M, EPOCH TIME: 1771222830.325959
[02/16 00:20:30    473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.3
[02/16 00:20:30    473s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:33.3/0:00:08.9 (3.7), totSession cpu/real = 0:07:53.4/0:03:21.1 (2.4), mem = 5978.6M
[02/16 00:20:30    473s] 
[02/16 00:20:30    473s] =============================================================================================
[02/16 00:20:30    473s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.14-s088_1
[02/16 00:20:30    473s] =============================================================================================
[02/16 00:20:30    473s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:20:30    473s] ---------------------------------------------------------------------------------------------
[02/16 00:20:30    473s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:20:30    473s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   9.7 % )     0:00:00.9 /  0:00:00.9    1.1
[02/16 00:20:30    473s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:30    473s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.5    2.1
[02/16 00:20:30    473s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:20:30    473s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:20:30    473s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:30    473s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:05.3 /  0:00:27.5    5.2
[02/16 00:20:30    473s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:05.0 /  0:00:26.1    5.2
[02/16 00:20:30    473s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:30    473s] [ OptEval                ]      4   0:00:01.6  (  17.7 % )     0:00:01.6 /  0:00:10.4    6.6
[02/16 00:20:30    473s] [ OptCommit              ]      4   0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:20:30    473s] [ PostCommitDelayUpdate  ]      3   0:00:00.2  (   2.0 % )     0:00:01.9 /  0:00:10.6    5.7
[02/16 00:20:30    473s] [ IncrDelayCalc          ]     34   0:00:01.7  (  19.0 % )     0:00:01.7 /  0:00:10.4    6.2
[02/16 00:20:30    473s] [ DrvFindVioNets         ]      3   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.9    5.8
[02/16 00:20:30    473s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.4    3.0
[02/16 00:20:30    473s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:20:30    473s] [ IncrTimingUpdate       ]      4   0:00:00.9  (   9.9 % )     0:00:00.9 /  0:00:04.4    5.0
[02/16 00:20:30    473s] [ MISC                   ]          0:00:01.9  (  20.8 % )     0:00:01.9 /  0:00:03.7    2.0
[02/16 00:20:30    473s] ---------------------------------------------------------------------------------------------
[02/16 00:20:30    473s]  DrvOpt #2 TOTAL                    0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:33.3    3.7
[02/16 00:20:30    473s] ---------------------------------------------------------------------------------------------
[02/16 00:20:30    473s] End: GigaOpt DRV Optimization
[02/16 00:20:30    473s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/16 00:20:30    473s] **optDesign ... cpu = 0:02:16, real = 0:01:19, mem = 3432.8M, totSessionCpu=0:07:53 **
[02/16 00:20:30    473s] Begin: Collecting metrics
[02/16 00:20:30    473s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -2.969 |           |     -627 |       55.07 | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        5851 |      |     |
| drv_fixing       |     0.000 |   -2.969 |         0 |    -1829 |       55.45 | 0:00:06  |        5939 |      |     |
| drv_fixing_2     |     0.000 |   -0.389 |         0 |      -69 |       56.04 | 0:00:09  |        5979 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[02/16 00:20:30    473s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3481.8M, current mem=3432.8M)

[02/16 00:20:30    473s] End: Collecting metrics
[02/16 00:20:31    474s] 
[02/16 00:20:31    474s] Active setup views:
[02/16 00:20:31    474s]  view_tt
[02/16 00:20:31    474s]   Dominating endpoints: 0
[02/16 00:20:31    474s]   Dominating TNS: -0.000
[02/16 00:20:31    474s] 
[02/16 00:20:31    474s] Deleting Lib Analyzer.
[02/16 00:20:31    474s] Begin: GigaOpt Global Optimization
[02/16 00:20:31    474s] *info: use new DP (enabled)
[02/16 00:20:31    474s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/16 00:20:31    474s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:20:31    474s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:54.3/0:03:22.0 (2.3), mem = 5978.6M
[02/16 00:20:31    474s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.4
[02/16 00:20:31    474s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:20:31    474s] 
[02/16 00:20:31    474s] Creating Lib Analyzer ...
[02/16 00:20:31    474s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:20:31    474s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:20:31    474s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:20:31    474s] 
[02/16 00:20:31    474s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:20:31    475s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:55 mem=5978.6M
[02/16 00:20:32    475s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:55 mem=5978.6M
[02/16 00:20:32    475s] Creating Lib Analyzer, finished. 
[02/16 00:20:32    475s] 
[02/16 00:20:32    475s] Active Setup views: view_tt 
[02/16 00:20:32    475s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5978.6M, EPOCH TIME: 1771222832.404562
[02/16 00:20:32    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:32    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:32    475s] 
[02/16 00:20:32    475s] 
[02/16 00:20:32    475s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:32    475s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.039, REAL:0.033, MEM:5978.6M, EPOCH TIME: 1771222832.438037
[02/16 00:20:32    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:32    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:32    475s] [oiPhyDebug] optDemand 1147177728000.00, spDemand 1147177728000.00.
[02/16 00:20:32    475s] [LDM::Info] TotalInstCnt at InitDesignMc1: 32465
[02/16 00:20:32    475s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/16 00:20:32    475s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:56 mem=5978.6M
[02/16 00:20:32    475s] OPERPROF: Starting DPlace-Init at level 1, MEM:5978.6M, EPOCH TIME: 1771222832.460282
[02/16 00:20:32    475s] Processing tracks to init pin-track alignment.
[02/16 00:20:32    475s] z: 1, totalTracks: 0
[02/16 00:20:32    475s] z: 3, totalTracks: 1
[02/16 00:20:32    475s] z: 5, totalTracks: 1
[02/16 00:20:32    475s] z: 7, totalTracks: 1
[02/16 00:20:32    475s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:20:32    475s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:20:32    475s] Initializing Route Infrastructure for color support ...
[02/16 00:20:32    475s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5978.6M, EPOCH TIME: 1771222832.460692
[02/16 00:20:32    475s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5978.6M, EPOCH TIME: 1771222832.461657
[02/16 00:20:32    475s] Route Infrastructure Initialized for color support successfully.
[02/16 00:20:32    475s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5978.6M, EPOCH TIME: 1771222832.489386
[02/16 00:20:32    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:32    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:32    475s] 
[02/16 00:20:32    475s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:20:32    475s] 
[02/16 00:20:32    475s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:32    475s] OPERPROF:     Starting CMU at level 3, MEM:5978.6M, EPOCH TIME: 1771222832.529025
[02/16 00:20:32    475s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.008, MEM:5978.6M, EPOCH TIME: 1771222832.536695
[02/16 00:20:32    475s] 
[02/16 00:20:32    475s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:20:32    475s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.068, REAL:0.058, MEM:5978.6M, EPOCH TIME: 1771222832.547559
[02/16 00:20:32    475s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5978.6M, EPOCH TIME: 1771222832.547709
[02/16 00:20:32    475s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5978.6M, EPOCH TIME: 1771222832.548013
[02/16 00:20:32    475s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5978.6MB).
[02/16 00:20:32    475s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.107, REAL:0.097, MEM:5978.6M, EPOCH TIME: 1771222832.557763
[02/16 00:20:32    475s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:20:32    476s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 32465
[02/16 00:20:32    476s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:56 mem=5978.6M
[02/16 00:20:32    476s] ### Creating RouteCongInterface, started
[02/16 00:20:32    476s] 
[02/16 00:20:32    476s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:20:32    476s] 
[02/16 00:20:32    476s] #optDebug: {0, 1.000}
[02/16 00:20:32    476s] ### Creating RouteCongInterface, finished
[02/16 00:20:32    476s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:32    476s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:32    476s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:32    476s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:32    476s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:32    476s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:32    476s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:32    476s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:33    477s] *info: 1 clock net excluded
[02/16 00:20:33    477s] *info: 924 no-driver nets excluded.
[02/16 00:20:33    477s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6106.6M, EPOCH TIME: 1771222833.807377
[02/16 00:20:33    477s] Found 0 hard placement blockage before merging.
[02/16 00:20:33    477s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.003, REAL:0.003, MEM:6106.6M, EPOCH TIME: 1771222833.810252
[02/16 00:20:34    479s] ** GigaOpt Global Opt WNS Slack -0.389  TNS Slack -68.915 
[02/16 00:20:34    479s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:20:34    479s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:20:34    479s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:20:34    479s] |  -0.389| -68.915|   56.04%|   0:00:00.0| 6106.6M|   view_tt|  default| u_array_gen_row[0].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/16 00:20:34    479s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:45    536s] |  -0.182|  -2.280|   56.47%|   0:00:11.0| 6168.8M|   view_tt|  default| u_array_gen_row[0].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/16 00:20:45    536s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:46    539s] |  -0.169|  -2.191|   56.47%|   0:00:01.0| 6168.8M|   view_tt|  default| u_array_gen_row[0].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/16 00:20:46    539s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:46    541s] |  -0.169|  -2.191|   56.47%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[0].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/16 00:20:46    541s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:47    548s] |  -0.098|  -0.335|   56.54%|   0:00:01.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:47    548s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:48    554s] |  -0.054|  -0.181|   56.57%|   0:00:01.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:48    554s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:48    554s] |  -0.054|  -0.181|   56.57%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:48    554s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:49    554s] |  -0.054|  -0.181|   56.57%|   0:00:01.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:49    554s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:49    556s] |  -0.050|  -0.136|   56.58%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:49    556s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:49    558s] |  -0.050|  -0.136|   56.58%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:49    558s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:50    558s] |  -0.050|  -0.136|   56.58%|   0:00:01.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:50    558s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:50    559s] |  -0.050|  -0.136|   56.58%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:50    559s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:50    559s] |  -0.046|  -0.128|   56.58%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:50    559s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:50    562s] |  -0.046|  -0.128|   56.58%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:50    562s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:50    562s] |  -0.046|  -0.128|   56.58%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:50    562s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:50    562s] |  -0.046|  -0.128|   56.58%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:50    562s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:51    563s] |  -0.046|  -0.124|   56.59%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:51    563s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:51    565s] |  -0.046|  -0.124|   56.59%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:51    565s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:51    565s] |  -0.046|  -0.124|   56.59%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:51    565s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:51    565s] |  -0.046|  -0.124|   56.59%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:51    565s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:51    566s] |  -0.046|  -0.119|   56.59%|   0:00:00.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:51    566s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:52    568s] |  -0.046|  -0.119|   56.59%|   0:00:01.0| 6168.8M|   view_tt|  default| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:20:52    568s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:20:52    568s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:20:52    568s] 
[02/16 00:20:52    568s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:29 real=0:00:18.0 mem=6168.8M) ***
[02/16 00:20:52    568s] 
[02/16 00:20:52    568s] *** Finish pre-CTS Setup Fixing (cpu=0:01:29 real=0:00:18.0 mem=6168.8M) ***
[02/16 00:20:52    568s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:20:52    568s] Bottom Preferred Layer:
[02/16 00:20:52    568s]     None
[02/16 00:20:52    568s] Via Pillar Rule:
[02/16 00:20:52    568s]     None
[02/16 00:20:52    568s] Finished writing unified metrics of routing constraints.
[02/16 00:20:52    568s] ** GigaOpt Global Opt End WNS Slack -0.046  TNS Slack -0.119 
[02/16 00:20:52    568s] Total-nets :: 33252, Stn-nets :: 496, ratio :: 1.49164 %, Total-len 446524, Stn-len 64182.2
[02/16 00:20:52    568s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 32842
[02/16 00:20:52    568s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6040.8M, EPOCH TIME: 1771222852.783817
[02/16 00:20:52    568s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32842).
[02/16 00:20:52    568s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:52    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:52    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:52    569s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.212, REAL:0.049, MEM:6040.8M, EPOCH TIME: 1771222852.832677
[02/16 00:20:52    569s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.4
[02/16 00:20:52    569s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:34.7/0:00:21.6 (4.4), totSession cpu/real = 0:09:29.0/0:03:43.6 (2.5), mem = 6040.8M
[02/16 00:20:52    569s] 
[02/16 00:20:52    569s] =============================================================================================
[02/16 00:20:52    569s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.14-s088_1
[02/16 00:20:52    569s] =============================================================================================
[02/16 00:20:52    569s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:20:52    569s] ---------------------------------------------------------------------------------------------
[02/16 00:20:52    569s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.3
[02/16 00:20:52    569s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   3.9 % )     0:00:00.8 /  0:00:00.9    1.1
[02/16 00:20:52    569s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:52    569s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.7 % )     0:00:00.3 /  0:00:00.5    2.1
[02/16 00:20:52    569s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:20:52    569s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.2
[02/16 00:20:52    569s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:20:52    569s] [ BottleneckAnalyzerInit ]      6   0:00:03.7  (  17.2 % )     0:00:03.7 /  0:00:19.0    5.1
[02/16 00:20:52    569s] [ TransformInit          ]      1   0:00:00.9  (   4.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/16 00:20:52    569s] [ OptSingleIteration     ]     21   0:00:00.3  (   1.4 % )     0:00:14.0 /  0:01:09.6    5.0
[02/16 00:20:52    569s] [ OptGetWeight           ]     21   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[02/16 00:20:52    569s] [ OptEval                ]     21   0:00:05.4  (  24.9 % )     0:00:05.4 /  0:00:31.8    5.9
[02/16 00:20:52    569s] [ OptCommit              ]     21   0:00:01.0  (   4.4 % )     0:00:01.0 /  0:00:01.0    1.0
[02/16 00:20:52    569s] [ PostCommitDelayUpdate  ]     21   0:00:00.2  (   1.1 % )     0:00:02.7 /  0:00:13.1    4.9
[02/16 00:20:52    569s] [ IncrDelayCalc          ]     84   0:00:02.4  (  11.2 % )     0:00:02.4 /  0:00:12.9    5.3
[02/16 00:20:52    569s] [ SetupOptGetWorkingSet  ]     21   0:00:01.4  (   6.7 % )     0:00:01.4 /  0:00:07.2    5.0
[02/16 00:20:52    569s] [ SetupOptGetActiveNode  ]     21   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:02.0    5.4
[02/16 00:20:52    569s] [ SetupOptSlackGraph     ]     21   0:00:01.7  (   7.8 % )     0:00:01.7 /  0:00:08.3    4.9
[02/16 00:20:52    569s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:20:52    569s] [ IncrTimingUpdate       ]     11   0:00:01.2  (   5.4 % )     0:00:01.2 /  0:00:05.6    4.8
[02/16 00:20:52    569s] [ MISC                   ]          0:00:01.3  (   6.0 % )     0:00:01.3 /  0:00:03.1    2.4
[02/16 00:20:52    569s] ---------------------------------------------------------------------------------------------
[02/16 00:20:52    569s]  GlobalOpt #1 TOTAL                 0:00:21.6  ( 100.0 % )     0:00:21.6 /  0:01:34.7    4.4
[02/16 00:20:52    569s] ---------------------------------------------------------------------------------------------
[02/16 00:20:52    569s] End: GigaOpt Global Optimization
[02/16 00:20:52    569s] Begin: Collecting metrics
[02/16 00:20:53    569s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -2.969 |           |     -627 |       55.07 | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        5851 |      |     |
| drv_fixing       |     0.000 |   -2.969 |         0 |    -1829 |       55.45 | 0:00:06  |        5939 |      |     |
| drv_fixing_2     |     0.000 |   -0.389 |         0 |      -69 |       56.04 | 0:00:09  |        5979 |    0 |   0 |
| global_opt       |           |   -0.046 |           |       -0 |       56.59 | 0:00:21  |        6041 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[02/16 00:20:53    569s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3649.3M, current mem=3546.9M)

[02/16 00:20:53    569s] End: Collecting metrics
[02/16 00:20:53    569s] *** Timing NOT met, worst failing slack is -0.046
[02/16 00:20:53    569s] *** Check timing (0:00:00.1)
[02/16 00:20:53    569s] Deleting Lib Analyzer.
[02/16 00:20:53    569s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[02/16 00:20:53    569s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:20:53    569s] ### Creating LA Mngr. totSessionCpu=0:09:30 mem=6040.8M
[02/16 00:20:53    569s] ### Creating LA Mngr, finished. totSessionCpu=0:09:30 mem=6040.8M
[02/16 00:20:53    569s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/16 00:20:53    569s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6168.8M, EPOCH TIME: 1771222853.359455
[02/16 00:20:53    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:53    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:53    569s] 
[02/16 00:20:53    569s] 
[02/16 00:20:53    569s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:53    569s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.058, REAL:0.052, MEM:6168.8M, EPOCH TIME: 1771222853.411163
[02/16 00:20:53    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:53    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:53    569s] [oiPhyDebug] optDemand 1158535664640.00, spDemand 1158535664640.00.
[02/16 00:20:53    569s] [LDM::Info] TotalInstCnt at InitDesignMc1: 32842
[02/16 00:20:53    569s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:20:53    569s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:09:30 mem=6168.8M
[02/16 00:20:53    569s] OPERPROF: Starting DPlace-Init at level 1, MEM:6168.8M, EPOCH TIME: 1771222853.438921
[02/16 00:20:53    569s] Processing tracks to init pin-track alignment.
[02/16 00:20:53    569s] z: 1, totalTracks: 0
[02/16 00:20:53    569s] z: 3, totalTracks: 1
[02/16 00:20:53    569s] z: 5, totalTracks: 1
[02/16 00:20:53    569s] z: 7, totalTracks: 1
[02/16 00:20:53    569s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:20:53    569s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:20:53    569s] Initializing Route Infrastructure for color support ...
[02/16 00:20:53    569s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6168.8M, EPOCH TIME: 1771222853.439216
[02/16 00:20:53    569s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6168.8M, EPOCH TIME: 1771222853.439872
[02/16 00:20:53    569s] Route Infrastructure Initialized for color support successfully.
[02/16 00:20:53    569s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6168.8M, EPOCH TIME: 1771222853.472340
[02/16 00:20:53    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:53    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:20:53    569s] 
[02/16 00:20:53    569s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:20:53    569s] 
[02/16 00:20:53    569s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:20:53    569s] OPERPROF:     Starting CMU at level 3, MEM:6168.8M, EPOCH TIME: 1771222853.504464
[02/16 00:20:53    569s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:6168.8M, EPOCH TIME: 1771222853.508076
[02/16 00:20:53    569s] 
[02/16 00:20:53    569s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:20:53    569s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.043, MEM:6168.8M, EPOCH TIME: 1771222853.515128
[02/16 00:20:53    569s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6168.8M, EPOCH TIME: 1771222853.515271
[02/16 00:20:53    569s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6168.8M, EPOCH TIME: 1771222853.515450
[02/16 00:20:53    569s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6168.8MB).
[02/16 00:20:53    569s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.087, MEM:6168.8M, EPOCH TIME: 1771222853.525673
[02/16 00:20:53    569s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:20:53    570s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 32842
[02/16 00:20:53    570s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:09:30 mem=6168.8M
[02/16 00:20:53    570s] Begin: Area Reclaim Optimization
[02/16 00:20:53    570s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:30.2/0:03:44.5 (2.5), mem = 6168.8M
[02/16 00:20:53    570s] 
[02/16 00:20:53    570s] Creating Lib Analyzer ...
[02/16 00:20:53    570s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:20:53    570s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:20:53    570s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:20:53    570s] 
[02/16 00:20:53    570s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:20:54    570s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:31 mem=6168.8M
[02/16 00:20:54    571s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:31 mem=6168.8M
[02/16 00:20:54    571s] Creating Lib Analyzer, finished. 
[02/16 00:20:54    571s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.5
[02/16 00:20:54    571s] 
[02/16 00:20:54    571s] Active Setup views: view_tt 
[02/16 00:20:54    571s] [LDM::Info] TotalInstCnt at InitDesignMc2: 32842
[02/16 00:20:54    571s] ### Creating RouteCongInterface, started
[02/16 00:20:54    571s] 
[02/16 00:20:54    571s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:20:54    571s] 
[02/16 00:20:54    571s] #optDebug: {0, 1.000}
[02/16 00:20:54    571s] ### Creating RouteCongInterface, finished
[02/16 00:20:54    571s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:54    571s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:54    571s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:54    571s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:54    571s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:54    571s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:20:54    571s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:20:54    571s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:20:55    571s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6168.8M, EPOCH TIME: 1771222855.024835
[02/16 00:20:55    571s] Found 0 hard placement blockage before merging.
[02/16 00:20:55    571s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6168.8M, EPOCH TIME: 1771222855.025426
[02/16 00:20:55    571s] Reclaim Optimization WNS Slack -0.046  TNS Slack -0.119 Density 56.59
[02/16 00:20:55    571s] +---------+---------+--------+--------+------------+--------+
[02/16 00:20:55    571s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:20:55    571s] +---------+---------+--------+--------+------------+--------+
[02/16 00:20:55    571s] |   56.59%|        -|  -0.046|  -0.119|   0:00:00.0| 6168.8M|
[02/16 00:20:56    578s] |   56.59%|        0|  -0.046|  -0.119|   0:00:01.0| 6168.8M|
[02/16 00:20:56    578s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/16 00:20:56    578s] |   56.59%|        0|  -0.046|  -0.119|   0:00:00.0| 6168.8M|
[02/16 00:20:59    586s] |   56.50%|       93|  -0.046|  -0.119|   0:00:03.0| 6206.9M|
[02/16 00:21:05    613s] |   56.34%|      578|  -0.046|  -0.115|   0:00:06.0| 6206.9M|
[02/16 00:21:06    618s] |   56.32%|       80|  -0.046|  -0.115|   0:00:01.0| 6206.9M|
[02/16 00:21:07    619s] |   56.32%|        3|  -0.046|  -0.115|   0:00:01.0| 6206.9M|
[02/16 00:21:07    620s] |   56.32%|        0|  -0.046|  -0.115|   0:00:00.0| 6206.9M|
[02/16 00:21:07    620s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/16 00:21:07    620s] |   56.32%|        0|  -0.046|  -0.115|   0:00:00.0| 6206.9M|
[02/16 00:21:08    620s] +---------+---------+--------+--------+------------+--------+
[02/16 00:21:08    620s] Reclaim Optimization End WNS Slack -0.046  TNS Slack -0.115 Density 56.32
[02/16 00:21:08    620s] 
[02/16 00:21:08    620s] ** Summary: Restruct = 0 Buffer Deletion = 72 Declone = 32 Resize = 651 **
[02/16 00:21:08    620s] --------------------------------------------------------------
[02/16 00:21:08    620s] |                                   | Total     | Sequential |
[02/16 00:21:08    620s] --------------------------------------------------------------
[02/16 00:21:08    620s] | Num insts resized                 |     571  |       0    |
[02/16 00:21:08    620s] | Num insts undone                  |      10  |       0    |
[02/16 00:21:08    620s] | Num insts Downsized               |     571  |       0    |
[02/16 00:21:08    620s] | Num insts Samesized               |       0  |       0    |
[02/16 00:21:08    620s] | Num insts Upsized                 |       0  |       0    |
[02/16 00:21:08    620s] | Num multiple commits+uncommits    |      80  |       -    |
[02/16 00:21:08    620s] --------------------------------------------------------------
[02/16 00:21:08    620s] Bottom Preferred Layer:
[02/16 00:21:08    620s]     None
[02/16 00:21:08    620s] Via Pillar Rule:
[02/16 00:21:08    620s]     None
[02/16 00:21:08    620s] Finished writing unified metrics of routing constraints.
[02/16 00:21:08    620s] 
[02/16 00:21:08    620s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/16 00:21:08    620s] End: Core Area Reclaim Optimization (cpu = 0:00:50.5) (real = 0:00:15.0) **
[02/16 00:21:08    620s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:21:08    620s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 32738
[02/16 00:21:08    620s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.5
[02/16 00:21:08    620s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:50.5/0:00:14.4 (3.5), totSession cpu/real = 0:10:20.7/0:03:58.8 (2.6), mem = 6206.9M
[02/16 00:21:08    620s] 
[02/16 00:21:08    620s] =============================================================================================
[02/16 00:21:08    620s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.14-s088_1
[02/16 00:21:08    620s] =============================================================================================
[02/16 00:21:08    620s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:21:08    620s] ---------------------------------------------------------------------------------------------
[02/16 00:21:08    620s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:21:08    620s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   5.4 % )     0:00:00.8 /  0:00:00.8    1.1
[02/16 00:21:08    620s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:21:08    620s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:21:08    620s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.2
[02/16 00:21:08    620s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:21:08    620s] [ OptimizationStep       ]      1   0:00:01.7  (  11.6 % )     0:00:12.6 /  0:00:48.7    3.9
[02/16 00:21:08    620s] [ OptSingleIteration     ]      8   0:00:00.6  (   3.9 % )     0:00:11.0 /  0:00:47.0    4.3
[02/16 00:21:08    620s] [ OptGetWeight           ]    580   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[02/16 00:21:08    620s] [ OptEval                ]    580   0:00:03.0  (  20.6 % )     0:00:03.0 /  0:00:16.7    5.6
[02/16 00:21:08    620s] [ OptCommit              ]    580   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.2
[02/16 00:21:08    620s] [ PostCommitDelayUpdate  ]    585   0:00:00.4  (   2.9 % )     0:00:04.4 /  0:00:16.7    3.8
[02/16 00:21:08    620s] [ IncrDelayCalc          ]    221   0:00:04.0  (  27.7 % )     0:00:04.0 /  0:00:16.2    4.1
[02/16 00:21:08    620s] [ IncrTimingUpdate       ]     40   0:00:02.8  (  19.8 % )     0:00:02.8 /  0:00:12.8    4.5
[02/16 00:21:08    620s] [ MISC                   ]          0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.1
[02/16 00:21:08    620s] ---------------------------------------------------------------------------------------------
[02/16 00:21:08    620s]  AreaOpt #1 TOTAL                   0:00:14.4  ( 100.0 % )     0:00:14.4 /  0:00:50.6    3.5
[02/16 00:21:08    620s] ---------------------------------------------------------------------------------------------
[02/16 00:21:08    620s] Executing incremental physical updates
[02/16 00:21:08    620s] Executing incremental physical updates
[02/16 00:21:08    620s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 32738
[02/16 00:21:08    620s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6078.9M, EPOCH TIME: 1771222868.052597
[02/16 00:21:08    620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32738).
[02/16 00:21:08    620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:21:08    620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:21:08    620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:21:08    620s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.224, REAL:0.064, MEM:6078.9M, EPOCH TIME: 1771222868.116791
[02/16 00:21:08    620s] End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:15, mem=6078.91M, totSessionCpu=0:10:21).
[02/16 00:21:08    620s] Begin: Collecting metrics
[02/16 00:21:08    621s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -2.969 |           |     -627 |       55.07 | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        5851 |      |     |
| drv_fixing       |     0.000 |   -2.969 |         0 |    -1829 |       55.45 | 0:00:06  |        5939 |      |     |
| drv_fixing_2     |     0.000 |   -0.389 |         0 |      -69 |       56.04 | 0:00:09  |        5979 |    0 |   0 |
| global_opt       |           |   -0.046 |           |       -0 |       56.59 | 0:00:21  |        6041 |      |     |
| area_reclaiming  |     0.000 |   -0.046 |         0 |       -0 |       56.32 | 0:00:15  |        6079 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[02/16 00:21:08    621s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3557.1M, current mem=3557.1M)

[02/16 00:21:08    621s] End: Collecting metrics
[02/16 00:21:08    621s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:21.2/0:03:59.2 (2.6), mem = 6078.9M
[02/16 00:21:08    621s] 
[02/16 00:21:08    621s] *** Start incrementalPlace ***
[02/16 00:21:08    621s] User Input Parameters:
[02/16 00:21:08    621s] - Congestion Driven    : On
[02/16 00:21:08    621s] - Timing Driven        : On
[02/16 00:21:08    621s] - Area-Violation Based : On
[02/16 00:21:08    621s] - Start Rollback Level : -5
[02/16 00:21:08    621s] - Legalized            : On
[02/16 00:21:08    621s] - Window Based         : Off
[02/16 00:21:08    621s] - eDen incr mode       : Off
[02/16 00:21:08    621s] - Small incr mode      : Off
[02/16 00:21:08    621s] 
[02/16 00:21:08    621s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:6078.9M, EPOCH TIME: 1771222868.422347
[02/16 00:21:08    621s] Enable eGR PG blockage caching
[02/16 00:21:08    621s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:6078.9M, EPOCH TIME: 1771222868.422447
[02/16 00:21:08    621s] no activity file in design. spp won't run.
[02/16 00:21:08    621s] Effort level <high> specified for reg2reg path_group
[02/16 00:21:09    624s] No Views given, use default active views for adaptive view pruning
[02/16 00:21:09    624s] Active views:
[02/16 00:21:09    624s]   view_tt
[02/16 00:21:09    624s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:6078.9M, EPOCH TIME: 1771222869.055742
[02/16 00:21:09    624s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.029, REAL:0.015, MEM:6078.9M, EPOCH TIME: 1771222869.070452
[02/16 00:21:09    624s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6078.9M, EPOCH TIME: 1771222869.070636
[02/16 00:21:09    624s] Starting Early Global Route congestion estimation: mem = 6078.9M
[02/16 00:21:09    624s] (I)      Initializing eGR engine (regular)
[02/16 00:21:09    624s] Set min layer with design mode ( 2 )
[02/16 00:21:09    624s] Set max layer with design mode ( 7 )
[02/16 00:21:09    624s] (I)      clean place blk overflow:
[02/16 00:21:09    624s] (I)      H : enabled 1.00 0
[02/16 00:21:09    624s] (I)      V : enabled 1.00 0
[02/16 00:21:09    624s] (I)      Initializing eGR engine (regular)
[02/16 00:21:09    624s] Set min layer with design mode ( 2 )
[02/16 00:21:09    624s] Set max layer with design mode ( 7 )
[02/16 00:21:09    624s] (I)      clean place blk overflow:
[02/16 00:21:09    624s] (I)      H : enabled 1.00 0
[02/16 00:21:09    624s] (I)      V : enabled 1.00 0
[02/16 00:21:09    624s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.40 MB )
[02/16 00:21:09    624s] (I)      Running eGR Regular flow
[02/16 00:21:09    624s] (I)      # wire layers (front) : 11
[02/16 00:21:09    624s] (I)      # wire layers (back)  : 0
[02/16 00:21:09    624s] (I)      min wire layer : 1
[02/16 00:21:09    624s] (I)      max wire layer : 10
[02/16 00:21:09    624s] (I)      # cut layers (front) : 10
[02/16 00:21:09    624s] (I)      # cut layers (back)  : 0
[02/16 00:21:09    624s] (I)      min cut layer : 1
[02/16 00:21:09    624s] (I)      max cut layer : 9
[02/16 00:21:09    624s] (I)      ================================ Layers ================================
[02/16 00:21:09    624s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:21:09    624s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:21:09    624s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:21:09    624s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:21:09    624s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:21:09    624s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:21:09    624s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:21:09    624s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:21:09    624s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:21:09    624s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:21:09    624s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:21:09    624s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:21:09    624s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:21:09    624s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:21:09    624s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:21:09    624s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:21:09    624s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:21:09    624s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:21:09    624s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:21:09    624s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:21:09    624s] (I)      Started Import and model ( Curr Mem: 5.40 MB )
[02/16 00:21:09    624s] (I)      == Non-default Options ==
[02/16 00:21:09    624s] (I)      Maximum routing layer                              : 7
[02/16 00:21:09    624s] (I)      Top routing layer                                  : 7
[02/16 00:21:09    624s] (I)      Number of threads                                  : 8
[02/16 00:21:09    624s] (I)      Route tie net to shape                             : auto
[02/16 00:21:09    624s] (I)      Use non-blocking free Dbs wires                    : false
[02/16 00:21:09    624s] (I)      Method to set GCell size                           : row
[02/16 00:21:09    624s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:21:09    624s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:21:09    624s] Removed 1 out of boundary tracks from layer 2
[02/16 00:21:09    624s] Removed 1 out of boundary tracks from layer 2
[02/16 00:21:09    624s] Removed 1 out of boundary tracks from layer 2
[02/16 00:21:09    624s] Removed 1 out of boundary tracks from layer 2
[02/16 00:21:09    624s] Removed 1 out of boundary tracks from layer 2
[02/16 00:21:09    624s] Removed 1 out of boundary tracks from layer 2
[02/16 00:21:09    624s] (I)      ============== Pin Summary ==============
[02/16 00:21:09    624s] (I)      +-------+--------+---------+------------+
[02/16 00:21:09    624s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:21:09    624s] (I)      +-------+--------+---------+------------+
[02/16 00:21:09    624s] (I)      |     1 | 109627 |   89.89 |        Pin |
[02/16 00:21:09    624s] (I)      |     2 |  12324 |   10.11 |        Pin |
[02/16 00:21:09    624s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:21:09    624s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:21:09    624s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:21:09    624s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:21:09    624s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:21:09    624s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:21:09    624s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:21:09    624s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:21:09    624s] (I)      +-------+--------+---------+------------+
[02/16 00:21:09    624s] (I)      Custom ignore net properties:
[02/16 00:21:09    624s] (I)      1 : NotLegal
[02/16 00:21:09    624s] (I)      Default ignore net properties:
[02/16 00:21:09    624s] (I)      1 : Special
[02/16 00:21:09    624s] (I)      2 : Analog
[02/16 00:21:09    624s] (I)      3 : Fixed
[02/16 00:21:09    624s] (I)      4 : Skipped
[02/16 00:21:09    624s] (I)      5 : MixedSignal
[02/16 00:21:09    624s] (I)      Prerouted net properties:
[02/16 00:21:09    624s] (I)      1 : NotLegal
[02/16 00:21:09    624s] (I)      2 : Special
[02/16 00:21:09    624s] (I)      3 : Analog
[02/16 00:21:09    624s] (I)      4 : Fixed
[02/16 00:21:09    624s] (I)      5 : Skipped
[02/16 00:21:09    624s] (I)      6 : MixedSignal
[02/16 00:21:09    624s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:21:09    624s] (I)      Use row-based GCell size
[02/16 00:21:09    624s] (I)      Use row-based GCell align
[02/16 00:21:09    624s] (I)      layer 0 area = 170496
[02/16 00:21:09    624s] (I)      layer 1 area = 170496
[02/16 00:21:09    624s] (I)      layer 2 area = 170496
[02/16 00:21:09    624s] (I)      layer 3 area = 512000
[02/16 00:21:09    624s] (I)      layer 4 area = 512000
[02/16 00:21:09    624s] (I)      layer 5 area = 560000
[02/16 00:21:09    624s] (I)      layer 6 area = 560000
[02/16 00:21:09    624s] (I)      GCell unit size   : 4320
[02/16 00:21:09    624s] (I)      GCell multiplier  : 1
[02/16 00:21:09    624s] (I)      GCell row height  : 4320
[02/16 00:21:09    624s] (I)      Actual row height : 4320
[02/16 00:21:09    624s] (I)      GCell align ref   : 24768 24768
[02/16 00:21:09    624s] missing default track structure on layer 1
[02/16 00:21:09    624s] [NR-eGR] Track table information for default rule: 
[02/16 00:21:09    624s] [NR-eGR] M1 has no routable track
[02/16 00:21:09    624s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:21:09    624s] [NR-eGR] M3 has single uniform track structure
[02/16 00:21:09    624s] [NR-eGR] M4 has single uniform track structure
[02/16 00:21:09    624s] [NR-eGR] M5 has single uniform track structure
[02/16 00:21:09    624s] [NR-eGR] M6 has single uniform track structure
[02/16 00:21:09    624s] [NR-eGR] M7 has single uniform track structure
[02/16 00:21:09    624s] [NR-eGR] M8 has single uniform track structure
[02/16 00:21:09    624s] [NR-eGR] M9 has single uniform track structure
[02/16 00:21:09    624s] [NR-eGR] Pad has single uniform track structure
[02/16 00:21:09    624s] (I)      ============== Default via ===============
[02/16 00:21:09    624s] (I)      +---+------------------+-----------------+
[02/16 00:21:09    624s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:21:09    624s] (I)      +---+------------------+-----------------+
[02/16 00:21:09    624s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:21:09    624s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:21:09    624s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:21:09    624s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:21:09    624s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:21:09    624s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:21:09    624s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:21:09    624s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:21:09    624s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:21:09    624s] (I)      +---+------------------+-----------------+
[02/16 00:21:09    624s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:21:09    624s] [NR-eGR] Read 1667 PG shapes
[02/16 00:21:09    624s] [NR-eGR] Read 0 clock shapes
[02/16 00:21:09    624s] [NR-eGR] Read 0 other shapes
[02/16 00:21:09    624s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:21:09    624s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:21:09    624s] [NR-eGR] #Instance Blockages : 43292
[02/16 00:21:09    624s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:21:09    624s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:21:09    624s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:21:09    624s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:21:09    624s] [NR-eGR] #Other Blockages    : 0
[02/16 00:21:09    624s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:21:09    624s] [NR-eGR] #prerouted nets         : 0
[02/16 00:21:09    624s] [NR-eGR] #prerouted special nets : 0
[02/16 00:21:09    624s] [NR-eGR] #prerouted wires        : 0
[02/16 00:21:09    624s] [NR-eGR] Read 33148 nets ( ignored 0 )
[02/16 00:21:09    624s] (I)        Front-side 33148 ( ignored 0 )
[02/16 00:21:09    624s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:21:09    624s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:21:09    624s] (I)      handle routing halo
[02/16 00:21:09    624s] (I)      Reading macro buffers
[02/16 00:21:09    624s] (I)      Number of macro buffers: 0
[02/16 00:21:09    624s] (I)      early_global_route_priority property id does not exist.
[02/16 00:21:09    624s] (I)      Read Num Blocks=46507  Num Prerouted Wires=0  Num CS=0
[02/16 00:21:09    624s] (I)      Layer 1 (H) : #blockages 43292 : #preroutes 0
[02/16 00:21:09    624s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 0
[02/16 00:21:09    624s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 0
[02/16 00:21:09    624s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:21:09    624s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 0
[02/16 00:21:09    624s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:21:09    624s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:21:09    624s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:21:09    624s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:21:09    624s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:21:09    624s] (I)      Number of ignored nets                =      0
[02/16 00:21:09    624s] (I)      Number of connected nets              =      0
[02/16 00:21:09    624s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:21:09    624s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/16 00:21:09    624s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:21:09    624s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:21:09    624s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:21:09    624s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:21:09    624s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:21:09    624s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/16 00:21:09    624s] (I)      Ndr track 0 does not exist
[02/16 00:21:09    624s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:21:09    624s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:21:09    624s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:21:09    624s] (I)      Site width          :   864  (dbu)
[02/16 00:21:09    624s] (I)      Row height          :  4320  (dbu)
[02/16 00:21:09    624s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:21:09    624s] (I)      GCell width         :  4320  (dbu)
[02/16 00:21:09    624s] (I)      GCell height        :  4320  (dbu)
[02/16 00:21:09    624s] (I)      Grid                :   343   343     7
[02/16 00:21:09    624s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:21:09    624s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:21:09    624s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:21:09    624s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:21:09    624s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:21:09    624s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:21:09    624s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:21:09    624s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:21:09    624s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:21:09    624s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:21:09    624s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:21:09    624s] (I)      --------------------------------------------------------
[02/16 00:21:09    624s] 
[02/16 00:21:09    624s] [NR-eGR] ============ Routing rule table ============
[02/16 00:21:09    624s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 33148
[02/16 00:21:09    624s] [NR-eGR] ========================================
[02/16 00:21:09    624s] [NR-eGR] 
[02/16 00:21:09    624s] (I)      ==== NDR : (Default) ====
[02/16 00:21:09    624s] (I)      +--------------+--------+
[02/16 00:21:09    624s] (I)      |           ID |      0 |
[02/16 00:21:09    624s] (I)      |      Default |    yes |
[02/16 00:21:09    624s] (I)      |  Clk Special |     no |
[02/16 00:21:09    624s] (I)      | Hard spacing |     no |
[02/16 00:21:09    624s] (I)      |    NDR track | (none) |
[02/16 00:21:09    624s] (I)      |      NDR via | (none) |
[02/16 00:21:09    624s] (I)      |  Extra space |      0 |
[02/16 00:21:09    624s] (I)      |      Shields |      0 |
[02/16 00:21:09    624s] (I)      |   Demand (H) |      1 |
[02/16 00:21:09    624s] (I)      |   Demand (V) |      1 |
[02/16 00:21:09    624s] (I)      |        #Nets |  33148 |
[02/16 00:21:09    624s] (I)      +--------------+--------+
[02/16 00:21:09    624s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:21:09    624s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:21:09    624s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:21:09    624s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:21:09    624s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:21:09    624s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:21:09    624s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:21:09    624s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:21:09    624s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:21:09    624s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:21:09    624s] (I)      =============== Blocked Tracks ===============
[02/16 00:21:09    624s] (I)      +-------+---------+----------+---------------+
[02/16 00:21:09    624s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:21:09    624s] (I)      +-------+---------+----------+---------------+
[02/16 00:21:09    624s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:21:09    624s] (I)      |     2 |  821828 |   149120 |        18.14% |
[02/16 00:21:09    624s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:21:09    624s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:21:09    624s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:21:09    624s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:21:09    624s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:21:09    624s] (I)      +-------+---------+----------+---------------+
[02/16 00:21:09    624s] (I)      Finished Import and model ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 5.43 MB )
[02/16 00:21:09    624s] (I)      Reset routing kernel
[02/16 00:21:09    624s] (I)      Started Global Routing ( Curr Mem: 5.43 MB )
[02/16 00:21:09    624s] (I)      totalPins=120639  totalGlobalPin=119387 (98.96%)
[02/16 00:21:09    624s] (I)      ================= Net Group Info =================
[02/16 00:21:09    624s] (I)      +----+----------------+--------------+-----------+
[02/16 00:21:09    624s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:21:09    624s] (I)      +----+----------------+--------------+-----------+
[02/16 00:21:09    624s] (I)      |  1 |          33148 |        M2(2) |     M7(7) |
[02/16 00:21:09    624s] (I)      +----+----------------+--------------+-----------+
[02/16 00:21:09    625s] (I)      total 2D Cap : 3363322 = (1539324 H, 1823998 V)
[02/16 00:21:09    625s] (I)      total 2D Demand : 1252 = (1252 H, 0 V)
[02/16 00:21:09    625s] (I)      init route region map
[02/16 00:21:09    625s] (I)      #blocked GCells = 0
[02/16 00:21:09    625s] (I)      #regions = 1
[02/16 00:21:09    625s] (I)      init safety region map
[02/16 00:21:09    625s] (I)      #blocked GCells = 0
[02/16 00:21:09    625s] (I)      #regions = 1
[02/16 00:21:09    625s] [NR-eGR] Layer group 1: route 33148 net(s) in layer range [2, 7]
[02/16 00:21:09    625s] (I)      
[02/16 00:21:09    625s] (I)      ============  Phase 1a Route ============
[02/16 00:21:09    625s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:21:09    625s] (I)      Usage: 394816 = (209244 H, 185572 V) = (13.59% H, 10.17% V) = (2.260e+05um H, 2.004e+05um V)
[02/16 00:21:10    625s] (I)      
[02/16 00:21:10    625s] (I)      ============  Phase 1b Route ============
[02/16 00:21:10    625s] (I)      Usage: 394863 = (209248 H, 185615 V) = (13.59% H, 10.18% V) = (2.260e+05um H, 2.005e+05um V)
[02/16 00:21:10    625s] (I)      Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 4.264520e+05um
[02/16 00:21:10    625s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[02/16 00:21:10    625s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:21:10    625s] (I)      
[02/16 00:21:10    625s] (I)      ============  Phase 1c Route ============
[02/16 00:21:10    625s] (I)      Level2 Grid: 69 x 69
[02/16 00:21:10    625s] (I)      Usage: 394863 = (209248 H, 185615 V) = (13.59% H, 10.18% V) = (2.260e+05um H, 2.005e+05um V)
[02/16 00:21:10    625s] (I)      
[02/16 00:21:10    625s] (I)      ============  Phase 1d Route ============
[02/16 00:21:10    626s] (I)      Usage: 394899 = (209257 H, 185642 V) = (13.59% H, 10.18% V) = (2.260e+05um H, 2.005e+05um V)
[02/16 00:21:10    626s] (I)      
[02/16 00:21:10    626s] (I)      ============  Phase 1e Route ============
[02/16 00:21:10    626s] (I)      Usage: 394899 = (209257 H, 185642 V) = (13.59% H, 10.18% V) = (2.260e+05um H, 2.005e+05um V)
[02/16 00:21:10    626s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 4.264909e+05um
[02/16 00:21:10    626s] (I)      
[02/16 00:21:10    626s] (I)      ============  Phase 1l Route ============
[02/16 00:21:10    627s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:21:10    627s] (I)      Layer  2:     697884    170514       611           0      879795    ( 0.00%) 
[02/16 00:21:10    627s] (I)      Layer  3:     851401    171912        17           0      879795    ( 0.00%) 
[02/16 00:21:10    627s] (I)      Layer  4:     444567     72460        50       52132      607714    ( 7.90%) 
[02/16 00:21:10    627s] (I)      Layer  5:     560538     21484         0           0      659846    ( 0.00%) 
[02/16 00:21:10    627s] (I)      Layer  6:     408851     26505         2       10079      484806    ( 2.04%) 
[02/16 00:21:10    627s] (I)      Layer  7:     409109      1224         0       10083      484802    ( 2.04%) 
[02/16 00:21:10    627s] (I)      Total:       3372350    464099       680       72292     3996756    ( 1.78%) 
[02/16 00:21:10    628s] (I)      
[02/16 00:21:10    628s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:21:10    628s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:21:10    628s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:21:10    628s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/16 00:21:10    628s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:21:10    628s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:21:10    628s] [NR-eGR]      M2 ( 2)       488( 0.42%)        17( 0.01%)   ( 0.43%) 
[02/16 00:21:10    628s] [NR-eGR]      M3 ( 3)        15( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/16 00:21:10    628s] [NR-eGR]      M4 ( 4)        48( 0.04%)         0( 0.00%)   ( 0.04%) 
[02/16 00:21:10    628s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:21:10    628s] [NR-eGR]      M6 ( 6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:21:10    628s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:21:10    628s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:21:10    628s] [NR-eGR]        Total       553( 0.08%)        17( 0.00%)   ( 0.08%) 
[02/16 00:21:10    628s] [NR-eGR] 
[02/16 00:21:10    628s] (I)      Finished Global Routing ( CPU: 3.17 sec, Real: 1.06 sec, Curr Mem: 5.44 MB )
[02/16 00:21:10    628s] (I)      Updating congestion map
[02/16 00:21:10    628s] (I)      total 2D Cap : 3385740 = (1560262 H, 1825478 V)
[02/16 00:21:10    628s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:21:10    628s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.80 sec, Real: 1.69 sec, Curr Mem: 5.44 MB )
[02/16 00:21:10    628s] Early Global Route congestion estimation runtime: 1.70 seconds, mem = 6078.9M
[02/16 00:21:10    628s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.829, REAL:1.700, MEM:6078.9M, EPOCH TIME: 1771222870.770936
[02/16 00:21:10    628s] OPERPROF: Starting HotSpotCal at level 1, MEM:6078.9M, EPOCH TIME: 1771222870.771014
[02/16 00:21:10    628s] [hotspot] +------------+---------------+---------------+
[02/16 00:21:10    628s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:21:10    628s] [hotspot] +------------+---------------+---------------+
[02/16 00:21:10    628s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:21:10    628s] [hotspot] +------------+---------------+---------------+
[02/16 00:21:10    628s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:21:10    628s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:21:10    628s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.013, MEM:6078.9M, EPOCH TIME: 1771222870.783653
[02/16 00:21:10    628s] 
[02/16 00:21:10    628s] === incrementalPlace Internal Loop 1 ===
[02/16 00:21:10    628s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:21:10    628s] UM:*                                                                   incrNP_iter_start
[02/16 00:21:10    628s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/16 00:21:10    628s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:6078.9M, EPOCH TIME: 1771222870.915041
[02/16 00:21:10    628s] Processing tracks to init pin-track alignment.
[02/16 00:21:10    628s] z: 1, totalTracks: 0
[02/16 00:21:10    628s] z: 3, totalTracks: 1
[02/16 00:21:10    628s] z: 5, totalTracks: 1
[02/16 00:21:10    628s] z: 7, totalTracks: 1
[02/16 00:21:10    628s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/16 00:21:10    628s] #spOpts: rpCkHalo=4 
[02/16 00:21:10    628s] Initializing Route Infrastructure for color support ...
[02/16 00:21:10    628s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6078.9M, EPOCH TIME: 1771222870.915851
[02/16 00:21:10    628s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6078.9M, EPOCH TIME: 1771222870.917132
[02/16 00:21:10    628s] Route Infrastructure Initialized for color support successfully.
[02/16 00:21:10    628s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6078.9M, EPOCH TIME: 1771222870.964268
[02/16 00:21:10    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:21:10    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:21:10    628s] Processing tracks to init pin-track alignment.
[02/16 00:21:10    628s] z: 1, totalTracks: 0
[02/16 00:21:10    628s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:21:10    628s] z: 3, totalTracks: 1
[02/16 00:21:10    628s] z: 5, totalTracks: 1
[02/16 00:21:10    628s] z: 7, totalTracks: 1
[02/16 00:21:10    628s] 
[02/16 00:21:10    628s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:21:10    628s] 
[02/16 00:21:10    628s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:21:10    628s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.042, REAL:0.035, MEM:6078.9M, EPOCH TIME: 1771222870.999456
[02/16 00:21:10    628s] OPERPROF:   Starting post-place ADS at level 2, MEM:6078.9M, EPOCH TIME: 1771222870.999603
[02/16 00:21:11    628s] ADSU 0.563 -> 0.563. site 548467.000 -> 548467.000. GS 8.640
[02/16 00:21:11    628s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.201, REAL:0.248, MEM:6078.9M, EPOCH TIME: 1771222871.247106
[02/16 00:21:11    628s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:6078.9M, EPOCH TIME: 1771222871.247423
[02/16 00:21:11    628s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:6078.9M, EPOCH TIME: 1771222871.251983
[02/16 00:21:11    628s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:6078.9M, EPOCH TIME: 1771222871.252275
[02/16 00:21:11    628s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.031, REAL:0.024, MEM:6078.9M, EPOCH TIME: 1771222871.271159
[02/16 00:21:11    628s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:6078.9M, EPOCH TIME: 1771222871.289387
[02/16 00:21:11    628s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.003, REAL:0.003, MEM:6078.9M, EPOCH TIME: 1771222871.292060
[02/16 00:21:11    628s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:6078.9M, EPOCH TIME: 1771222871.299182
[02/16 00:21:11    628s] no activity file in design. spp won't run.
[02/16 00:21:11    628s] [spp] 0
[02/16 00:21:11    628s] [adp] 0:1:1:3
[02/16 00:21:11    628s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.013, REAL:0.013, MEM:6078.9M, EPOCH TIME: 1771222871.312040
[02/16 00:21:11    628s] SP #FI/SF FL/PI 0/0 32738/0
[02/16 00:21:11    628s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.376, REAL:0.408, MEM:6078.9M, EPOCH TIME: 1771222871.323217
[02/16 00:21:11    628s] PP off. flexM 0
[02/16 00:21:11    628s] OPERPROF: Starting CDPad at level 1, MEM:6078.9M, EPOCH TIME: 1771222871.360549
[02/16 00:21:11    628s] 3DP is on.
[02/16 00:21:11    628s] design sh 0.083. rd 0.200
[02/16 00:21:11    628s] design sh 0.083. rd 0.200
[02/16 00:21:11    628s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/16 00:21:11    628s] design sh 0.063. rd 0.200
[02/16 00:21:11    630s] CDPadU 0.705 -> 0.650. R=0.563, N=32738, GS=1.080
[02/16 00:21:11    630s] OPERPROF: Finished CDPad at level 1, CPU:1.712, REAL:0.417, MEM:6078.9M, EPOCH TIME: 1771222871.777834
[02/16 00:21:11    630s] OPERPROF: Starting InitSKP at level 1, MEM:6078.9M, EPOCH TIME: 1771222871.778137
[02/16 00:21:11    630s] no activity file in design. spp won't run.
[02/16 00:21:12    636s] no activity file in design. spp won't run.
[02/16 00:21:16    645s] *** Finished SKP initialization (cpu=0:00:15.4, real=0:00:05.0)***
[02/16 00:21:16    645s] OPERPROF: Finished InitSKP at level 1, CPU:15.406, REAL:5.173, MEM:6254.9M, EPOCH TIME: 1771222876.950809
[02/16 00:21:16    645s] NP #FI/FS/SF FL/PI: 0/0/0 32738/0
[02/16 00:21:17    646s] no activity file in design. spp won't run.
[02/16 00:21:17    646s] 
[02/16 00:21:17    646s] AB Est...
[02/16 00:21:17    646s] OPERPROF: Starting NP-Place at level 1, MEM:6254.9M, EPOCH TIME: 1771222877.121481
[02/16 00:21:17    646s] OPERPROF: Finished NP-Place at level 1, CPU:0.470, REAL:0.201, MEM:6302.9M, EPOCH TIME: 1771222877.322164
[02/16 00:21:17    646s] Iteration  5: Skipped, with CDP Off
[02/16 00:21:17    646s] 
[02/16 00:21:17    646s] AB Est...
[02/16 00:21:17    646s] OPERPROF: Starting NP-Place at level 1, MEM:6334.9M, EPOCH TIME: 1771222877.402865
[02/16 00:21:17    647s] OPERPROF: Finished NP-Place at level 1, CPU:0.396, REAL:0.127, MEM:6302.9M, EPOCH TIME: 1771222877.530267
[02/16 00:21:17    647s] Iteration  6: Skipped, with CDP Off
[02/16 00:21:17    647s] 
[02/16 00:21:17    647s] AB Est...
[02/16 00:21:17    647s] OPERPROF: Starting NP-Place at level 1, MEM:6334.9M, EPOCH TIME: 1771222877.604856
[02/16 00:21:17    647s] OPERPROF: Finished NP-Place at level 1, CPU:0.396, REAL:0.133, MEM:6302.9M, EPOCH TIME: 1771222877.737674
[02/16 00:21:17    648s] Iteration  7: Skipped, with CDP Off
[02/16 00:21:18    648s] OPERPROF: Starting NP-Place at level 1, MEM:6430.9M, EPOCH TIME: 1771222878.188906
[02/16 00:21:18    649s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:21:18    650s] SKP will use view:
[02/16 00:21:18    650s]   view_tt
[02/16 00:21:20    657s] Iteration  8: Total net bbox = 3.242e+05 (1.80e+05 1.45e+05)
[02/16 00:21:20    657s]               Est.  stn bbox = 4.173e+05 (2.24e+05 1.94e+05)
[02/16 00:21:20    657s]               cpu = 0:00:08.2 real = 0:00:02.0 mem = 6686.9M
[02/16 00:21:20    657s] OPERPROF: Finished NP-Place at level 1, CPU:8.545, REAL:2.523, MEM:6590.9M, EPOCH TIME: 1771222880.711457
[02/16 00:21:20    657s] no activity file in design. spp won't run.
[02/16 00:21:20    657s] NP #FI/FS/SF FL/PI: 0/0/0 32738/0
[02/16 00:21:20    657s] no activity file in design. spp won't run.
[02/16 00:21:21    658s] OPERPROF: Starting NP-Place at level 1, MEM:6558.9M, EPOCH TIME: 1771222881.063578
[02/16 00:21:21    658s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:21:27    685s] Iteration  9: Total net bbox = 3.198e+05 (1.78e+05 1.41e+05)
[02/16 00:21:27    685s]               Est.  stn bbox = 4.102e+05 (2.21e+05 1.89e+05)
[02/16 00:21:27    685s]               cpu = 0:00:26.6 real = 0:00:06.0 mem = 6686.9M
[02/16 00:21:27    685s] OPERPROF: Finished NP-Place at level 1, CPU:26.908, REAL:6.238, MEM:6590.9M, EPOCH TIME: 1771222887.301521
[02/16 00:21:27    685s] Legalizing MH Cells... 0 / 0 (level 7) on systolic_top_ARRAY_SIZE8
[02/16 00:21:27    685s] MH legal: No MH instances from GP
[02/16 00:21:27    685s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/16 00:21:27    685s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6462.9M, DRC: 0)
[02/16 00:21:27    685s] no activity file in design. spp won't run.
[02/16 00:21:27    685s] NP #FI/FS/SF FL/PI: 0/0/0 32738/0
[02/16 00:21:27    685s] no activity file in design. spp won't run.
[02/16 00:21:27    686s] OPERPROF: Starting NP-Place at level 1, MEM:6558.9M, EPOCH TIME: 1771222887.662392
[02/16 00:21:27    686s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:21:27    686s] Starting Early Global Route supply map. mem = 6558.9M
[02/16 00:21:27    686s] (I)      Initializing eGR engine (regular)
[02/16 00:21:27    686s] Set min layer with design mode ( 2 )
[02/16 00:21:27    686s] Set max layer with design mode ( 7 )
[02/16 00:21:27    686s] (I)      clean place blk overflow:
[02/16 00:21:27    686s] (I)      H : enabled 1.00 0
[02/16 00:21:27    686s] (I)      V : enabled 1.00 0
[02/16 00:21:27    686s] (I)      Initializing eGR engine (regular)
[02/16 00:21:27    686s] Set min layer with design mode ( 2 )
[02/16 00:21:27    686s] Set max layer with design mode ( 7 )
[02/16 00:21:27    686s] (I)      clean place blk overflow:
[02/16 00:21:27    686s] (I)      H : enabled 1.00 0
[02/16 00:21:27    686s] (I)      V : enabled 1.00 0
[02/16 00:21:27    686s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.09 MB )
[02/16 00:21:27    686s] (I)      Running eGR Regular flow
[02/16 00:21:27    686s] (I)      # wire layers (front) : 11
[02/16 00:21:27    686s] (I)      # wire layers (back)  : 0
[02/16 00:21:27    686s] (I)      min wire layer : 1
[02/16 00:21:27    686s] (I)      max wire layer : 10
[02/16 00:21:27    686s] (I)      # cut layers (front) : 10
[02/16 00:21:27    686s] (I)      # cut layers (back)  : 0
[02/16 00:21:27    686s] (I)      min cut layer : 1
[02/16 00:21:27    686s] (I)      max cut layer : 9
[02/16 00:21:27    686s] (I)      ================================ Layers ================================
[02/16 00:21:27    686s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:21:27    686s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:21:27    686s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:21:27    686s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:21:27    686s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:21:27    686s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:21:27    686s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:21:27    686s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:21:27    686s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:21:27    686s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:21:27    686s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:21:27    686s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:21:27    686s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:21:27    686s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:21:27    686s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:21:27    686s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:21:27    686s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:21:27    686s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:21:27    686s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:21:27    686s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:21:28    687s] Finished Early Global Route supply map. mem = 6558.9M
[02/16 00:21:42    768s] Iteration 10: Total net bbox = 3.372e+05 (1.86e+05 1.51e+05)
[02/16 00:21:42    768s]               Est.  stn bbox = 4.282e+05 (2.30e+05 1.99e+05)
[02/16 00:21:42    768s]               cpu = 0:01:22 real = 0:00:15.0 mem = 6686.9M
[02/16 00:21:42    768s] OPERPROF: Finished NP-Place at level 1, CPU:82.140, REAL:15.149, MEM:6590.9M, EPOCH TIME: 1771222902.810920
[02/16 00:21:42    768s] Legalizing MH Cells... 0 / 0 (level 8) on systolic_top_ARRAY_SIZE8
[02/16 00:21:42    768s] MH legal: No MH instances from GP
[02/16 00:21:42    768s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/16 00:21:42    768s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6462.9M, DRC: 0)
[02/16 00:21:42    768s] no activity file in design. spp won't run.
[02/16 00:21:42    768s] NP #FI/FS/SF FL/PI: 0/0/0 32738/0
[02/16 00:21:43    769s] no activity file in design. spp won't run.
[02/16 00:21:43    769s] OPERPROF: Starting NP-Place at level 1, MEM:6558.9M, EPOCH TIME: 1771222903.157481
[02/16 00:21:43    769s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:22:04    875s] Iteration 11: Total net bbox = 3.484e+05 (1.91e+05 1.57e+05)
[02/16 00:22:04    875s]               Est.  stn bbox = 4.398e+05 (2.35e+05 2.05e+05)
[02/16 00:22:04    875s]               cpu = 0:01:46 real = 0:00:21.0 mem = 6686.9M
[02/16 00:22:04    875s] OPERPROF: Finished NP-Place at level 1, CPU:105.980, REAL:21.246, MEM:6590.9M, EPOCH TIME: 1771222924.403237
[02/16 00:22:04    875s] Legalizing MH Cells... 0 / 0 (level 9) on systolic_top_ARRAY_SIZE8
[02/16 00:22:04    875s] MH legal: No MH instances from GP
[02/16 00:22:04    875s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/16 00:22:04    875s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6462.9M, DRC: 0)
[02/16 00:22:04    875s] no activity file in design. spp won't run.
[02/16 00:22:04    875s] NP #FI/FS/SF FL/PI: 0/0/0 32738/0
[02/16 00:22:04    876s] no activity file in design. spp won't run.
[02/16 00:22:04    876s] OPERPROF: Starting NP-Place at level 1, MEM:6558.9M, EPOCH TIME: 1771222924.756131
[02/16 00:22:04    876s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:22:04    876s] GP RA stats: MHOnly 0 nrInst 32738 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/16 00:22:08    894s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:6814.9M, EPOCH TIME: 1771222928.405922
[02/16 00:22:08    894s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:6814.9M, EPOCH TIME: 1771222928.406156
[02/16 00:22:08    894s] Iteration 12: Total net bbox = 3.430e+05 (1.88e+05 1.55e+05)
[02/16 00:22:08    894s]               Est.  stn bbox = 4.340e+05 (2.31e+05 2.03e+05)
[02/16 00:22:08    894s]               cpu = 0:00:17.2 real = 0:00:04.0 mem = 6718.9M
[02/16 00:22:08    894s] OPERPROF: Finished NP-Place at level 1, CPU:17.479, REAL:3.681, MEM:6590.9M, EPOCH TIME: 1771222928.436777
[02/16 00:22:08    894s] Legalizing MH Cells... 0 / 0 (level 10) on systolic_top_ARRAY_SIZE8
[02/16 00:22:08    894s] MH legal: No MH instances from GP
[02/16 00:22:08    894s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/16 00:22:08    894s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6462.9M, DRC: 0)
[02/16 00:22:08    894s] Move report: Timing Driven Placement moves 32738 insts, mean move: 4.46 um, max move: 96.34 um 
[02/16 00:22:08    894s] 	Max move on inst (FE_OFC2003_n_6159): (90.86, 226.51) --> (39.87, 181.16)
[02/16 00:22:08    894s] no activity file in design. spp won't run.
[02/16 00:22:08    894s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:6462.9M, EPOCH TIME: 1771222928.554291
[02/16 00:22:08    894s] Saved padding area to DB
[02/16 00:22:08    894s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:6462.9M, EPOCH TIME: 1771222928.561479
[02/16 00:22:08    894s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.012, REAL:0.012, MEM:6462.9M, EPOCH TIME: 1771222928.573353
[02/16 00:22:08    894s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:6462.9M, EPOCH TIME: 1771222928.586596
[02/16 00:22:08    894s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 00:22:08    894s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.033, REAL:0.033, MEM:6462.9M, EPOCH TIME: 1771222928.619904
[02/16 00:22:08    894s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:08    894s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:08    894s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.080, REAL:0.079, MEM:6462.9M, EPOCH TIME: 1771222928.633552
[02/16 00:22:08    894s] 
[02/16 00:22:08    894s] Finished Incremental Placement (cpu=0:04:26, real=0:00:58.0, mem=6462.9M)
[02/16 00:22:08    894s] Begin: Reorder Scan Chains
[02/16 00:22:08    894s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/16 00:22:08    894s] Type 'man IMPSP-9025' for more detail.
[02/16 00:22:08    894s] End: Reorder Scan Chains
[02/16 00:22:08    894s] CongRepair sets shifter mode to gplace
[02/16 00:22:08    894s] TDRefine: refinePlace mode is spiral
[02/16 00:22:08    894s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6462.9M, EPOCH TIME: 1771222928.641032
[02/16 00:22:08    894s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6462.9M, EPOCH TIME: 1771222928.641163
[02/16 00:22:08    894s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6462.9M, EPOCH TIME: 1771222928.641350
[02/16 00:22:08    894s] Processing tracks to init pin-track alignment.
[02/16 00:22:08    894s] z: 1, totalTracks: 0
[02/16 00:22:08    894s] z: 3, totalTracks: 1
[02/16 00:22:08    894s] z: 5, totalTracks: 1
[02/16 00:22:08    894s] z: 7, totalTracks: 1
[02/16 00:22:08    894s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/16 00:22:08    894s] #spOpts: rpCkHalo=4 
[02/16 00:22:08    894s] Initializing Route Infrastructure for color support ...
[02/16 00:22:08    894s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6462.9M, EPOCH TIME: 1771222928.641801
[02/16 00:22:08    894s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6462.9M, EPOCH TIME: 1771222928.642737
[02/16 00:22:08    894s] Route Infrastructure Initialized for color support successfully.
[02/16 00:22:08    894s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:22:08    894s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:08    894s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:08    894s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:22:08    894s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6462.9M, EPOCH TIME: 1771222928.677295
[02/16 00:22:08    894s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:08    894s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:08    894s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:6462.9M, EPOCH TIME: 1771222928.679427
[02/16 00:22:08    894s] Max number of tech site patterns supported in site array is 256.
[02/16 00:22:08    894s] Core basic site is asap7sc7p5t
[02/16 00:22:08    894s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:22:08    894s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:22:08    894s] Fast DP-INIT is on for default
[02/16 00:22:08    894s] Keep-away cache is enable on metals: 1-10
[02/16 00:22:08    894s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:22:08    894s] Atter site array init, number of instance map data is 0.
[02/16 00:22:08    894s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.054, REAL:0.033, MEM:6462.9M, EPOCH TIME: 1771222928.712120
[02/16 00:22:08    894s] 
[02/16 00:22:08    894s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:22:08    894s] 
[02/16 00:22:08    894s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:08    894s] OPERPROF:         Starting CMU at level 5, MEM:6462.9M, EPOCH TIME: 1771222928.722905
[02/16 00:22:08    894s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.005, MEM:6462.9M, EPOCH TIME: 1771222928.727448
[02/16 00:22:08    894s] 
[02/16 00:22:08    894s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:22:08    894s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.080, REAL:0.058, MEM:6462.9M, EPOCH TIME: 1771222928.735728
[02/16 00:22:08    894s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6462.9M, EPOCH TIME: 1771222928.735882
[02/16 00:22:08    894s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6462.9M, EPOCH TIME: 1771222928.736113
[02/16 00:22:08    894s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6462.9MB).
[02/16 00:22:08    894s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.127, REAL:0.106, MEM:6462.9M, EPOCH TIME: 1771222928.747305
[02/16 00:22:08    894s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.127, REAL:0.106, MEM:6462.9M, EPOCH TIME: 1771222928.747390
[02/16 00:22:08    894s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:22:08    894s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.2
[02/16 00:22:08    894s] OPERPROF:   Starting Refine-Place at level 2, MEM:6462.9M, EPOCH TIME: 1771222928.752176
[02/16 00:22:08    894s] *** Starting refinePlace (0:14:55 mem=6462.9M) ***
[02/16 00:22:08    894s] Total net bbox length = 3.530e+05 (1.956e+05 1.574e+05) (ext = 3.069e+04)
[02/16 00:22:08    894s] 
[02/16 00:22:08    894s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:22:08    894s] 
[02/16 00:22:08    894s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:08    894s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6462.9M, EPOCH TIME: 1771222928.795013
[02/16 00:22:08    894s] # Found 0 legal fixed insts to color.
[02/16 00:22:08    894s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.002, REAL:0.002, MEM:6462.9M, EPOCH TIME: 1771222928.797442
[02/16 00:22:08    894s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:22:08    894s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6462.9M, EPOCH TIME: 1771222928.878077
[02/16 00:22:08    894s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.003, REAL:0.003, MEM:6462.9M, EPOCH TIME: 1771222928.880933
[02/16 00:22:08    894s] Set min layer with design mode ( 2 )
[02/16 00:22:08    894s] Set max layer with design mode ( 7 )
[02/16 00:22:08    894s] Set min layer with design mode ( 2 )
[02/16 00:22:08    894s] Set max layer with design mode ( 7 )
[02/16 00:22:08    894s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6462.9M, EPOCH TIME: 1771222928.895401
[02/16 00:22:08    894s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.003, REAL:0.003, MEM:6462.9M, EPOCH TIME: 1771222928.898420
[02/16 00:22:08    894s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6462.9M, EPOCH TIME: 1771222928.898515
[02/16 00:22:08    894s] Starting refinePlace ...
[02/16 00:22:08    894s] Set min layer with design mode ( 2 )
[02/16 00:22:08    894s] Set max layer with design mode ( 7 )
[02/16 00:22:08    894s] Set min layer with design mode ( 2 )
[02/16 00:22:08    894s] Set max layer with design mode ( 7 )
[02/16 00:22:09    894s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:22:09    894s] DDP markSite nrRow 331 nrJob 331
[02/16 00:22:09    894s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/16 00:22:09    894s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:22:09    894s]  ** Cut row section real time 0:00:00.0.
[02/16 00:22:09    894s]    Spread Effort: high, pre-route mode, useDDP on.
[02/16 00:22:09    897s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:01.0, mem=6430.9MB) @(0:14:55 - 0:14:58).
[02/16 00:22:09    897s] Move report: preRPlace moves 32738 insts, mean move: 0.08 um, max move: 2.00 um 
[02/16 00:22:09    897s] 	Max move on inst (g20646): (55.15, 125.77) --> (53.93, 124.99)
[02/16 00:22:09    897s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
[02/16 00:22:09    897s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:6430.9M, EPOCH TIME: 1771222929.694835
[02/16 00:22:09    897s] Tweakage: fix icg 0, fix clk 0.
[02/16 00:22:09    897s] Tweakage: density cost 0, scale 0.4.
[02/16 00:22:09    897s] Tweakage: activity cost 0, scale 1.0.
[02/16 00:22:09    897s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6558.9M, EPOCH TIME: 1771222929.824263
[02/16 00:22:09    897s] Cut to 4 partitions.
[02/16 00:22:09    897s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:6558.9M, EPOCH TIME: 1771222929.862061
[02/16 00:22:10    898s] Tweakage perm 1389 insts, flip 11964 insts.
[02/16 00:22:10    898s] Tweakage perm 425 insts, flip 1421 insts.
[02/16 00:22:10    899s] Tweakage perm 103 insts, flip 156 insts.
[02/16 00:22:10    899s] Tweakage perm 16 insts, flip 31 insts.
[02/16 00:22:11    901s] Tweakage perm 422 insts, flip 2411 insts.
[02/16 00:22:12    903s] Tweakage perm 61 insts, flip 192 insts.
[02/16 00:22:12    903s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:5.589, REAL:2.435, MEM:6558.9M, EPOCH TIME: 1771222932.296966
[02/16 00:22:12    903s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:5.632, REAL:2.478, MEM:6558.9M, EPOCH TIME: 1771222932.302497
[02/16 00:22:12    903s] Cleanup congestion map
[02/16 00:22:12    903s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:5.778, REAL:2.622, MEM:6462.9M, EPOCH TIME: 1771222932.316972
[02/16 00:22:12    903s] Move report: Congestion aware Tweak moves 2824 insts, mean move: 2.16 um, max move: 20.52 um 
[02/16 00:22:12    903s] 	Max move on inst (FE_OFC198_n_1): (128.88, 115.27) --> (149.40, 115.27)
[02/16 00:22:12    903s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:05.8, real=0:00:03.0, mem=6462.9mb) @(0:14:58 - 0:15:03).
[02/16 00:22:12    903s] Cleanup congestion map
[02/16 00:22:12    903s] 
[02/16 00:22:12    903s]  === Spiral for Logical I: (movable: 32738) ===
[02/16 00:22:12    903s] 
[02/16 00:22:12    903s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:22:13    906s] 
[02/16 00:22:13    906s]  Info: 0 filler has been deleted!
[02/16 00:22:13    906s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:22:13    906s] [CPU] RefinePlace/Spiral (cpu=0:00:01.1, real=0:00:00.0)
[02/16 00:22:13    906s] [CPU] RefinePlace/Commit (cpu=0:00:01.8, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:22:13    906s] [CPU] RefinePlace/Legalization (cpu=0:00:03.1, real=0:00:01.0, mem=6430.9MB) @(0:15:03 - 0:15:06).
[02/16 00:22:13    906s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:22:13    906s] Move report: Detail placement moves 32738 insts, mean move: 0.26 um, max move: 20.46 um 
[02/16 00:22:13    906s] 	Max move on inst (FE_OFC198_n_1): (128.99, 115.31) --> (149.40, 115.27)
[02/16 00:22:13    906s] 	Runtime: CPU: 0:00:11.7 REAL: 0:00:05.0 MEM: 6430.9MB
[02/16 00:22:13    906s] Statistics of distance of Instance movement in refine placement:
[02/16 00:22:13    906s]   maximum (X+Y) =        20.46 um
[02/16 00:22:13    906s]   inst (FE_OFC198_n_1) with max move: (128.987, 115.314) -> (149.4, 115.272)
[02/16 00:22:13    906s]   mean    (X+Y) =         0.26 um
[02/16 00:22:13    906s] Summary Report:
[02/16 00:22:13    906s] Instances move: 32738 (out of 32738 movable)
[02/16 00:22:13    906s] Instances flipped: 0
[02/16 00:22:13    906s] Mean displacement: 0.26 um
[02/16 00:22:13    906s] Max displacement: 20.46 um (Instance: FE_OFC198_n_1) (128.987, 115.314) -> (149.4, 115.272)
[02/16 00:22:13    906s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx2_ASAP7_75t_SL
[02/16 00:22:13    906s] 	Violation at original loc: Overlapping with other instance
[02/16 00:22:13    906s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:22:13    906s] Total instances moved : 32738
[02/16 00:22:13    906s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:11.708, REAL:4.657, MEM:6430.9M, EPOCH TIME: 1771222933.555347
[02/16 00:22:13    906s] Total net bbox length = 3.394e+05 (1.825e+05 1.569e+05) (ext = 3.056e+04)
[02/16 00:22:13    906s] Runtime: CPU: 0:00:11.9 REAL: 0:00:05.0 MEM: 6430.9MB
[02/16 00:22:13    906s] [CPU] RefinePlace/total (cpu=0:00:11.9, real=0:00:05.0, mem=6430.9MB) @(0:14:55 - 0:15:06).
[02/16 00:22:13    906s] *** Finished refinePlace (0:15:07 mem=6430.9M) ***
[02/16 00:22:13    906s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.2
[02/16 00:22:13    906s] OPERPROF:   Finished Refine-Place at level 2, CPU:11.909, REAL:4.858, MEM:6430.9M, EPOCH TIME: 1771222933.610612
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 20.46 um
RPlace-Summary:     Max move: inst FE_OFC198_n_1 cell INVx2_ASAP7_75t_SL loc (128.99, 115.31) -> (149.40, 115.27)
RPlace-Summary:     Average move dist: 0.26
RPlace-Summary:     Number of inst moved: 32738
RPlace-Summary:     Number of movable inst: 32738
[02/16 00:22:13    906s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:22:13    906s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6430.9M, EPOCH TIME: 1771222933.615810
[02/16 00:22:13    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32738).
[02/16 00:22:13    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:13    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:13    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:13    906s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.297, REAL:0.082, MEM:6462.9M, EPOCH TIME: 1771222933.697412
[02/16 00:22:13    906s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:12.343, REAL:5.057, MEM:6462.9M, EPOCH TIME: 1771222933.697556
[02/16 00:22:13    906s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6462.9M, EPOCH TIME: 1771222933.698519
[02/16 00:22:13    906s] Starting Early Global Route congestion estimation: mem = 6462.9M
[02/16 00:22:13    906s] (I)      Initializing eGR engine (regular)
[02/16 00:22:13    906s] Set min layer with design mode ( 2 )
[02/16 00:22:13    906s] Set max layer with design mode ( 7 )
[02/16 00:22:13    906s] (I)      clean place blk overflow:
[02/16 00:22:13    906s] (I)      H : enabled 1.00 0
[02/16 00:22:13    906s] (I)      V : enabled 1.00 0
[02/16 00:22:13    906s] (I)      Initializing eGR engine (regular)
[02/16 00:22:13    906s] Set min layer with design mode ( 2 )
[02/16 00:22:13    906s] Set max layer with design mode ( 7 )
[02/16 00:22:13    906s] (I)      clean place blk overflow:
[02/16 00:22:13    906s] (I)      H : enabled 1.00 0
[02/16 00:22:13    906s] (I)      V : enabled 1.00 0
[02/16 00:22:13    906s] (I)      Started Early Global Route kernel ( Curr Mem: 5.84 MB )
[02/16 00:22:13    906s] (I)      Running eGR Regular flow
[02/16 00:22:13    906s] (I)      # wire layers (front) : 11
[02/16 00:22:13    906s] (I)      # wire layers (back)  : 0
[02/16 00:22:13    906s] (I)      min wire layer : 1
[02/16 00:22:13    906s] (I)      max wire layer : 10
[02/16 00:22:13    906s] (I)      # cut layers (front) : 10
[02/16 00:22:13    906s] (I)      # cut layers (back)  : 0
[02/16 00:22:13    906s] (I)      min cut layer : 1
[02/16 00:22:13    906s] (I)      max cut layer : 9
[02/16 00:22:13    906s] (I)      ================================ Layers ================================
[02/16 00:22:13    906s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:22:13    906s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:22:13    906s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:22:13    906s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:22:13    906s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:22:13    906s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:22:13    906s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:22:13    906s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:22:13    906s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:22:13    906s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:22:13    906s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:22:13    906s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:22:13    906s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:22:13    906s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:22:13    906s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:22:13    906s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:22:13    906s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:22:13    906s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:22:13    906s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:22:13    906s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:22:13    906s] (I)      Started Import and model ( Curr Mem: 5.84 MB )
[02/16 00:22:13    907s] (I)      == Non-default Options ==
[02/16 00:22:13    907s] (I)      Maximum routing layer                              : 7
[02/16 00:22:13    907s] (I)      Top routing layer                                  : 7
[02/16 00:22:13    907s] (I)      Number of threads                                  : 8
[02/16 00:22:13    907s] (I)      Route tie net to shape                             : auto
[02/16 00:22:13    907s] (I)      Use non-blocking free Dbs wires                    : false
[02/16 00:22:13    907s] (I)      Method to set GCell size                           : row
[02/16 00:22:13    907s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:22:13    907s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:22:13    907s] Removed 1 out of boundary tracks from layer 2
[02/16 00:22:13    907s] Removed 1 out of boundary tracks from layer 2
[02/16 00:22:13    907s] Removed 1 out of boundary tracks from layer 2
[02/16 00:22:13    907s] Removed 1 out of boundary tracks from layer 2
[02/16 00:22:13    907s] Removed 1 out of boundary tracks from layer 2
[02/16 00:22:13    907s] Removed 1 out of boundary tracks from layer 2
[02/16 00:22:14    907s] (I)      ============== Pin Summary ==============
[02/16 00:22:14    907s] (I)      +-------+--------+---------+------------+
[02/16 00:22:14    907s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:22:14    907s] (I)      +-------+--------+---------+------------+
[02/16 00:22:14    907s] (I)      |     1 | 109627 |   89.89 |        Pin |
[02/16 00:22:14    907s] (I)      |     2 |  12324 |   10.11 |        Pin |
[02/16 00:22:14    907s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:22:14    907s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:22:14    907s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:22:14    907s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:22:14    907s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:22:14    907s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:22:14    907s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:22:14    907s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:22:14    907s] (I)      +-------+--------+---------+------------+
[02/16 00:22:14    907s] (I)      Custom ignore net properties:
[02/16 00:22:14    907s] (I)      1 : NotLegal
[02/16 00:22:14    907s] (I)      Default ignore net properties:
[02/16 00:22:14    907s] (I)      1 : Special
[02/16 00:22:14    907s] (I)      2 : Analog
[02/16 00:22:14    907s] (I)      3 : Fixed
[02/16 00:22:14    907s] (I)      4 : Skipped
[02/16 00:22:14    907s] (I)      5 : MixedSignal
[02/16 00:22:14    907s] (I)      Prerouted net properties:
[02/16 00:22:14    907s] (I)      1 : NotLegal
[02/16 00:22:14    907s] (I)      2 : Special
[02/16 00:22:14    907s] (I)      3 : Analog
[02/16 00:22:14    907s] (I)      4 : Fixed
[02/16 00:22:14    907s] (I)      5 : Skipped
[02/16 00:22:14    907s] (I)      6 : MixedSignal
[02/16 00:22:14    907s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:22:14    907s] (I)      Use row-based GCell size
[02/16 00:22:14    907s] (I)      Use row-based GCell align
[02/16 00:22:14    907s] (I)      layer 0 area = 170496
[02/16 00:22:14    907s] (I)      layer 1 area = 170496
[02/16 00:22:14    907s] (I)      layer 2 area = 170496
[02/16 00:22:14    907s] (I)      layer 3 area = 512000
[02/16 00:22:14    907s] (I)      layer 4 area = 512000
[02/16 00:22:14    907s] (I)      layer 5 area = 560000
[02/16 00:22:14    907s] (I)      layer 6 area = 560000
[02/16 00:22:14    907s] (I)      GCell unit size   : 4320
[02/16 00:22:14    907s] (I)      GCell multiplier  : 1
[02/16 00:22:14    907s] (I)      GCell row height  : 4320
[02/16 00:22:14    907s] (I)      Actual row height : 4320
[02/16 00:22:14    907s] (I)      GCell align ref   : 24768 24768
[02/16 00:22:14    907s] missing default track structure on layer 1
[02/16 00:22:14    907s] [NR-eGR] Track table information for default rule: 
[02/16 00:22:14    907s] [NR-eGR] M1 has no routable track
[02/16 00:22:14    907s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:22:14    907s] [NR-eGR] M3 has single uniform track structure
[02/16 00:22:14    907s] [NR-eGR] M4 has single uniform track structure
[02/16 00:22:14    907s] [NR-eGR] M5 has single uniform track structure
[02/16 00:22:14    907s] [NR-eGR] M6 has single uniform track structure
[02/16 00:22:14    907s] [NR-eGR] M7 has single uniform track structure
[02/16 00:22:14    907s] [NR-eGR] M8 has single uniform track structure
[02/16 00:22:14    907s] [NR-eGR] M9 has single uniform track structure
[02/16 00:22:14    907s] [NR-eGR] Pad has single uniform track structure
[02/16 00:22:14    907s] (I)      ============== Default via ===============
[02/16 00:22:14    907s] (I)      +---+------------------+-----------------+
[02/16 00:22:14    907s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:22:14    907s] (I)      +---+------------------+-----------------+
[02/16 00:22:14    907s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:22:14    907s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:22:14    907s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:22:14    907s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:22:14    907s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:22:14    907s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:22:14    907s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:22:14    907s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:22:14    907s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:22:14    907s] (I)      +---+------------------+-----------------+
[02/16 00:22:14    907s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:22:14    907s] (I)      Read 1667 PG shapes from cache
[02/16 00:22:14    907s] [NR-eGR] Read 0 clock shapes
[02/16 00:22:14    907s] [NR-eGR] Read 0 other shapes
[02/16 00:22:14    907s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:22:14    907s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:22:14    907s] [NR-eGR] #Instance Blockages : 43292
[02/16 00:22:14    907s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:22:14    907s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:22:14    907s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:22:14    907s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:22:14    907s] [NR-eGR] #Other Blockages    : 0
[02/16 00:22:14    907s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:22:14    907s] [NR-eGR] #prerouted nets         : 0
[02/16 00:22:14    907s] [NR-eGR] #prerouted special nets : 0
[02/16 00:22:14    907s] [NR-eGR] #prerouted wires        : 0
[02/16 00:22:14    907s] [NR-eGR] Read 33148 nets ( ignored 0 )
[02/16 00:22:14    907s] (I)        Front-side 33148 ( ignored 0 )
[02/16 00:22:14    907s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:22:14    907s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:22:14    907s] (I)      handle routing halo
[02/16 00:22:14    907s] (I)      Reading macro buffers
[02/16 00:22:14    907s] (I)      Number of macro buffers: 0
[02/16 00:22:14    907s] (I)      early_global_route_priority property id does not exist.
[02/16 00:22:14    907s] (I)      Read Num Blocks=46507  Num Prerouted Wires=0  Num CS=0
[02/16 00:22:14    907s] (I)      Layer 1 (H) : #blockages 43292 : #preroutes 0
[02/16 00:22:14    907s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 0
[02/16 00:22:14    907s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 0
[02/16 00:22:14    907s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:22:14    907s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 0
[02/16 00:22:14    907s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:22:14    907s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:22:14    907s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:22:14    907s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:22:14    907s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:22:14    907s] (I)      Number of ignored nets                =      0
[02/16 00:22:14    907s] (I)      Number of connected nets              =      0
[02/16 00:22:14    907s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:22:14    907s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/16 00:22:14    907s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:22:14    907s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:22:14    907s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:22:14    907s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:22:14    907s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:22:14    907s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/16 00:22:14    907s] (I)      Ndr track 0 does not exist
[02/16 00:22:14    907s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:22:14    907s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:22:14    907s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:22:14    907s] (I)      Site width          :   864  (dbu)
[02/16 00:22:14    907s] (I)      Row height          :  4320  (dbu)
[02/16 00:22:14    907s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:22:14    907s] (I)      GCell width         :  4320  (dbu)
[02/16 00:22:14    907s] (I)      GCell height        :  4320  (dbu)
[02/16 00:22:14    907s] (I)      Grid                :   343   343     7
[02/16 00:22:14    907s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:22:14    907s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:22:14    907s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:22:14    907s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:22:14    907s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:22:14    907s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:22:14    907s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:22:14    907s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:22:14    907s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:22:14    907s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:22:14    907s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:22:14    907s] (I)      --------------------------------------------------------
[02/16 00:22:14    907s] 
[02/16 00:22:14    907s] [NR-eGR] ============ Routing rule table ============
[02/16 00:22:14    907s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 33148
[02/16 00:22:14    907s] [NR-eGR] ========================================
[02/16 00:22:14    907s] [NR-eGR] 
[02/16 00:22:14    907s] (I)      ==== NDR : (Default) ====
[02/16 00:22:14    907s] (I)      +--------------+--------+
[02/16 00:22:14    907s] (I)      |           ID |      0 |
[02/16 00:22:14    907s] (I)      |      Default |    yes |
[02/16 00:22:14    907s] (I)      |  Clk Special |     no |
[02/16 00:22:14    907s] (I)      | Hard spacing |     no |
[02/16 00:22:14    907s] (I)      |    NDR track | (none) |
[02/16 00:22:14    907s] (I)      |      NDR via | (none) |
[02/16 00:22:14    907s] (I)      |  Extra space |      0 |
[02/16 00:22:14    907s] (I)      |      Shields |      0 |
[02/16 00:22:14    907s] (I)      |   Demand (H) |      1 |
[02/16 00:22:14    907s] (I)      |   Demand (V) |      1 |
[02/16 00:22:14    907s] (I)      |        #Nets |  33148 |
[02/16 00:22:14    907s] (I)      +--------------+--------+
[02/16 00:22:14    907s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:22:14    907s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:22:14    907s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:22:14    907s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:22:14    907s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:22:14    907s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:22:14    907s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:22:14    907s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:22:14    907s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:22:14    907s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:22:14    907s] (I)      =============== Blocked Tracks ===============
[02/16 00:22:14    907s] (I)      +-------+---------+----------+---------------+
[02/16 00:22:14    907s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:22:14    907s] (I)      +-------+---------+----------+---------------+
[02/16 00:22:14    907s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:22:14    907s] (I)      |     2 |  821828 |   149518 |        18.19% |
[02/16 00:22:14    907s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:22:14    907s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:22:14    907s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:22:14    907s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:22:14    907s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:22:14    907s] (I)      +-------+---------+----------+---------------+
[02/16 00:22:14    907s] (I)      Finished Import and model ( CPU: 0.62 sec, Real: 0.63 sec, Curr Mem: 5.86 MB )
[02/16 00:22:14    907s] (I)      Reset routing kernel
[02/16 00:22:14    907s] (I)      Started Global Routing ( Curr Mem: 5.86 MB )
[02/16 00:22:14    907s] (I)      totalPins=120639  totalGlobalPin=120139 (99.59%)
[02/16 00:22:14    907s] (I)      ================= Net Group Info =================
[02/16 00:22:14    907s] (I)      +----+----------------+--------------+-----------+
[02/16 00:22:14    907s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:22:14    907s] (I)      +----+----------------+--------------+-----------+
[02/16 00:22:14    907s] (I)      |  1 |          33148 |        M2(2) |     M7(7) |
[02/16 00:22:14    907s] (I)      +----+----------------+--------------+-----------+
[02/16 00:22:14    907s] (I)      total 2D Cap : 3362950 = (1538952 H, 1823998 V)
[02/16 00:22:14    907s] (I)      total 2D Demand : 500 = (500 H, 0 V)
[02/16 00:22:14    907s] (I)      init route region map
[02/16 00:22:14    907s] (I)      #blocked GCells = 0
[02/16 00:22:14    907s] (I)      #regions = 1
[02/16 00:22:14    907s] (I)      init safety region map
[02/16 00:22:14    907s] (I)      #blocked GCells = 0
[02/16 00:22:14    907s] (I)      #regions = 1
[02/16 00:22:14    907s] [NR-eGR] Layer group 1: route 33148 net(s) in layer range [2, 7]
[02/16 00:22:14    907s] (I)      
[02/16 00:22:14    907s] (I)      ============  Phase 1a Route ============
[02/16 00:22:14    908s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:22:14    908s] (I)      Usage: 383650 = (203401 H, 180249 V) = (13.22% H, 9.88% V) = (2.197e+05um H, 1.947e+05um V)
[02/16 00:22:14    908s] (I)      
[02/16 00:22:14    908s] (I)      ============  Phase 1b Route ============
[02/16 00:22:14    908s] (I)      Usage: 383680 = (203409 H, 180271 V) = (13.22% H, 9.88% V) = (2.197e+05um H, 1.947e+05um V)
[02/16 00:22:14    908s] (I)      Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.143744e+05um
[02/16 00:22:14    908s] (I)      Congestion metric : 0.02%H 0.02%V, 0.04%HV
[02/16 00:22:14    908s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:22:15    908s] (I)      
[02/16 00:22:15    908s] (I)      ============  Phase 1c Route ============
[02/16 00:22:15    908s] (I)      Level2 Grid: 69 x 69
[02/16 00:22:15    908s] (I)      Usage: 383680 = (203409 H, 180271 V) = (13.22% H, 9.88% V) = (2.197e+05um H, 1.947e+05um V)
[02/16 00:22:15    908s] (I)      
[02/16 00:22:15    908s] (I)      ============  Phase 1d Route ============
[02/16 00:22:15    909s] (I)      Usage: 383690 = (203403 H, 180287 V) = (13.22% H, 9.88% V) = (2.197e+05um H, 1.947e+05um V)
[02/16 00:22:15    909s] (I)      
[02/16 00:22:15    909s] (I)      ============  Phase 1e Route ============
[02/16 00:22:15    909s] (I)      Usage: 383690 = (203403 H, 180287 V) = (13.22% H, 9.88% V) = (2.197e+05um H, 1.947e+05um V)
[02/16 00:22:15    909s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.143852e+05um
[02/16 00:22:15    909s] (I)      
[02/16 00:22:15    909s] (I)      ============  Phase 1l Route ============
[02/16 00:22:15    910s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:22:15    910s] (I)      Layer  2:     697767    164538       352           0      879795    ( 0.00%) 
[02/16 00:22:15    910s] (I)      Layer  3:     851401    169144        19           0      879795    ( 0.00%) 
[02/16 00:22:15    910s] (I)      Layer  4:     444567     71251        35       52132      607714    ( 7.90%) 
[02/16 00:22:15    910s] (I)      Layer  5:     560538     19542         0           0      659846    ( 0.00%) 
[02/16 00:22:15    910s] (I)      Layer  6:     408851     26672         0       10079      484806    ( 2.04%) 
[02/16 00:22:15    910s] (I)      Layer  7:     409109       472         0       10083      484802    ( 2.04%) 
[02/16 00:22:15    910s] (I)      Total:       3372233    451619       406       72292     3996756    ( 1.78%) 
[02/16 00:22:15    910s] (I)      
[02/16 00:22:15    910s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:22:15    910s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:22:15    910s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:22:15    910s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/16 00:22:15    910s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:22:15    910s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:22:15    910s] [NR-eGR]      M2 ( 2)       287( 0.24%)        11( 0.01%)   ( 0.25%) 
[02/16 00:22:15    910s] [NR-eGR]      M3 ( 3)        19( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/16 00:22:15    910s] [NR-eGR]      M4 ( 4)        33( 0.03%)         0( 0.00%)   ( 0.03%) 
[02/16 00:22:15    910s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:22:15    910s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:22:15    910s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:22:15    910s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:22:15    910s] [NR-eGR]        Total       339( 0.05%)        11( 0.00%)   ( 0.05%) 
[02/16 00:22:15    910s] [NR-eGR] 
[02/16 00:22:15    910s] (I)      Finished Global Routing ( CPU: 3.48 sec, Real: 1.34 sec, Curr Mem: 5.88 MB )
[02/16 00:22:15    910s] (I)      Updating congestion map
[02/16 00:22:15    911s] (I)      total 2D Cap : 3385608 = (1560130 H, 1825478 V)
[02/16 00:22:15    911s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:22:15    911s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.19 sec, Real: 2.06 sec, Curr Mem: 5.87 MB )
[02/16 00:22:15    911s] Early Global Route congestion estimation runtime: 2.10 seconds, mem = 6462.9M
[02/16 00:22:15    911s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:4.231, REAL:2.101, MEM:6462.9M, EPOCH TIME: 1771222935.799740
[02/16 00:22:15    911s] OPERPROF: Starting HotSpotCal at level 1, MEM:6462.9M, EPOCH TIME: 1771222935.799843
[02/16 00:22:15    911s] [hotspot] +------------+---------------+---------------+
[02/16 00:22:15    911s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:22:15    911s] [hotspot] +------------+---------------+---------------+
[02/16 00:22:15    911s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:22:15    911s] [hotspot] +------------+---------------+---------------+
[02/16 00:22:15    911s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:22:15    911s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:22:15    911s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.014, MEM:6462.9M, EPOCH TIME: 1771222935.814314
[02/16 00:22:15    911s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:6462.9M, EPOCH TIME: 1771222935.823020
[02/16 00:22:15    911s] Starting Early Global Route wiring: mem = 6462.9M
[02/16 00:22:15    911s] (I)      Running track assignment and export wires
[02/16 00:22:15    911s] (I)      Delete wires for 33148 nets 
[02/16 00:22:15    911s] (I)      ============= Track Assignment ============
[02/16 00:22:15    911s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.87 MB )
[02/16 00:22:15    911s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:22:15    911s] (I)      Run Multi-thread track assignment
[02/16 00:22:16    912s] (I)      Finished Track Assignment (8T) ( CPU: 1.46 sec, Real: 0.29 sec, Curr Mem: 5.89 MB )
[02/16 00:22:16    912s] (I)      Started Export ( Curr Mem: 5.89 MB )
[02/16 00:22:16    913s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:22:16    913s] [NR-eGR] Total eGR-routed clock nets wire length: 14815um, number of vias: 14253
[02/16 00:22:16    913s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:22:16    913s] [NR-eGR]              Length (um)    Vias 
[02/16 00:22:16    913s] [NR-eGR] ---------------------------------
[02/16 00:22:16    913s] [NR-eGR]  M1   (1V)             0  109627 
[02/16 00:22:16    913s] [NR-eGR]  M2   (2H)        129765  185722 
[02/16 00:22:16    913s] [NR-eGR]  M3   (3V)        182359   19461 
[02/16 00:22:16    913s] [NR-eGR]  M4   (4H)         74319    4226 
[02/16 00:22:16    913s] [NR-eGR]  M5   (5V)         19919    2596 
[02/16 00:22:16    913s] [NR-eGR]  M6   (6H)         28869      62 
[02/16 00:22:16    913s] [NR-eGR]  M7   (7V)           513       0 
[02/16 00:22:16    913s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:22:16    913s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:22:16    913s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:22:16    913s] [NR-eGR] ---------------------------------
[02/16 00:22:16    913s] [NR-eGR]       Total       435744  321694 
[02/16 00:22:16    913s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:22:16    913s] [NR-eGR] Total half perimeter of net bounding box: 339396um
[02/16 00:22:16    913s] [NR-eGR] Total length: 435744um, number of vias: 321694
[02/16 00:22:16    913s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:22:16    913s] (I)      == Layer wire length by net rule ==
[02/16 00:22:16    913s] (I)                    Default 
[02/16 00:22:16    913s] (I)      ----------------------
[02/16 00:22:16    913s] (I)       M1   (1V)        0um 
[02/16 00:22:16    913s] (I)       M2   (2H)   129765um 
[02/16 00:22:16    913s] (I)       M3   (3V)   182359um 
[02/16 00:22:16    913s] (I)       M4   (4H)    74319um 
[02/16 00:22:16    913s] (I)       M5   (5V)    19919um 
[02/16 00:22:16    913s] (I)       M6   (6H)    28869um 
[02/16 00:22:16    913s] (I)       M7   (7V)      513um 
[02/16 00:22:16    913s] (I)       M8   (8H)        0um 
[02/16 00:22:16    913s] (I)       M9   (9V)        0um 
[02/16 00:22:16    913s] (I)       Pad  (10H)       0um 
[02/16 00:22:16    913s] (I)      ----------------------
[02/16 00:22:16    913s] (I)            Total  435744um 
[02/16 00:22:16    913s] (I)      == Layer via count by net rule ==
[02/16 00:22:16    913s] (I)                   Default 
[02/16 00:22:16    913s] (I)      ---------------------
[02/16 00:22:16    913s] (I)       M1   (1V)    109627 
[02/16 00:22:16    913s] (I)       M2   (2H)    185722 
[02/16 00:22:16    913s] (I)       M3   (3V)     19461 
[02/16 00:22:16    913s] (I)       M4   (4H)      4226 
[02/16 00:22:16    913s] (I)       M5   (5V)      2596 
[02/16 00:22:16    913s] (I)       M6   (6H)        62 
[02/16 00:22:16    913s] (I)       M7   (7V)         0 
[02/16 00:22:16    913s] (I)       M8   (8H)         0 
[02/16 00:22:16    913s] (I)       M9   (9V)         0 
[02/16 00:22:16    913s] (I)       Pad  (10H)        0 
[02/16 00:22:16    913s] (I)      ---------------------
[02/16 00:22:16    913s] (I)            Total   321694 
[02/16 00:22:17    914s] (I)      Finished Export ( CPU: 1.64 sec, Real: 0.92 sec, Curr Mem: 5.71 MB )
[02/16 00:22:17    914s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:22:17    914s] (I)      Global routing data unavailable, rerun eGR
[02/16 00:22:17    914s] (I)      Initializing eGR engine (regular)
[02/16 00:22:17    914s] Set min layer with design mode ( 2 )
[02/16 00:22:17    914s] Set max layer with design mode ( 7 )
[02/16 00:22:17    914s] (I)      clean place blk overflow:
[02/16 00:22:17    914s] (I)      H : enabled 1.00 0
[02/16 00:22:17    914s] (I)      V : enabled 1.00 0
[02/16 00:22:17    914s] Early Global Route wiring runtime: 1.36 seconds, mem = 6389.3M
[02/16 00:22:17    914s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.259, REAL:1.363, MEM:6389.3M, EPOCH TIME: 1771222937.186378
[02/16 00:22:17    914s] OPERPROF: Starting HotSpotCal at level 1, MEM:6389.3M, EPOCH TIME: 1771222937.186532
[02/16 00:22:17    914s] [hotspot] +------------+---------------+---------------+
[02/16 00:22:17    914s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:22:17    914s] [hotspot] +------------+---------------+---------------+
[02/16 00:22:17    914s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:22:17    914s] [hotspot] +------------+---------------+---------------+
[02/16 00:22:17    914s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:22:17    914s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:22:17    914s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.016, MEM:6389.3M, EPOCH TIME: 1771222937.202893
[02/16 00:22:17    914s] [hotspot] Hotspot report including placement blocked areas
[02/16 00:22:17    914s] OPERPROF: Starting HotSpotCal at level 1, MEM:6389.3M, EPOCH TIME: 1771222937.203052
[02/16 00:22:17    914s] [hotspot] +------------+---------------+---------------+
[02/16 00:22:17    914s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:22:17    914s] [hotspot] +------------+---------------+---------------+
[02/16 00:22:17    914s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:22:17    914s] [hotspot] +------------+---------------+---------------+
[02/16 00:22:17    914s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:22:17    914s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:22:17    914s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.012, MEM:6389.3M, EPOCH TIME: 1771222937.215407
[02/16 00:22:17    914s] 0 delay mode for cte disabled.
[02/16 00:22:17    914s] SKP cleared!
[02/16 00:22:17    914s] 
[02/16 00:22:17    914s] *** Finished incrementalPlace (cpu=0:04:53, real=0:01:09)***
[02/16 00:22:17    914s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:6181.3M, EPOCH TIME: 1771222937.284357
[02/16 00:22:17    914s] Deleting eGR PG blockage cache
[02/16 00:22:17    914s] Disable eGR PG blockage caching
[02/16 00:22:17    914s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:6181.3M, EPOCH TIME: 1771222937.284520
[02/16 00:22:17    914s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6181.3M, EPOCH TIME: 1771222937.299339
[02/16 00:22:17    914s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:17    914s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:17    914s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:22:17    914s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:17    914s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:17    914s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.007, REAL:0.007, MEM:6181.3M, EPOCH TIME: 1771222937.306021
[02/16 00:22:17    914s] Start to check current routing status for nets...
[02/16 00:22:17    914s] All nets are already routed correctly.
[02/16 00:22:17    914s] End to check current routing status for nets (mem=6181.3M)
[02/16 00:22:17    914s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=32738 and nets=35719 using extraction engine 'preRoute' .
[02/16 00:22:17    914s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:22:17    914s] RC Extraction called in multi-corner(1) mode.
[02/16 00:22:17    914s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:22:17    914s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:22:17    914s] RCMode: PreRoute
[02/16 00:22:17    914s]       RC Corner Indexes            0   
[02/16 00:22:17    914s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:22:17    914s] Resistance Scaling Factor    : 1.00000 
[02/16 00:22:17    914s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:22:17    914s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:22:17    914s] Shrink Factor                : 1.00000
[02/16 00:22:17    914s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:22:17    914s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:22:17    914s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:22:17    914s] eee: pegSigSF=1.070000
[02/16 00:22:17    914s] Initializing multi-corner resistance tables ...
[02/16 00:22:17    914s] eee: Grid unit RC data computation started
[02/16 00:22:17    914s] eee: Grid unit RC data computation completed
[02/16 00:22:17    914s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:22:17    914s] eee: l=2 avDens=0.160160 usedTrk=12036.017833 availTrk=75150.000000 sigTrk=12036.017833
[02/16 00:22:17    914s] eee: l=3 avDens=0.215053 usedTrk=18806.404408 availTrk=87450.000000 sigTrk=18806.404408
[02/16 00:22:17    914s] eee: l=4 avDens=0.142555 usedTrk=9197.501378 availTrk=64518.750000 sigTrk=9197.501378
[02/16 00:22:17    914s] eee: l=5 avDens=0.036355 usedTrk=1856.815186 availTrk=51075.000000 sigTrk=1856.815186
[02/16 00:22:17    914s] eee: l=6 avDens=0.069429 usedTrk=2709.343753 availTrk=39023.437500 sigTrk=2709.343753
[02/16 00:22:17    914s] eee: l=7 avDens=0.011403 usedTrk=83.705232 availTrk=7340.625000 sigTrk=83.705232
[02/16 00:22:17    914s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:22:17    914s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:22:17    914s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:22:17    914s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:22:17    914s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:22:17    914s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.236948 uaWl=1.000000 uaWlH=0.283700 aWlH=0.000000 lMod=0 pMax=0.845400 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:22:17    914s] eee: NetCapCache creation started. (Current Mem: 6181.328M) 
[02/16 00:22:17    915s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 6181.328M) 
[02/16 00:22:17    915s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:22:17    915s] eee: Metal Layers Info:
[02/16 00:22:17    915s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:22:17    915s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:22:17    915s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:22:17    915s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:22:17    915s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:22:17    915s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:22:17    915s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:22:17    915s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:22:17    915s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:22:17    915s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:22:17    915s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:22:17    915s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:22:17    915s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:22:17    915s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:22:17    915s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:22:17    915s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:22:17    915s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:22:18    915s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 6181.328M)
[02/16 00:22:18    915s] **optDesign ... cpu = 0:09:38, real = 0:03:07, mem = 3355.2M, totSessionCpu=0:15:15 **
[02/16 00:22:18    915s] Starting delay calculation for Setup views
[02/16 00:22:18    915s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:22:18    915s] #################################################################################
[02/16 00:22:18    915s] # Design Stage: PreRoute
[02/16 00:22:18    915s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:22:18    915s] # Design Mode: 45nm
[02/16 00:22:18    915s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:22:18    915s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:22:18    915s] # Signoff Settings: SI Off 
[02/16 00:22:18    915s] #################################################################################
[02/16 00:22:19    921s] Calculate delays in Single mode...
[02/16 00:22:19    921s] Topological Sorting (REAL = 0:00:00.0, MEM = 6099.3M, InitMEM = 6099.3M)
[02/16 00:22:19    921s] Start delay calculation (fullDC) (8 T). (MEM=3474.97)
[02/16 00:22:20    921s] End AAE Lib Interpolated Model. (MEM=3486.933594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:22:24    951s] Total number of fetched objects 34793
[02/16 00:22:25    952s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:01.0)
[02/16 00:22:25    952s] End delay calculation. (MEM=3515.74 CPU=0:00:27.5 REAL=0:00:05.0)
[02/16 00:22:25    952s] End delay calculation (fullDC). (MEM=3515.74 CPU=0:00:31.3 REAL=0:00:06.0)
[02/16 00:22:25    952s] *** CDM Built up (cpu=0:00:37.4  real=0:00:07.0  mem= 6155.2M) ***
[02/16 00:22:26    956s] *** Done Building Timing Graph (cpu=0:00:41.4 real=0:00:08.0 totSessionCpu=0:15:57 mem=6155.2M)
[02/16 00:22:26    956s] Begin: Collecting metrics
[02/16 00:22:26    956s] **INFO: Starting Blocking QThread with 8 CPU
[02/16 00:22:26    956s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 00:22:26    956s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:22:26      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.2M
[02/16 00:22:26      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:22:26      0s] 
[02/16 00:22:26      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3867.0M, current mem=2724.1M)
[02/16 00:22:26      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.4, real=0:00:00.0, peak res=3867.0M, current mem=2725.1M)
[02/16 00:22:26      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 0.0M
[02/16 00:22:26      0s] 
[02/16 00:22:26      0s] =============================================================================================
[02/16 00:22:26      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[02/16 00:22:26      0s]                                                                                 23.14-s088_1
[02/16 00:22:26      0s] =============================================================================================
[02/16 00:22:26      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:22:26      0s] ---------------------------------------------------------------------------------------------
[02/16 00:22:26      0s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:22:26      0s] ---------------------------------------------------------------------------------------------
[02/16 00:22:26      0s]  QThreadWorker #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:22:26      0s] ---------------------------------------------------------------------------------------------

[02/16 00:22:26    956s]  
_______________________________________________________________________
[02/16 00:22:26    957s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -2.969 |           |     -627 |       55.07 |            |              | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        5851 |      |     |
| drv_fixing              |     0.000 |   -2.969 |         0 |    -1829 |       55.45 |            |              | 0:00:06  |        5939 |      |     |
| drv_fixing_2            |     0.000 |   -0.389 |         0 |      -69 |       56.04 |            |              | 0:00:09  |        5979 |    0 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |       56.59 |            |              | 0:00:21  |        6041 |      |     |
| area_reclaiming         |     0.000 |   -0.046 |         0 |       -0 |       56.32 |            |              | 0:00:15  |        6079 |      |     |
| incremental_replacement |    -0.074 |   -0.074 |           |       -0 |             |       0.00 |         0.00 | 0:01:18  |        6163 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:22:27    957s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3867.0M, current mem=3478.4M)

[02/16 00:22:27    957s] End: Collecting metrics
[02/16 00:22:27    957s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:05:35.9/0:01:18.6 (4.3), totSession cpu/real = 0:15:57.1/0:05:17.8 (3.0), mem = 6163.2M
[02/16 00:22:27    957s] 
[02/16 00:22:27    957s] =============================================================================================
[02/16 00:22:27    957s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.14-s088_1
[02/16 00:22:27    957s] =============================================================================================
[02/16 00:22:27    957s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:22:27    957s] ---------------------------------------------------------------------------------------------
[02/16 00:22:27    957s] [ MetricReport           ]      1   0:00:00.9  (   1.2 % )     0:00:00.9 /  0:00:00.4    0.4
[02/16 00:22:27    957s] [ RefinePlace            ]      1   0:00:04.9  (   6.2 % )     0:00:04.9 /  0:00:11.9    2.4
[02/16 00:22:27    957s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:22:27    957s] [ ExtractRC              ]      1   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:22:27    957s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   0.7 % )     0:00:08.0 /  0:00:41.4    5.2
[02/16 00:22:27    957s] [ FullDelayCalc          ]      1   0:00:06.9  (   8.7 % )     0:00:06.9 /  0:00:37.4    5.4
[02/16 00:22:27    957s] [ TimingUpdate           ]      3   0:00:01.7  (   2.2 % )     0:00:01.7 /  0:00:09.4    5.5
[02/16 00:22:27    957s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[02/16 00:22:27    957s] [ MISC                   ]          0:01:03.1  (  80.2 % )     0:01:03.1 /  0:04:35.5    4.4
[02/16 00:22:27    957s] ---------------------------------------------------------------------------------------------
[02/16 00:22:27    957s]  IncrReplace #1 TOTAL               0:01:18.6  ( 100.0 % )     0:01:18.6 /  0:05:35.9    4.3
[02/16 00:22:27    957s] ---------------------------------------------------------------------------------------------
[02/16 00:22:27    960s] Deleting Lib Analyzer.
[02/16 00:22:27    960s] Begin: GigaOpt DRV Optimization
[02/16 00:22:27    960s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[02/16 00:22:27    960s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/16 00:22:27    960s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:00.1/0:05:18.6 (3.0), mem = 6187.2M
[02/16 00:22:27    960s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:22:27    960s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.6
[02/16 00:22:27    960s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:22:27    960s] 
[02/16 00:22:27    960s] Creating Lib Analyzer ...
[02/16 00:22:28    960s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:22:28    960s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:22:28    960s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:22:28    960s] 
[02/16 00:22:28    960s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:22:28    960s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:01 mem=6187.2M
[02/16 00:22:28    961s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:01 mem=6187.2M
[02/16 00:22:28    961s] Creating Lib Analyzer, finished. 
[02/16 00:22:29    961s] 
[02/16 00:22:29    961s] Active Setup views: view_tt 
[02/16 00:22:29    961s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:22:29    961s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:29    961s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:29    961s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6187.2M, EPOCH TIME: 1771222949.158403
[02/16 00:22:29    961s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:29    961s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:29    961s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6187.2M, EPOCH TIME: 1771222949.159816
[02/16 00:22:29    961s] Max number of tech site patterns supported in site array is 256.
[02/16 00:22:29    961s] Core basic site is asap7sc7p5t
[02/16 00:22:29    961s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:22:29    961s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:22:29    961s] Fast DP-INIT is on for default
[02/16 00:22:29    961s] Atter site array init, number of instance map data is 0.
[02/16 00:22:29    961s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.047, REAL:0.027, MEM:6187.2M, EPOCH TIME: 1771222949.187160
[02/16 00:22:29    961s] 
[02/16 00:22:29    961s] 
[02/16 00:22:29    961s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:29    961s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.063, REAL:0.043, MEM:6187.2M, EPOCH TIME: 1771222949.201714
[02/16 00:22:29    961s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:29    961s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:29    961s] [oiPhyDebug] optDemand 1152925747200.00, spDemand 1152925747200.00.
[02/16 00:22:29    961s] [LDM::Info] TotalInstCnt at InitDesignMc1: 32738
[02/16 00:22:29    961s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/16 00:22:29    961s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:16:02 mem=6187.2M
[02/16 00:22:29    961s] OPERPROF: Starting DPlace-Init at level 1, MEM:6187.2M, EPOCH TIME: 1771222949.226324
[02/16 00:22:29    961s] Processing tracks to init pin-track alignment.
[02/16 00:22:29    961s] z: 1, totalTracks: 0
[02/16 00:22:29    961s] z: 3, totalTracks: 1
[02/16 00:22:29    961s] z: 5, totalTracks: 1
[02/16 00:22:29    961s] z: 7, totalTracks: 1
[02/16 00:22:29    961s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:22:29    961s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:22:29    961s] Initializing Route Infrastructure for color support ...
[02/16 00:22:29    961s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6187.2M, EPOCH TIME: 1771222949.226595
[02/16 00:22:29    961s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6187.2M, EPOCH TIME: 1771222949.227164
[02/16 00:22:29    961s] Route Infrastructure Initialized for color support successfully.
[02/16 00:22:29    961s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6187.2M, EPOCH TIME: 1771222949.253625
[02/16 00:22:29    961s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:29    961s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:29    961s] 
[02/16 00:22:29    961s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:22:29    961s] 
[02/16 00:22:29    961s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:29    961s] OPERPROF:     Starting CMU at level 3, MEM:6187.2M, EPOCH TIME: 1771222949.327874
[02/16 00:22:29    961s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.015, MEM:6187.2M, EPOCH TIME: 1771222949.342889
[02/16 00:22:29    961s] 
[02/16 00:22:29    961s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:22:29    961s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.069, REAL:0.104, MEM:6187.2M, EPOCH TIME: 1771222949.357581
[02/16 00:22:29    961s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6187.2M, EPOCH TIME: 1771222949.357944
[02/16 00:22:29    961s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6187.2M, EPOCH TIME: 1771222949.358212
[02/16 00:22:29    961s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6187.2MB).
[02/16 00:22:29    961s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.150, MEM:6187.2M, EPOCH TIME: 1771222949.376563
[02/16 00:22:29    961s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:22:29    962s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 32738
[02/16 00:22:29    962s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:16:02 mem=6187.2M
[02/16 00:22:29    962s] ### Creating RouteCongInterface, started
[02/16 00:22:29    962s] 
[02/16 00:22:29    962s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9312} {4, 0.568, 0.9312} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/16 00:22:29    962s] 
[02/16 00:22:29    962s] #optDebug: {0, 1.000}
[02/16 00:22:29    962s] ### Creating RouteCongInterface, finished
[02/16 00:22:29    962s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:29    962s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:29    962s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:22:29    962s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:22:29    962s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:29    962s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:29    962s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:22:29    962s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:22:30    964s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:22:30    965s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:22:30    965s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:22:30    965s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:22:30    965s] AoF 799.1053um
[02/16 00:22:30    965s] [GPS-DRV] Optimizer inputs ============================= 
[02/16 00:22:30    965s] [GPS-DRV] drvFixingStage: Small Scale
[02/16 00:22:30    965s] [GPS-DRV] costLowerBound: 0.1
[02/16 00:22:30    965s] [GPS-DRV] setupTNSCost  : 3
[02/16 00:22:30    965s] [GPS-DRV] maxIter       : 3
[02/16 00:22:30    965s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/16 00:22:30    965s] [GPS-DRV] Optimizer parameters ============================= 
[02/16 00:22:30    965s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/16 00:22:30    965s] [GPS-DRV] maxDensity (design): 0.95
[02/16 00:22:30    965s] [GPS-DRV] maxLocalDensity: 1.2
[02/16 00:22:30    965s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/16 00:22:30    965s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 799.105um x 1
[02/16 00:22:30    965s] [GPS-DRV] isCPECostingOn: false
[02/16 00:22:30    965s] [GPS-DRV] All active and enabled setup views
[02/16 00:22:30    965s] [GPS-DRV]     view_tt
[02/16 00:22:30    965s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:22:30    965s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:22:30    965s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/16 00:22:30    965s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[02/16 00:22:30    965s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/16 00:22:30    965s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6315.2M, EPOCH TIME: 1771222950.796702
[02/16 00:22:30    965s] Found 0 hard placement blockage before merging.
[02/16 00:22:30    965s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6315.2M, EPOCH TIME: 1771222950.797303
[02/16 00:22:31    965s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[02/16 00:22:31    965s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/16 00:22:31    965s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:22:31    965s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/16 00:22:31    965s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:22:31    965s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/16 00:22:31    965s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:22:31    966s] Info: violation cost 77.598625 (cap = 5.573225, tran = 72.025391, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:22:31    966s] |    62|  1951|    -0.09|    97|    97|    -0.02|     0|     0|     0|     0|    -0.07|    -0.49|       0|       0|       0| 56.32%|          |         |
[02/16 00:22:33    979s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:22:33    979s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -0.46|      45|       4|      84| 56.38%| 0:00:02.0|  6468.4M|
[02/16 00:22:33    979s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:22:33    979s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -0.46|       0|       0|       0| 56.38%| 0:00:00.0|  6468.4M|
[02/16 00:22:33    979s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:22:33    979s] Bottom Preferred Layer:
[02/16 00:22:33    979s]     None
[02/16 00:22:33    979s] Via Pillar Rule:
[02/16 00:22:33    979s]     None
[02/16 00:22:33    979s] Finished writing unified metrics of routing constraints.
[02/16 00:22:33    979s] 
[02/16 00:22:33    979s] *** Finish DRV Fixing (cpu=0:00:14.1 real=0:00:03.0 mem=6468.4M) ***
[02/16 00:22:33    979s] 
[02/16 00:22:33    979s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:22:33    979s] Total-nets :: 33197, Stn-nets :: 14, ratio :: 0.0421725 %, Total-len 435869, Stn-len 1244.1
[02/16 00:22:33    979s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 32787
[02/16 00:22:33    979s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6340.4M, EPOCH TIME: 1771222953.970358
[02/16 00:22:33    979s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32787).
[02/16 00:22:33    979s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:34    979s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:34    979s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:34    979s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.251, REAL:0.060, MEM:6340.4M, EPOCH TIME: 1771222954.029979
[02/16 00:22:34    979s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.6
[02/16 00:22:34    979s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:19.6/0:00:06.2 (3.1), totSession cpu/real = 0:16:19.6/0:05:24.8 (3.0), mem = 6340.4M
[02/16 00:22:34    979s] 
[02/16 00:22:34    979s] =============================================================================================
[02/16 00:22:34    979s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.14-s088_1
[02/16 00:22:34    979s] =============================================================================================
[02/16 00:22:34    979s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:22:34    979s] ---------------------------------------------------------------------------------------------
[02/16 00:22:34    979s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.2    1.3
[02/16 00:22:34    979s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  13.1 % )     0:00:00.8 /  0:00:00.9    1.1
[02/16 00:22:34    979s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:22:34    979s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.6 % )     0:00:00.4 /  0:00:00.7    1.7
[02/16 00:22:34    979s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:22:34    979s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.2
[02/16 00:22:34    979s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:22:34    979s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:02.7 /  0:00:13.6    5.1
[02/16 00:22:34    979s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:02.4 /  0:00:12.3    5.1
[02/16 00:22:34    979s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:22:34    979s] [ OptEval                ]      3   0:00:01.1  (  18.1 % )     0:00:01.1 /  0:00:05.9    5.2
[02/16 00:22:34    979s] [ OptCommit              ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:22:34    979s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   1.0 % )     0:00:00.6 /  0:00:03.1    4.9
[02/16 00:22:34    979s] [ IncrDelayCalc          ]     24   0:00:00.6  (   9.0 % )     0:00:00.6 /  0:00:03.0    5.4
[02/16 00:22:34    979s] [ DrvFindVioNets         ]      3   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.9    5.5
[02/16 00:22:34    979s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.4    4.4
[02/16 00:22:34    979s] [ DetailPlaceInit        ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.1    0.8
[02/16 00:22:34    979s] [ IncrTimingUpdate       ]      4   0:00:00.6  (   9.2 % )     0:00:00.6 /  0:00:03.2    5.6
[02/16 00:22:34    979s] [ MISC                   ]          0:00:01.7  (  26.7 % )     0:00:01.7 /  0:00:03.7    2.2
[02/16 00:22:34    979s] ---------------------------------------------------------------------------------------------
[02/16 00:22:34    979s]  DrvOpt #3 TOTAL                    0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:19.6    3.1
[02/16 00:22:34    979s] ---------------------------------------------------------------------------------------------
[02/16 00:22:34    979s] End: GigaOpt DRV Optimization
[02/16 00:22:34    979s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/16 00:22:34    979s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6340.4M, EPOCH TIME: 1771222954.082462
[02/16 00:22:34    979s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:34    979s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:34    979s] 
[02/16 00:22:34    979s] 
[02/16 00:22:34    979s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:34    979s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.055, REAL:0.047, MEM:6340.4M, EPOCH TIME: 1771222954.129386
[02/16 00:22:34    979s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:34    979s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:34    981s] 
OptSummary:

------------------------------------------------------------------
     Summary (cpu=0.33min real=0.12min mem=6340.4M)
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.072  | -0.072  |  0.010  |
|           TNS (ns):| -0.461  | -0.461  |  0.000  |
|    Violating Paths:|   28    |   28    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.382%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/16 00:22:34    981s] **optDesign ... cpu = 0:10:44, real = 0:03:23, mem = 3550.9M, totSessionCpu=0:16:22 **
[02/16 00:22:34    981s] Begin: Collecting metrics
[02/16 00:22:35    982s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -2.969 |           |     -627 |       55.07 |            |              | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        5851 |      |     |
| drv_fixing              |     0.000 |   -2.969 |         0 |    -1829 |       55.45 |            |              | 0:00:06  |        5939 |      |     |
| drv_fixing_2            |     0.000 |   -0.389 |         0 |      -69 |       56.04 |            |              | 0:00:09  |        5979 |    0 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |       56.59 |            |              | 0:00:21  |        6041 |      |     |
| area_reclaiming         |     0.000 |   -0.046 |         0 |       -0 |       56.32 |            |              | 0:00:15  |        6079 |      |     |
| incremental_replacement |    -0.074 |   -0.074 |           |       -0 |             |       0.00 |         0.00 | 0:01:18  |        6163 |      |     |
| drv_fixing_3            |    -0.072 |   -0.072 |        -0 |       -0 |       56.38 |            |              | 0:00:08  |        6340 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:22:35    982s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3550.9M, current mem=3550.9M)

[02/16 00:22:35    982s] End: Collecting metrics
[02/16 00:22:35    982s] *** Timing NOT met, worst failing slack is -0.072
[02/16 00:22:35    982s] *** Check timing (0:00:00.0)
[02/16 00:22:35    982s] Deleting Lib Analyzer.
[02/16 00:22:35    982s] Begin: GigaOpt Optimization in TNS mode
[02/16 00:22:37    992s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/16 00:22:37    992s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:22:37    992s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:32.3/0:05:28.1 (3.0), mem = 6340.4M
[02/16 00:22:37    992s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.7
[02/16 00:22:37    992s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:22:37    992s] 
[02/16 00:22:37    992s] Creating Lib Analyzer ...
[02/16 00:22:37    992s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:22:37    992s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:22:37    992s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:22:37    992s] 
[02/16 00:22:37    992s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:22:38    993s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:33 mem=6340.4M
[02/16 00:22:38    993s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:33 mem=6340.4M
[02/16 00:22:38    993s] Creating Lib Analyzer, finished. 
[02/16 00:22:38    993s] 
[02/16 00:22:38    993s] Active Setup views: view_tt 
[02/16 00:22:38    993s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6340.4M, EPOCH TIME: 1771222958.815975
[02/16 00:22:38    993s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:38    993s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:38    993s] 
[02/16 00:22:38    993s] 
[02/16 00:22:38    993s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:38    993s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.036, REAL:0.030, MEM:6340.4M, EPOCH TIME: 1771222958.846070
[02/16 00:22:38    993s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:38    993s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:38    993s] [oiPhyDebug] optDemand 1154213452800.00, spDemand 1154213452800.00.
[02/16 00:22:38    993s] [LDM::Info] TotalInstCnt at InitDesignMc1: 32787
[02/16 00:22:38    993s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[02/16 00:22:38    993s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:16:34 mem=6340.4M
[02/16 00:22:38    993s] OPERPROF: Starting DPlace-Init at level 1, MEM:6340.4M, EPOCH TIME: 1771222958.868851
[02/16 00:22:38    993s] Processing tracks to init pin-track alignment.
[02/16 00:22:38    993s] z: 1, totalTracks: 0
[02/16 00:22:38    993s] z: 3, totalTracks: 1
[02/16 00:22:38    993s] z: 5, totalTracks: 1
[02/16 00:22:38    993s] z: 7, totalTracks: 1
[02/16 00:22:38    993s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:22:38    993s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:22:38    993s] Initializing Route Infrastructure for color support ...
[02/16 00:22:38    993s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6340.4M, EPOCH TIME: 1771222958.869098
[02/16 00:22:38    993s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6340.4M, EPOCH TIME: 1771222958.869710
[02/16 00:22:38    993s] Route Infrastructure Initialized for color support successfully.
[02/16 00:22:38    993s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6340.4M, EPOCH TIME: 1771222958.893806
[02/16 00:22:38    993s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:38    993s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:38    993s] 
[02/16 00:22:38    993s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:22:38    993s] 
[02/16 00:22:38    993s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:38    993s] OPERPROF:     Starting CMU at level 3, MEM:6340.4M, EPOCH TIME: 1771222958.925511
[02/16 00:22:38    993s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:6340.4M, EPOCH TIME: 1771222958.929627
[02/16 00:22:38    993s] 
[02/16 00:22:38    993s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:22:38    993s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.053, REAL:0.048, MEM:6340.4M, EPOCH TIME: 1771222958.941419
[02/16 00:22:38    993s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6340.4M, EPOCH TIME: 1771222958.941555
[02/16 00:22:38    993s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6340.4M, EPOCH TIME: 1771222958.941770
[02/16 00:22:38    993s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6340.4MB).
[02/16 00:22:38    993s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.086, MEM:6340.4M, EPOCH TIME: 1771222958.954951
[02/16 00:22:39    994s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:22:39    994s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 32787
[02/16 00:22:39    994s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:16:34 mem=6340.4M
[02/16 00:22:39    994s] ### Creating RouteCongInterface, started
[02/16 00:22:39    994s] 
[02/16 00:22:39    994s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.9500} {6, 0.243, 0.9500} {7, 0.122, 0.9500} 
[02/16 00:22:39    994s] 
[02/16 00:22:39    994s] #optDebug: {0, 1.000}
[02/16 00:22:39    994s] ### Creating RouteCongInterface, finished
[02/16 00:22:39    994s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:39    994s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:39    994s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:22:39    994s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:22:39    994s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:39    994s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:39    994s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:22:39    994s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:22:39    995s] *info: 1 clock net excluded
[02/16 00:22:39    995s] *info: 924 no-driver nets excluded.
[02/16 00:22:40    995s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.156106.1
[02/16 00:22:40    995s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/16 00:22:40    995s] ** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -0.461 Density 56.38
[02/16 00:22:40    995s] Optimizer TNS Opt
[02/16 00:22:40    995s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.010| 0.000|
|reg2reg   |-0.072|-0.461|
|HEPG      |-0.072|-0.461|
|All Paths |-0.072|-0.461|
+----------+------+------+

[02/16 00:22:40    995s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6468.4M, EPOCH TIME: 1771222960.365497
[02/16 00:22:40    995s] Found 0 hard placement blockage before merging.
[02/16 00:22:40    995s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6468.4M, EPOCH TIME: 1771222960.366740
[02/16 00:22:40    997s] Active Path Group: reg2reg  
[02/16 00:22:40    997s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:22:40    997s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:22:40    997s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:22:40    997s] |  -0.072|   -0.072|  -0.461|   -0.461|   56.38%|   0:00:00.0| 6468.4M|   view_tt|  reg2reg| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:22:40    997s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:22:43   1008s] |   0.008|    0.008|   0.000|    0.000|   56.45%|   0:00:03.0| 6492.4M|   view_tt|  reg2reg| u_array_gen_row[6].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:22:43   1008s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:22:44   1012s] |   0.019|    0.010|   0.000|    0.000|   56.47%|   0:00:01.0| 6492.4M|   view_tt|  reg2reg| u_array_gen_row[2].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:22:44   1012s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:22:44   1013s] |   0.020|    0.010|   0.000|    0.000|   56.47%|   0:00:00.0| 6492.4M|        NA|       NA| NA                                                 |
[02/16 00:22:44   1013s] |   0.020|    0.010|   0.000|    0.000|   56.47%|   0:00:00.0| 6492.4M|   view_tt|       NA| NA                                                 |
[02/16 00:22:44   1013s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:22:44   1013s] 
[02/16 00:22:44   1013s] *** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:04.0 mem=6492.4M) ***
[02/16 00:22:44   1013s] 
[02/16 00:22:44   1013s] *** Finished Optimize Step Cumulative (cpu=0:00:16.0 real=0:00:04.0 mem=6492.4M) ***
[02/16 00:22:44   1013s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:22:44   1013s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.010|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.010|0.000|
+----------+-----+-----+

[02/16 00:22:45   1013s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.156106.1
[02/16 00:22:45   1013s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6492.4M, EPOCH TIME: 1771222965.098118
[02/16 00:22:45   1013s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32884).
[02/16 00:22:45   1013s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:45   1014s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:45   1014s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:45   1014s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.255, REAL:0.062, MEM:6492.4M, EPOCH TIME: 1771222965.160576
[02/16 00:22:45   1014s] *** Finished re-routing un-routed nets (6492.4M) ***
[02/16 00:22:45   1014s] OPERPROF: Starting DPlace-Init at level 1, MEM:6492.4M, EPOCH TIME: 1771222965.607494
[02/16 00:22:45   1014s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6492.4M, EPOCH TIME: 1771222965.607760
[02/16 00:22:45   1014s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6492.4M, EPOCH TIME: 1771222965.608436
[02/16 00:22:45   1014s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6492.4M, EPOCH TIME: 1771222965.640944
[02/16 00:22:45   1014s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:45   1014s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:45   1014s] 
[02/16 00:22:45   1014s] 
[02/16 00:22:45   1014s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:45   1014s] OPERPROF:     Starting CMU at level 3, MEM:6492.4M, EPOCH TIME: 1771222965.674767
[02/16 00:22:45   1014s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:6492.4M, EPOCH TIME: 1771222965.678289
[02/16 00:22:45   1014s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.050, REAL:0.044, MEM:6492.4M, EPOCH TIME: 1771222965.684509
[02/16 00:22:45   1014s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6492.4M, EPOCH TIME: 1771222965.684600
[02/16 00:22:45   1014s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6492.4M, EPOCH TIME: 1771222965.684862
[02/16 00:22:45   1014s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.087, MEM:6492.4M, EPOCH TIME: 1771222965.694752
[02/16 00:22:45   1014s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:22:45   1015s] 
[02/16 00:22:45   1015s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:00.0 mem=6492.4M) ***
[02/16 00:22:45   1015s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.156106.1
[02/16 00:22:45   1015s] ** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 56.47
[02/16 00:22:46   1015s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.010|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.010|0.000|
+----------+-----+-----+

[02/16 00:22:46   1015s] Bottom Preferred Layer:
[02/16 00:22:46   1015s]     None
[02/16 00:22:46   1015s] Via Pillar Rule:
[02/16 00:22:46   1015s]     None
[02/16 00:22:46   1015s] Finished writing unified metrics of routing constraints.
[02/16 00:22:46   1015s] 
[02/16 00:22:46   1015s] *** Finish pre-CTS Setup Fixing (cpu=0:00:20.2 real=0:00:06.0 mem=6492.4M) ***
[02/16 00:22:46   1015s] 
[02/16 00:22:46   1015s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.156106.1
[02/16 00:22:46   1015s] Total-nets :: 33294, Stn-nets :: 316, ratio :: 0.94912 %, Total-len 436618, Stn-len 7471.35
[02/16 00:22:46   1015s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 32884
[02/16 00:22:46   1015s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6364.4M, EPOCH TIME: 1771222966.278779
[02/16 00:22:46   1015s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:46   1015s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:46   1015s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:46   1015s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:46   1015s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.269, REAL:0.061, MEM:6364.4M, EPOCH TIME: 1771222966.339740
[02/16 00:22:46   1015s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.7
[02/16 00:22:46   1015s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:23.7/0:00:09.0 (2.6), totSession cpu/real = 0:16:56.0/0:05:37.1 (3.0), mem = 6364.4M
[02/16 00:22:46   1015s] 
[02/16 00:22:46   1015s] =============================================================================================
[02/16 00:22:46   1015s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              23.14-s088_1
[02/16 00:22:46   1015s] =============================================================================================
[02/16 00:22:46   1015s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:22:46   1015s] ---------------------------------------------------------------------------------------------
[02/16 00:22:46   1015s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.3    1.3
[02/16 00:22:46   1015s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  11.8 % )     0:00:01.1 /  0:00:01.1    1.1
[02/16 00:22:46   1015s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:22:46   1015s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.5    2.2
[02/16 00:22:46   1015s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:22:46   1015s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.3    1.1
[02/16 00:22:46   1015s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:22:46   1015s] [ TransformInit          ]      1   0:00:00.7  (   8.2 % )     0:00:00.7 /  0:00:00.8    1.1
[02/16 00:22:46   1015s] [ OptimizationStep       ]      1   0:00:00.2  (   2.1 % )     0:00:04.1 /  0:00:16.0    4.0
[02/16 00:22:46   1015s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.4 % )     0:00:03.9 /  0:00:15.8    4.1
[02/16 00:22:46   1015s] [ OptGetWeight           ]      8   0:00:00.8  (   8.5 % )     0:00:00.8 /  0:00:00.8    1.0
[02/16 00:22:46   1015s] [ OptEval                ]      8   0:00:01.7  (  18.9 % )     0:00:01.7 /  0:00:10.8    6.3
[02/16 00:22:46   1015s] [ OptCommit              ]      8   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.8
[02/16 00:22:46   1015s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:01.3    2.3
[02/16 00:22:46   1015s] [ IncrDelayCalc          ]     64   0:00:00.6  (   6.3 % )     0:00:00.6 /  0:00:01.3    2.3
[02/16 00:22:46   1015s] [ SetupOptGetWorkingSet  ]      8   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.5    3.9
[02/16 00:22:46   1015s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:22:46   1015s] [ SetupOptSlackGraph     ]      8   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.5    6.0
[02/16 00:22:46   1015s] [ TnsPass                ]      1   0:00:00.6  (   6.5 % )     0:00:05.7 /  0:00:19.7    3.4
[02/16 00:22:46   1015s] [ RefinePlace            ]      1   0:00:00.7  (   7.8 % )     0:00:00.7 /  0:00:01.2    1.6
[02/16 00:22:46   1015s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:22:46   1015s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.3
[02/16 00:22:46   1015s] [ IncrTimingUpdate       ]     14   0:00:00.5  (   5.1 % )     0:00:00.5 /  0:00:01.8    4.0
[02/16 00:22:46   1015s] [ MISC                   ]          0:00:00.9  (   9.7 % )     0:00:00.9 /  0:00:01.1    1.2
[02/16 00:22:46   1015s] ---------------------------------------------------------------------------------------------
[02/16 00:22:46   1015s]  TnsOpt #1 TOTAL                    0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:23.7    2.6
[02/16 00:22:46   1015s] ---------------------------------------------------------------------------------------------
[02/16 00:22:46   1015s] Begin: Collecting metrics
[02/16 00:22:46   1015s] 
	GigaOpt Setup Optimization summary:
[02/16 00:22:46   1015s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.072 |   -0.072 |        -0 |       -0 |       56.38 | 0:00:03  |        6468 |
	| tns_pass_0       |     0.020 |    0.010 |         0 |        0 |       56.47 | 0:00:05  |        6492 |
	| legalization_0   |     0.020 |    0.010 |         0 |        0 |       56.47 | 0:00:01  |        6492 |
	| end_setup_fixing |     0.020 |    0.010 |         0 |        0 |       56.47 | 0:00:00  |        6492 |
	 ------------------------------------------------------------------------------------------------------- 
[02/16 00:22:46   1015s] 
[02/16 00:22:46   1016s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -2.969 |           |     -627 |       55.07 |            |              | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        5851 |      |     |
| drv_fixing              |     0.000 |   -2.969 |         0 |    -1829 |       55.45 |            |              | 0:00:06  |        5939 |      |     |
| drv_fixing_2            |     0.000 |   -0.389 |         0 |      -69 |       56.04 |            |              | 0:00:09  |        5979 |    0 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |       56.59 |            |              | 0:00:21  |        6041 |      |     |
| area_reclaiming         |     0.000 |   -0.046 |         0 |       -0 |       56.32 |            |              | 0:00:15  |        6079 |      |     |
| incremental_replacement |    -0.074 |   -0.074 |           |       -0 |             |       0.00 |         0.00 | 0:01:18  |        6163 |      |     |
| drv_fixing_3            |    -0.072 |   -0.072 |        -0 |       -0 |       56.38 |            |              | 0:00:08  |        6340 |    0 |   0 |
| tns_fixing              |     0.020 |    0.010 |         0 |        0 |       56.47 |            |              | 0:00:09  |        6492 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:22:46   1016s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3626.2M, current mem=3553.1M)

[02/16 00:22:46   1016s] End: Collecting metrics
[02/16 00:22:46   1016s] End: GigaOpt Optimization in TNS mode
[02/16 00:22:46   1016s] *** Timing NOT met, worst failing slack is 0.010
[02/16 00:22:46   1016s] *** Check timing (0:00:00.0)
[02/16 00:22:46   1016s] Deleting Lib Analyzer.
[02/16 00:22:46   1016s] Begin: GigaOpt Optimization in WNS mode
[02/16 00:22:46   1016s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/16 00:22:46   1016s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:22:46   1016s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:56.6/0:05:37.7 (3.0), mem = 6364.4M
[02/16 00:22:46   1016s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.8
[02/16 00:22:46   1016s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:22:46   1016s] 
[02/16 00:22:46   1016s] Creating Lib Analyzer ...
[02/16 00:22:47   1016s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:22:47   1016s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:22:47   1016s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:22:47   1016s] 
[02/16 00:22:47   1016s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:22:47   1017s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:57 mem=6364.4M
[02/16 00:22:47   1017s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:57 mem=6364.4M
[02/16 00:22:47   1017s] Creating Lib Analyzer, finished. 
[02/16 00:22:47   1017s] 
[02/16 00:22:47   1017s] Active Setup views: view_tt 
[02/16 00:22:47   1017s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6364.4M, EPOCH TIME: 1771222967.970666
[02/16 00:22:47   1017s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:47   1017s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:47   1017s] 
[02/16 00:22:47   1017s] 
[02/16 00:22:47   1017s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:48   1017s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.038, REAL:0.033, MEM:6364.4M, EPOCH TIME: 1771222968.003890
[02/16 00:22:48   1017s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:48   1017s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:48   1017s] [oiPhyDebug] optDemand 1156102087680.00, spDemand 1156102087680.00.
[02/16 00:22:48   1017s] [LDM::Info] TotalInstCnt at InitDesignMc1: 32884
[02/16 00:22:48   1017s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/16 00:22:48   1017s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:16:58 mem=6364.4M
[02/16 00:22:48   1017s] OPERPROF: Starting DPlace-Init at level 1, MEM:6364.4M, EPOCH TIME: 1771222968.024956
[02/16 00:22:48   1017s] Processing tracks to init pin-track alignment.
[02/16 00:22:48   1017s] z: 1, totalTracks: 0
[02/16 00:22:48   1017s] z: 3, totalTracks: 1
[02/16 00:22:48   1017s] z: 5, totalTracks: 1
[02/16 00:22:48   1017s] z: 7, totalTracks: 1
[02/16 00:22:48   1017s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:22:48   1017s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:22:48   1017s] Initializing Route Infrastructure for color support ...
[02/16 00:22:48   1017s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6364.4M, EPOCH TIME: 1771222968.025199
[02/16 00:22:48   1017s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6364.4M, EPOCH TIME: 1771222968.026393
[02/16 00:22:48   1017s] Route Infrastructure Initialized for color support successfully.
[02/16 00:22:48   1017s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6364.4M, EPOCH TIME: 1771222968.054179
[02/16 00:22:48   1017s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:48   1017s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:22:48   1017s] 
[02/16 00:22:48   1017s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:22:48   1017s] 
[02/16 00:22:48   1017s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:22:48   1017s] OPERPROF:     Starting CMU at level 3, MEM:6364.4M, EPOCH TIME: 1771222968.079621
[02/16 00:22:48   1017s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:6364.4M, EPOCH TIME: 1771222968.082958
[02/16 00:22:48   1017s] 
[02/16 00:22:48   1017s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:22:48   1017s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.039, REAL:0.034, MEM:6364.4M, EPOCH TIME: 1771222968.088569
[02/16 00:22:48   1017s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6364.4M, EPOCH TIME: 1771222968.088655
[02/16 00:22:48   1017s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6364.4M, EPOCH TIME: 1771222968.088925
[02/16 00:22:48   1017s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6364.4MB).
[02/16 00:22:48   1017s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.074, MEM:6364.4M, EPOCH TIME: 1771222968.099055
[02/16 00:22:48   1017s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:22:48   1018s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 32884
[02/16 00:22:48   1018s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:16:58 mem=6364.4M
[02/16 00:22:48   1018s] ### Creating RouteCongInterface, started
[02/16 00:22:48   1018s] 
[02/16 00:22:48   1018s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.9500} {6, 0.243, 0.9500} {7, 0.122, 0.9500} 
[02/16 00:22:48   1018s] 
[02/16 00:22:48   1018s] #optDebug: {0, 1.000}
[02/16 00:22:48   1018s] ### Creating RouteCongInterface, finished
[02/16 00:22:48   1018s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:48   1018s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:48   1018s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:22:48   1018s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:22:48   1018s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:48   1018s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:22:48   1018s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:22:48   1018s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:22:48   1018s] *info: 1 clock net excluded
[02/16 00:22:49   1019s] *info: 924 no-driver nets excluded.
[02/16 00:22:49   1019s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.156106.2
[02/16 00:22:49   1019s] PathGroup :  reg2reg  TargetSlack : 0.0261 
[02/16 00:22:49   1019s] ** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 56.47
[02/16 00:22:49   1019s] Optimizer WNS Pass 0
[02/16 00:22:49   1019s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.010|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.010|0.000|
+----------+-----+-----+

[02/16 00:22:49   1019s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6492.4M, EPOCH TIME: 1771222969.416066
[02/16 00:22:49   1019s] Found 0 hard placement blockage before merging.
[02/16 00:22:49   1019s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6492.4M, EPOCH TIME: 1771222969.416671
[02/16 00:22:49   1021s] Active Path Group: reg2reg  
[02/16 00:23:04   1021s] Info: initial physical memory for 9 CRR processes is 976.80MB.
[02/16 00:23:04   1021s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:23:04   1021s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:23:04   1021s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:23:04   1021s] |   0.020|    0.010|   0.000|    0.000|   56.47%|   0:00:00.0| 6492.4M|   view_tt|  reg2reg| u_array_gen_row[4].gen_col[7].u_pe_u_mac_acc_reg_r |
[02/16 00:23:04   1021s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:23:05   1022s] |   0.023|    0.010|   0.000|    0.000|   56.48%|   0:00:01.0| 6492.4M|   view_tt|  reg2reg| u_array_gen_row[2].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:23:05   1022s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:23:05   1024s] |   0.027|    0.010|   0.000|    0.000|   56.49%|   0:00:00.0| 6492.4M|   view_tt|  reg2reg| u_array_gen_row[1].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/16 00:23:05   1024s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:23:05   1024s] |   0.027|    0.010|   0.000|    0.000|   56.49%|   0:00:00.0| 6492.4M|   view_tt|  reg2reg| u_array_gen_row[1].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/16 00:23:05   1024s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:23:05   1024s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:23:05   1024s] 
[02/16 00:23:05   1024s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:01.0 mem=6492.4M) ***
[02/16 00:23:05   1024s] Active Path Group: default 
[02/16 00:23:05   1024s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:23:05   1024s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:23:05   1024s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:23:05   1024s] |   0.010|    0.010|   0.000|    0.000|   56.49%|   0:00:00.0| 6492.4M|   view_tt|  default| rd_data[1][8]                                      |
[02/16 00:23:06   1025s] |   0.016|    0.016|   0.000|    0.000|   56.49%|   0:00:01.0| 6492.4M|   view_tt|  default| rd_data[0][21]                                     |
[02/16 00:23:06   1026s] |   0.020|    0.020|   0.000|    0.000|   56.49%|   0:00:00.0| 6519.5M|   view_tt|  default| rd_data[7][18]                                     |
[02/16 00:23:06   1026s] |   0.026|    0.026|   0.000|    0.000|   56.49%|   0:00:00.0| 6538.6M|   view_tt|  default| rd_data[1][8]                                      |
[02/16 00:23:06   1026s] |   0.026|    0.026|   0.000|    0.000|   56.49%|   0:00:00.0| 6538.6M|   view_tt|  default| rd_data[1][8]                                      |
[02/16 00:23:06   1026s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:23:06   1026s] 
[02/16 00:23:06   1026s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:01.0 mem=6538.6M) ***
[02/16 00:23:07   1027s] 
[02/16 00:23:07   1027s] *** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:18.0 mem=6538.6M) ***
[02/16 00:23:07   1027s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:23:07   1027s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.026|0.000|
|reg2reg   |0.027|0.000|
|HEPG      |0.027|0.000|
|All Paths |0.026|0.000|
+----------+-----+-----+

[02/16 00:23:07   1027s] ** GigaOpt Optimizer WNS Slack 0.026 TNS Slack 0.000 Density 56.49
[02/16 00:23:07   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.156106.2
[02/16 00:23:07   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.156106.2
[02/16 00:23:07   1027s] ** GigaOpt Optimizer WNS Slack 0.026 TNS Slack 0.000 Density 56.49
[02/16 00:23:07   1027s] ** GigaOpt Optimizer WNS Slack 0.026 TNS Slack 0.000 Density 56.49
[02/16 00:23:07   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.156106.3
[02/16 00:23:07   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.156106.3
[02/16 00:23:07   1027s] ** GigaOpt Optimizer WNS Slack 0.026 TNS Slack 0.000 Density 56.49
[02/16 00:23:07   1027s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.026|0.000|
|reg2reg   |0.027|0.000|
|HEPG      |0.027|0.000|
|All Paths |0.026|0.000|
+----------+-----+-----+

[02/16 00:23:07   1028s] Bottom Preferred Layer:
[02/16 00:23:07   1028s]     None
[02/16 00:23:07   1028s] Via Pillar Rule:
[02/16 00:23:07   1028s]     None
[02/16 00:23:07   1028s] Finished writing unified metrics of routing constraints.
[02/16 00:23:07   1028s] 
[02/16 00:23:07   1028s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.9 real=0:00:18.0 mem=6538.6M) ***
[02/16 00:23:07   1028s] 
[02/16 00:23:07   1028s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.156106.2
[02/16 00:23:07   1028s] Total-nets :: 33308, Stn-nets :: 356, ratio :: 1.06881 %, Total-len 436633, Stn-len 8183.74
[02/16 00:23:08   1028s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 32898
[02/16 00:23:08   1028s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6410.6M, EPOCH TIME: 1771222988.007870
[02/16 00:23:08   1028s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32898).
[02/16 00:23:08   1028s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:23:08   1028s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:23:08   1028s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:23:08   1028s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.324, REAL:0.088, MEM:6410.6M, EPOCH TIME: 1771222988.095416
[02/16 00:23:08   1028s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.8
[02/16 00:23:08   1028s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.9/0:00:21.1 (0.6), totSession cpu/real = 0:17:08.5/0:05:58.9 (2.9), mem = 6410.6M
[02/16 00:23:08   1028s] 
[02/16 00:23:08   1028s] =============================================================================================
[02/16 00:23:08   1028s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              23.14-s088_1
[02/16 00:23:08   1028s] =============================================================================================
[02/16 00:23:08   1028s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:23:08   1028s] ---------------------------------------------------------------------------------------------
[02/16 00:23:08   1028s] [ SlackTraversorInit     ]      3   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.4    1.2
[02/16 00:23:08   1028s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   3.3 % )     0:00:00.7 /  0:00:00.8    1.1
[02/16 00:23:08   1028s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:23:08   1028s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.5    2.3
[02/16 00:23:08   1028s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:23:08   1028s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.3    1.1
[02/16 00:23:08   1028s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:23:08   1028s] [ TransformInit          ]      1   0:00:00.7  (   3.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:23:08   1028s] [ OptimizationStep       ]      2   0:00:15.1  (  71.4 % )     0:00:17.2 /  0:00:05.7    0.3
[02/16 00:23:08   1028s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:02.1 /  0:00:05.0    2.4
[02/16 00:23:08   1028s] [ OptGetWeight           ]      5   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:23:08   1028s] [ OptEval                ]      5   0:00:01.3  (   6.2 % )     0:00:01.3 /  0:00:03.4    2.6
[02/16 00:23:08   1028s] [ OptCommit              ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[02/16 00:23:08   1028s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.6    2.3
[02/16 00:23:08   1028s] [ IncrDelayCalc          ]     28   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.6    2.4
[02/16 00:23:08   1028s] [ SetupOptGetWorkingSet  ]     15   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:23:08   1028s] [ SetupOptGetActiveNode  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:23:08   1028s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    5.7
[02/16 00:23:08   1028s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:23:08   1028s] [ IncrTimingUpdate       ]     14   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.6    3.1
[02/16 00:23:08   1028s] [ MISC                   ]          0:00:01.6  (   7.4 % )     0:00:01.6 /  0:00:03.3    2.1
[02/16 00:23:08   1028s] ---------------------------------------------------------------------------------------------
[02/16 00:23:08   1028s]  WnsOpt #1 TOTAL                    0:00:21.1  ( 100.0 % )     0:00:21.1 /  0:00:11.9    0.6
[02/16 00:23:08   1028s] ---------------------------------------------------------------------------------------------
[02/16 00:23:08   1028s] Begin: Collecting metrics
[02/16 00:23:08   1028s] 
	GigaOpt Setup Optimization summary:
[02/16 00:23:08   1028s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.020 |    0.010 |         0 |        0 |       56.47 | 0:00:03  |        6492 |
	| wns_pass_0       |     0.027 |    0.026 |         0 |        0 |       56.49 | 0:00:18  |        6539 |
	| legalization_0   |     0.027 |    0.026 |         0 |        0 |       56.49 | 0:00:00  |        6539 |
	| legalization_1   |     0.027 |    0.026 |         0 |        0 |       56.49 | 0:00:00  |        6539 |
	| end_setup_fixing |     0.027 |    0.026 |         0 |        0 |       56.49 | 0:00:00  |        6539 |
	 ------------------------------------------------------------------------------------------------------- 
[02/16 00:23:08   1028s] 
[02/16 00:23:08   1028s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -2.969 |           |     -627 |       55.07 |            |              | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        5851 |      |     |
| drv_fixing              |     0.000 |   -2.969 |         0 |    -1829 |       55.45 |            |              | 0:00:06  |        5939 |      |     |
| drv_fixing_2            |     0.000 |   -0.389 |         0 |      -69 |       56.04 |            |              | 0:00:09  |        5979 |    0 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |       56.59 |            |              | 0:00:21  |        6041 |      |     |
| area_reclaiming         |     0.000 |   -0.046 |         0 |       -0 |       56.32 |            |              | 0:00:15  |        6079 |      |     |
| incremental_replacement |    -0.074 |   -0.074 |           |       -0 |             |       0.00 |         0.00 | 0:01:18  |        6163 |      |     |
| drv_fixing_3            |    -0.072 |   -0.072 |        -0 |       -0 |       56.38 |            |              | 0:00:08  |        6340 |    0 |   0 |
| tns_fixing              |     0.020 |    0.010 |         0 |        0 |       56.47 |            |              | 0:00:09  |        6492 |      |     |
| wns_fixing              |     0.027 |    0.026 |         0 |        0 |       56.49 |            |              | 0:00:21  |        6539 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:23:08   1028s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=3695.1M, current mem=3580.0M)

[02/16 00:23:08   1028s] End: Collecting metrics
[02/16 00:23:08   1028s] End: GigaOpt Optimization in WNS mode
[02/16 00:23:08   1028s] *** Timing Is met
[02/16 00:23:08   1028s] *** Check timing (0:00:00.1)
[02/16 00:23:08   1029s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 8 -preCTS
[02/16 00:23:08   1029s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:23:08   1029s] ### Creating LA Mngr. totSessionCpu=0:17:09 mem=6410.6M
[02/16 00:23:08   1029s] ### Creating LA Mngr, finished. totSessionCpu=0:17:09 mem=6410.6M
[02/16 00:23:08   1029s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/16 00:23:08   1029s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6506.6M, EPOCH TIME: 1771222988.968224
[02/16 00:23:08   1029s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:23:08   1029s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:23:08   1029s] 
[02/16 00:23:08   1029s] 
[02/16 00:23:08   1029s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:23:09   1029s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.054, REAL:0.048, MEM:6506.6M, EPOCH TIME: 1771222989.015963
[02/16 00:23:09   1029s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:23:09   1029s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:23:09   1029s] [oiPhyDebug] optDemand 1156467870720.00, spDemand 1156467870720.00.
[02/16 00:23:09   1029s] [LDM::Info] TotalInstCnt at InitDesignMc1: 32898
[02/16 00:23:09   1029s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:23:09   1029s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:17:09 mem=6506.6M
[02/16 00:23:09   1029s] OPERPROF: Starting DPlace-Init at level 1, MEM:6506.6M, EPOCH TIME: 1771222989.044146
[02/16 00:23:09   1029s] Processing tracks to init pin-track alignment.
[02/16 00:23:09   1029s] z: 1, totalTracks: 0
[02/16 00:23:09   1029s] z: 3, totalTracks: 1
[02/16 00:23:09   1029s] z: 5, totalTracks: 1
[02/16 00:23:09   1029s] z: 7, totalTracks: 1
[02/16 00:23:09   1029s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:23:09   1029s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:23:09   1029s] Initializing Route Infrastructure for color support ...
[02/16 00:23:09   1029s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6506.6M, EPOCH TIME: 1771222989.044438
[02/16 00:23:09   1029s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6506.6M, EPOCH TIME: 1771222989.045038
[02/16 00:23:09   1029s] Route Infrastructure Initialized for color support successfully.
[02/16 00:23:09   1029s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6506.6M, EPOCH TIME: 1771222989.075092
[02/16 00:23:09   1029s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:23:09   1029s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:23:09   1029s] 
[02/16 00:23:09   1029s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:23:09   1029s] 
[02/16 00:23:09   1029s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:23:09   1029s] OPERPROF:     Starting CMU at level 3, MEM:6506.6M, EPOCH TIME: 1771222989.105628
[02/16 00:23:09   1029s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:6506.6M, EPOCH TIME: 1771222989.110889
[02/16 00:23:09   1029s] 
[02/16 00:23:09   1029s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:23:09   1029s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.042, MEM:6506.6M, EPOCH TIME: 1771222989.117311
[02/16 00:23:09   1029s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6506.6M, EPOCH TIME: 1771222989.117425
[02/16 00:23:09   1029s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6506.6M, EPOCH TIME: 1771222989.117627
[02/16 00:23:09   1029s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6506.6MB).
[02/16 00:23:09   1029s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.085, MEM:6506.6M, EPOCH TIME: 1771222989.128771
[02/16 00:23:09   1029s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:23:09   1030s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 32898
[02/16 00:23:09   1030s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:17:10 mem=6538.6M
[02/16 00:23:09   1030s] Begin: Area Reclaim Optimization
[02/16 00:23:09   1030s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:17:10.1/0:06:00.1 (2.9), mem = 6538.6M
[02/16 00:23:09   1030s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.9
[02/16 00:23:09   1030s] 
[02/16 00:23:09   1030s] Active Setup views: view_tt 
[02/16 00:23:09   1030s] [LDM::Info] TotalInstCnt at InitDesignMc2: 32898
[02/16 00:23:09   1030s] ### Creating RouteCongInterface, started
[02/16 00:23:10   1030s] 
[02/16 00:23:10   1030s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.9500} {6, 0.243, 0.9500} {7, 0.122, 0.9500} 
[02/16 00:23:10   1030s] 
[02/16 00:23:10   1030s] #optDebug: {0, 1.000}
[02/16 00:23:10   1030s] ### Creating RouteCongInterface, finished
[02/16 00:23:10   1030s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:23:10   1030s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:23:10   1030s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:23:10   1030s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:23:10   1030s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:23:10   1030s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:23:10   1030s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:23:10   1030s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:23:10   1031s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6538.6M, EPOCH TIME: 1771222990.162095
[02/16 00:23:10   1031s] Found 0 hard placement blockage before merging.
[02/16 00:23:10   1031s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6538.6M, EPOCH TIME: 1771222990.162821
[02/16 00:23:10   1031s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 56.49
[02/16 00:23:10   1031s] +---------+---------+--------+--------+------------+--------+
[02/16 00:23:10   1031s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:23:10   1031s] +---------+---------+--------+--------+------------+--------+
[02/16 00:23:10   1031s] |   56.49%|        -|   0.020|   0.000|   0:00:00.0| 6538.6M|
[02/16 00:23:10   1031s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/16 00:24:10   1293s] |   56.19%|      546|   0.016|   0.000|   0:01:00.0| 6814.5M|
[02/16 00:24:10   1293s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/16 00:24:10   1293s] +---------+---------+--------+--------+------------+--------+
[02/16 00:24:10   1293s] Reclaim Optimization End WNS Slack 0.016  TNS Slack 0.000 Density 56.19
[02/16 00:24:10   1293s] 
[02/16 00:24:10   1293s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/16 00:24:10   1293s] --------------------------------------------------------------
[02/16 00:24:10   1293s] |                                   | Total     | Sequential |
[02/16 00:24:10   1293s] --------------------------------------------------------------
[02/16 00:24:10   1293s] | Num insts resized                 |       0  |       0    |
[02/16 00:24:10   1293s] | Num insts undone                  |       0  |       0    |
[02/16 00:24:10   1293s] | Num insts Downsized               |       0  |       0    |
[02/16 00:24:10   1293s] | Num insts Samesized               |       0  |       0    |
[02/16 00:24:10   1293s] | Num insts Upsized                 |       0  |       0    |
[02/16 00:24:10   1293s] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 00:24:10   1293s] --------------------------------------------------------------
[02/16 00:24:10   1293s] Bottom Preferred Layer:
[02/16 00:24:10   1293s]     None
[02/16 00:24:10   1293s] Via Pillar Rule:
[02/16 00:24:10   1293s]     None
[02/16 00:24:10   1293s] Finished writing unified metrics of routing constraints.
[02/16 00:24:10   1293s] 
[02/16 00:24:10   1293s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/16 00:24:10   1293s] End: Core Area Reclaim Optimization (cpu = 0:04:24) (real = 0:01:01) **
[02/16 00:24:10   1293s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:24:10   1293s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 32566
[02/16 00:24:10   1293s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.9
[02/16 00:24:10   1293s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:04:23.8/0:01:01.2 (4.3), totSession cpu/real = 0:21:33.9/0:07:01.3 (3.1), mem = 6814.5M
[02/16 00:24:10   1293s] 
[02/16 00:24:10   1293s] =============================================================================================
[02/16 00:24:10   1293s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.14-s088_1
[02/16 00:24:10   1293s] =============================================================================================
[02/16 00:24:10   1293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:24:10   1293s] ---------------------------------------------------------------------------------------------
[02/16 00:24:10   1293s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.2
[02/16 00:24:10   1293s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:10   1293s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:24:10   1293s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.4    1.1
[02/16 00:24:10   1293s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:10   1293s] [ OptimizationStep       ]      1   0:00:00.9  (   1.4 % )     0:00:59.9 /  0:04:22.3    4.4
[02/16 00:24:10   1293s] [ OptSingleIteration     ]      1   0:00:00.1  (   0.1 % )     0:00:59.0 /  0:04:21.4    4.4
[02/16 00:24:10   1293s] [ OptGetWeight           ]     81   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:10   1293s] [ OptEval                ]     81   0:00:51.1  (  83.5 % )     0:00:51.1 /  0:03:49.2    4.5
[02/16 00:24:10   1293s] [ OptCommit              ]     81   0:00:01.0  (   1.6 % )     0:00:01.0 /  0:00:01.1    1.1
[02/16 00:24:10   1293s] [ PostCommitDelayUpdate  ]     81   0:00:00.7  (   1.1 % )     0:00:04.2 /  0:00:18.4    4.4
[02/16 00:24:10   1293s] [ IncrDelayCalc          ]    173   0:00:03.5  (   5.7 % )     0:00:03.5 /  0:00:17.6    5.0
[02/16 00:24:10   1293s] [ IncrTimingUpdate       ]     34   0:00:02.7  (   4.4 % )     0:00:02.7 /  0:00:12.7    4.7
[02/16 00:24:10   1293s] [ MISC                   ]          0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.7    1.3
[02/16 00:24:10   1293s] ---------------------------------------------------------------------------------------------
[02/16 00:24:10   1293s]  AreaOpt #2 TOTAL                   0:01:01.2  ( 100.0 % )     0:01:01.2 /  0:04:23.8    4.3
[02/16 00:24:10   1293s] ---------------------------------------------------------------------------------------------
[02/16 00:24:10   1293s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 32566
[02/16 00:24:10   1293s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6686.5M, EPOCH TIME: 1771223050.559702
[02/16 00:24:10   1293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32566).
[02/16 00:24:10   1293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:10   1294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:10   1294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:10   1294s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.230, REAL:0.058, MEM:6686.5M, EPOCH TIME: 1771223050.618173
[02/16 00:24:10   1294s] End: Area Reclaim Optimization (cpu=0:04:24, real=0:01:01, mem=6686.52M, totSessionCpu=0:21:34).
[02/16 00:24:10   1294s] Begin: Collecting metrics
[02/16 00:24:10   1294s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -2.969 |           |     -627 |       55.07 |            |              | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        5851 |      |     |
| drv_fixing              |     0.000 |   -2.969 |         0 |    -1829 |       55.45 |            |              | 0:00:06  |        5939 |      |     |
| drv_fixing_2            |     0.000 |   -0.389 |         0 |      -69 |       56.04 |            |              | 0:00:09  |        5979 |    0 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |       56.59 |            |              | 0:00:21  |        6041 |      |     |
| area_reclaiming         |     0.000 |   -0.046 |         0 |       -0 |       56.32 |            |              | 0:00:15  |        6079 |      |     |
| incremental_replacement |    -0.074 |   -0.074 |           |       -0 |             |       0.00 |         0.00 | 0:01:18  |        6163 |      |     |
| drv_fixing_3            |    -0.072 |   -0.072 |        -0 |       -0 |       56.38 |            |              | 0:00:08  |        6340 |    0 |   0 |
| tns_fixing              |     0.020 |    0.010 |         0 |        0 |       56.47 |            |              | 0:00:09  |        6492 |      |     |
| wns_fixing              |     0.027 |    0.026 |         0 |        0 |       56.49 |            |              | 0:00:21  |        6539 |      |     |
| area_reclaiming_2       |     0.016 |    0.016 |         0 |        0 |       56.19 |            |              | 0:01:02  |        6687 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:24:10   1294s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4279.2M, current mem=3714.9M)

[02/16 00:24:10   1294s] End: Collecting metrics
[02/16 00:24:10   1294s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/16 00:24:11   1294s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:24:11   1294s] ### Creating LA Mngr. totSessionCpu=0:21:35 mem=6686.5M
[02/16 00:24:11   1294s] ### Creating LA Mngr, finished. totSessionCpu=0:21:35 mem=6686.5M
[02/16 00:24:11   1294s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6814.5M, EPOCH TIME: 1771223051.174131
[02/16 00:24:11   1294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:11   1294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:11   1294s] 
[02/16 00:24:11   1294s] 
[02/16 00:24:11   1294s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:11   1294s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.041, REAL:0.036, MEM:6814.5M, EPOCH TIME: 1771223051.209745
[02/16 00:24:11   1294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:11   1294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:11   1294s] [oiPhyDebug] optDemand 1150208501760.00, spDemand 1150208501760.00.
[02/16 00:24:11   1294s] [LDM::Info] TotalInstCnt at InitDesignMc1: 32566
[02/16 00:24:11   1294s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:24:11   1294s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:21:35 mem=6814.5M
[02/16 00:24:11   1294s] OPERPROF: Starting DPlace-Init at level 1, MEM:6814.5M, EPOCH TIME: 1771223051.234657
[02/16 00:24:11   1294s] Processing tracks to init pin-track alignment.
[02/16 00:24:11   1294s] z: 1, totalTracks: 0
[02/16 00:24:11   1294s] z: 3, totalTracks: 1
[02/16 00:24:11   1294s] z: 5, totalTracks: 1
[02/16 00:24:11   1294s] z: 7, totalTracks: 1
[02/16 00:24:11   1294s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:24:11   1294s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:24:11   1294s] Initializing Route Infrastructure for color support ...
[02/16 00:24:11   1294s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6814.5M, EPOCH TIME: 1771223051.235184
[02/16 00:24:11   1294s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6814.5M, EPOCH TIME: 1771223051.236048
[02/16 00:24:11   1294s] Route Infrastructure Initialized for color support successfully.
[02/16 00:24:11   1294s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6814.5M, EPOCH TIME: 1771223051.262199
[02/16 00:24:11   1294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:11   1294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:11   1294s] 
[02/16 00:24:11   1294s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:24:11   1294s] 
[02/16 00:24:11   1294s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:11   1294s] OPERPROF:     Starting CMU at level 3, MEM:6814.5M, EPOCH TIME: 1771223051.287735
[02/16 00:24:11   1294s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:6814.5M, EPOCH TIME: 1771223051.291029
[02/16 00:24:11   1294s] 
[02/16 00:24:11   1294s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:24:11   1294s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.041, REAL:0.035, MEM:6814.5M, EPOCH TIME: 1771223051.297478
[02/16 00:24:11   1294s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6814.5M, EPOCH TIME: 1771223051.297595
[02/16 00:24:11   1294s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6814.5M, EPOCH TIME: 1771223051.297777
[02/16 00:24:11   1294s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6814.5MB).
[02/16 00:24:11   1294s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.073, MEM:6814.5M, EPOCH TIME: 1771223051.307645
[02/16 00:24:11   1294s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:24:11   1295s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 32566
[02/16 00:24:11   1295s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:21:35 mem=6814.5M
[02/16 00:24:11   1295s] Begin: Area Reclaim Optimization
[02/16 00:24:11   1295s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:21:35.3/0:07:02.2 (3.1), mem = 6814.5M
[02/16 00:24:11   1295s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.10
[02/16 00:24:11   1295s] 
[02/16 00:24:11   1295s] Active Setup views: view_tt 
[02/16 00:24:11   1295s] [LDM::Info] TotalInstCnt at InitDesignMc2: 32566
[02/16 00:24:11   1295s] ### Creating RouteCongInterface, started
[02/16 00:24:11   1295s] 
[02/16 00:24:11   1295s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:24:11   1295s] 
[02/16 00:24:11   1295s] #optDebug: {0, 1.000}
[02/16 00:24:11   1295s] ### Creating RouteCongInterface, finished
[02/16 00:24:11   1295s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:24:11   1295s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:24:11   1295s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:24:11   1295s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:24:11   1295s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:24:11   1295s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:24:11   1295s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:24:11   1295s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:24:12   1295s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6814.5M, EPOCH TIME: 1771223052.017866
[02/16 00:24:12   1295s] Found 0 hard placement blockage before merging.
[02/16 00:24:12   1295s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6814.5M, EPOCH TIME: 1771223052.018709
[02/16 00:24:12   1296s] Reclaim Optimization WNS Slack 0.016  TNS Slack 0.000 Density 56.19
[02/16 00:24:12   1296s] +---------+---------+--------+--------+------------+--------+
[02/16 00:24:12   1296s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:24:12   1296s] +---------+---------+--------+--------+------------+--------+
[02/16 00:24:12   1296s] |   56.19%|        -|   0.016|   0.000|   0:00:00.0| 6814.5M|
[02/16 00:24:12   1296s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/16 00:24:12   1296s] |   56.19%|        0|   0.016|   0.000|   0:00:00.0| 6814.5M|
[02/16 00:24:13   1300s] |   56.16%|       34|   0.016|   0.000|   0:00:01.0| 6814.5M|
[02/16 00:24:16   1312s] |   56.12%|      147|   0.015|   0.000|   0:00:03.0| 6814.5M|
[02/16 00:24:17   1313s] |   56.11%|        9|   0.015|   0.000|   0:00:01.0| 6814.5M|
[02/16 00:24:17   1313s] |   56.11%|        0|   0.015|   0.000|   0:00:00.0| 6814.5M|
[02/16 00:24:17   1313s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/16 00:24:17   1313s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[02/16 00:24:17   1313s] |   56.11%|        0|   0.015|   0.000|   0:00:00.0| 6814.5M|
[02/16 00:24:17   1314s] +---------+---------+--------+--------+------------+--------+
[02/16 00:24:17   1314s] Reclaim Optimization End WNS Slack 0.015  TNS Slack 0.000 Density 56.11
[02/16 00:24:17   1314s] 
[02/16 00:24:17   1314s] ** Summary: Restruct = 0 Buffer Deletion = 23 Declone = 12 Resize = 152 **
[02/16 00:24:17   1314s] --------------------------------------------------------------
[02/16 00:24:17   1314s] |                                   | Total     | Sequential |
[02/16 00:24:17   1314s] --------------------------------------------------------------
[02/16 00:24:17   1314s] | Num insts resized                 |     143  |       0    |
[02/16 00:24:17   1314s] | Num insts undone                  |       4  |       0    |
[02/16 00:24:17   1314s] | Num insts Downsized               |     143  |       0    |
[02/16 00:24:17   1314s] | Num insts Samesized               |       0  |       0    |
[02/16 00:24:17   1314s] | Num insts Upsized                 |       0  |       0    |
[02/16 00:24:17   1314s] | Num multiple commits+uncommits    |       9  |       -    |
[02/16 00:24:17   1314s] --------------------------------------------------------------
[02/16 00:24:17   1314s] Bottom Preferred Layer:
[02/16 00:24:17   1314s]     None
[02/16 00:24:17   1314s] Via Pillar Rule:
[02/16 00:24:17   1314s]     None
[02/16 00:24:17   1314s] Finished writing unified metrics of routing constraints.
[02/16 00:24:17   1314s] 
[02/16 00:24:17   1314s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/16 00:24:17   1314s] End: Core Area Reclaim Optimization (cpu = 0:00:18.9) (real = 0:00:06.0) **
[02/16 00:24:17   1314s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6814.5M, EPOCH TIME: 1771223057.628691
[02/16 00:24:17   1314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32531).
[02/16 00:24:17   1314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:17   1314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:17   1314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:17   1314s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.207, REAL:0.049, MEM:6814.5M, EPOCH TIME: 1771223057.677366
[02/16 00:24:18   1314s] *** Finished re-routing un-routed nets (6814.5M) ***
[02/16 00:24:18   1314s] OPERPROF: Starting DPlace-Init at level 1, MEM:6814.5M, EPOCH TIME: 1771223058.046129
[02/16 00:24:18   1314s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6814.5M, EPOCH TIME: 1771223058.046421
[02/16 00:24:18   1314s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6814.5M, EPOCH TIME: 1771223058.047121
[02/16 00:24:18   1314s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6814.5M, EPOCH TIME: 1771223058.072272
[02/16 00:24:18   1314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:18   1314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:18   1314s] 
[02/16 00:24:18   1314s] 
[02/16 00:24:18   1314s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:18   1314s] OPERPROF:     Starting CMU at level 3, MEM:6814.5M, EPOCH TIME: 1771223058.097018
[02/16 00:24:18   1314s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:6814.5M, EPOCH TIME: 1771223058.101004
[02/16 00:24:18   1314s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.040, REAL:0.035, MEM:6814.5M, EPOCH TIME: 1771223058.107116
[02/16 00:24:18   1314s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6814.5M, EPOCH TIME: 1771223058.107228
[02/16 00:24:18   1314s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6814.5M, EPOCH TIME: 1771223058.107472
[02/16 00:24:18   1314s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6814.5M, EPOCH TIME: 1771223058.117024
[02/16 00:24:18   1314s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.003, REAL:0.003, MEM:6814.5M, EPOCH TIME: 1771223058.120374
[02/16 00:24:18   1314s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.075, MEM:6814.5M, EPOCH TIME: 1771223058.120819
[02/16 00:24:18   1314s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:24:18   1315s] 
[02/16 00:24:18   1315s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=6814.5M) ***
[02/16 00:24:18   1315s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:24:18   1315s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 32531
[02/16 00:24:18   1315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.10
[02/16 00:24:18   1315s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:19.9/0:00:06.8 (2.9), totSession cpu/real = 0:21:55.3/0:07:09.1 (3.1), mem = 6814.5M
[02/16 00:24:18   1315s] 
[02/16 00:24:18   1315s] =============================================================================================
[02/16 00:24:18   1315s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             23.14-s088_1
[02/16 00:24:18   1315s] =============================================================================================
[02/16 00:24:18   1315s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:24:18   1315s] ---------------------------------------------------------------------------------------------
[02/16 00:24:18   1315s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:24:18   1315s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:18   1315s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:24:18   1315s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.1
[02/16 00:24:18   1315s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:18   1315s] [ OptimizationStep       ]      1   0:00:01.2  (  17.9 % )     0:00:05.1 /  0:00:17.8    3.5
[02/16 00:24:18   1315s] [ OptSingleIteration     ]      6   0:00:00.3  (   4.1 % )     0:00:03.9 /  0:00:16.6    4.2
[02/16 00:24:18   1315s] [ OptGetWeight           ]    359   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:18   1315s] [ OptEval                ]    359   0:00:01.0  (  14.3 % )     0:00:01.0 /  0:00:06.0    6.1
[02/16 00:24:18   1315s] [ OptCommit              ]    359   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:24:18   1315s] [ PostCommitDelayUpdate  ]    361   0:00:00.1  (   1.9 % )     0:00:01.5 /  0:00:04.6    3.1
[02/16 00:24:18   1315s] [ IncrDelayCalc          ]    146   0:00:01.3  (  19.5 % )     0:00:01.3 /  0:00:04.4    3.3
[02/16 00:24:18   1315s] [ RefinePlace            ]      1   0:00:00.6  (   9.0 % )     0:00:00.7 /  0:00:01.1    1.7
[02/16 00:24:18   1315s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[02/16 00:24:18   1315s] [ IncrTimingUpdate       ]     32   0:00:01.1  (  16.6 % )     0:00:01.1 /  0:00:05.6    4.9
[02/16 00:24:18   1315s] [ MISC                   ]          0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.4    1.1
[02/16 00:24:18   1315s] ---------------------------------------------------------------------------------------------
[02/16 00:24:18   1315s]  AreaOpt #3 TOTAL                   0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:19.9    2.9
[02/16 00:24:18   1315s] ---------------------------------------------------------------------------------------------
[02/16 00:24:18   1315s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 32531
[02/16 00:24:18   1315s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6686.5M, EPOCH TIME: 1771223058.278440
[02/16 00:24:18   1315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:18   1315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:18   1315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:18   1315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:18   1315s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.201, REAL:0.048, MEM:6686.5M, EPOCH TIME: 1771223058.326816
[02/16 00:24:18   1315s] End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:07, mem=6686.52M, totSessionCpu=0:21:55).
[02/16 00:24:18   1315s] Begin: Collecting metrics
[02/16 00:24:18   1315s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -2.969 |           |     -627 |       55.07 |            |              | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        5851 |      |     |
| drv_fixing              |     0.000 |   -2.969 |         0 |    -1829 |       55.45 |            |              | 0:00:06  |        5939 |      |     |
| drv_fixing_2            |     0.000 |   -0.389 |         0 |      -69 |       56.04 |            |              | 0:00:09  |        5979 |    0 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |       56.59 |            |              | 0:00:21  |        6041 |      |     |
| area_reclaiming         |     0.000 |   -0.046 |         0 |       -0 |       56.32 |            |              | 0:00:15  |        6079 |      |     |
| incremental_replacement |    -0.074 |   -0.074 |           |       -0 |             |       0.00 |         0.00 | 0:01:18  |        6163 |      |     |
| drv_fixing_3            |    -0.072 |   -0.072 |        -0 |       -0 |       56.38 |            |              | 0:00:08  |        6340 |    0 |   0 |
| tns_fixing              |     0.020 |    0.010 |         0 |        0 |       56.47 |            |              | 0:00:09  |        6492 |      |     |
| wns_fixing              |     0.027 |    0.026 |         0 |        0 |       56.49 |            |              | 0:00:21  |        6539 |      |     |
| area_reclaiming_2       |     0.016 |    0.016 |         0 |        0 |       56.19 |            |              | 0:01:02  |        6687 |      |     |
| area_reclaiming_3       |     0.015 |    0.015 |         0 |        0 |       56.11 |            |              | 0:00:08  |        6687 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:24:18   1315s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3714.9M, current mem=3591.1M)

[02/16 00:24:18   1315s] End: Collecting metrics
[02/16 00:24:18   1316s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[02/16 00:24:18   1316s]                                            # bool, default=false, private
[02/16 00:24:18   1316s] Begin: GigaOpt postEco DRV Optimization
[02/16 00:24:18   1316s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[02/16 00:24:18   1316s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:21:56.1/0:07:09.7 (3.1), mem = 6686.5M
[02/16 00:24:19   1316s] Info: 1 clock net  excluded from IPO operation.
[02/16 00:24:19   1316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.11
[02/16 00:24:19   1316s] 
[02/16 00:24:19   1316s] Active Setup views: view_tt 
[02/16 00:24:19   1316s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6686.5M, EPOCH TIME: 1771223059.341962
[02/16 00:24:19   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:19   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:19   1316s] 
[02/16 00:24:19   1316s] 
[02/16 00:24:19   1316s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:19   1316s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.035, REAL:0.029, MEM:6686.5M, EPOCH TIME: 1771223059.371420
[02/16 00:24:19   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:19   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:19   1316s] [oiPhyDebug] optDemand 1148700579840.00, spDemand 1148700579840.00.
[02/16 00:24:19   1316s] [LDM::Info] TotalInstCnt at InitDesignMc1: 32531
[02/16 00:24:19   1316s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:24:19   1316s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:21:57 mem=6686.5M
[02/16 00:24:19   1316s] OPERPROF: Starting DPlace-Init at level 1, MEM:6686.5M, EPOCH TIME: 1771223059.390657
[02/16 00:24:19   1316s] Processing tracks to init pin-track alignment.
[02/16 00:24:19   1316s] z: 1, totalTracks: 0
[02/16 00:24:19   1316s] z: 3, totalTracks: 1
[02/16 00:24:19   1316s] z: 5, totalTracks: 1
[02/16 00:24:19   1316s] z: 7, totalTracks: 1
[02/16 00:24:19   1316s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/16 00:24:19   1316s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/16 00:24:19   1316s] Initializing Route Infrastructure for color support ...
[02/16 00:24:19   1316s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6686.5M, EPOCH TIME: 1771223059.390908
[02/16 00:24:19   1316s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6686.5M, EPOCH TIME: 1771223059.391464
[02/16 00:24:19   1316s] Route Infrastructure Initialized for color support successfully.
[02/16 00:24:19   1316s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6686.5M, EPOCH TIME: 1771223059.434693
[02/16 00:24:19   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:19   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:19   1316s] 
[02/16 00:24:19   1316s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:24:19   1316s] 
[02/16 00:24:19   1316s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:19   1316s] OPERPROF:     Starting CMU at level 3, MEM:6686.5M, EPOCH TIME: 1771223059.460768
[02/16 00:24:19   1316s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.005, MEM:6686.5M, EPOCH TIME: 1771223059.465285
[02/16 00:24:19   1316s] 
[02/16 00:24:19   1316s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:24:19   1316s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.037, MEM:6686.5M, EPOCH TIME: 1771223059.471988
[02/16 00:24:19   1316s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6686.5M, EPOCH TIME: 1771223059.472102
[02/16 00:24:19   1316s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6686.5M, EPOCH TIME: 1771223059.472260
[02/16 00:24:19   1316s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6686.5MB).
[02/16 00:24:19   1316s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.090, MEM:6686.5M, EPOCH TIME: 1771223059.480263
[02/16 00:24:19   1316s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:24:19   1317s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 32531
[02/16 00:24:19   1317s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:21:57 mem=6686.5M
[02/16 00:24:19   1317s] ### Creating RouteCongInterface, started
[02/16 00:24:19   1317s] 
[02/16 00:24:19   1317s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9312} {4, 0.568, 0.9312} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/16 00:24:19   1317s] 
[02/16 00:24:19   1317s] #optDebug: {0, 1.000}
[02/16 00:24:19   1317s] ### Creating RouteCongInterface, finished
[02/16 00:24:19   1317s] {MG pre T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:24:19   1317s] {MG pre T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:24:19   1317s] {MG pre T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:24:19   1317s] {MG pre T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:24:19   1317s] {MG post T:0 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:24:19   1317s] {MG post T:1 H:0 G:0  {5 0 1 0.178609} }
[02/16 00:24:19   1317s] {MG post T:0 H:1 G:0  {5 0 9 0.178609} }
[02/16 00:24:19   1317s] {MG post T:0 H:0 G:1  {5 0 1 0.178609} }
[02/16 00:24:20   1319s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:24:20   1319s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:24:20   1319s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:24:20   1319s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:24:20   1319s] AoF 799.1053um
[02/16 00:24:20   1319s] [GPS-DRV] Optimizer inputs ============================= 
[02/16 00:24:20   1319s] [GPS-DRV] drvFixingStage: Small Scale
[02/16 00:24:20   1319s] [GPS-DRV] costLowerBound: 0.1
[02/16 00:24:20   1319s] [GPS-DRV] setupTNSCost  : 1
[02/16 00:24:20   1319s] [GPS-DRV] maxIter       : 3
[02/16 00:24:20   1319s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/16 00:24:20   1319s] [GPS-DRV] Optimizer parameters ============================= 
[02/16 00:24:20   1319s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/16 00:24:20   1319s] [GPS-DRV] maxDensity (design): 0.95
[02/16 00:24:20   1319s] [GPS-DRV] maxLocalDensity: 0.98
[02/16 00:24:20   1319s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/16 00:24:20   1319s] [GPS-DRV] Dflt RT Characteristic Length 398.626um AoF 799.105um x 1
[02/16 00:24:20   1319s] [GPS-DRV] isCPECostingOn: false
[02/16 00:24:20   1319s] [GPS-DRV] All active and enabled setup views
[02/16 00:24:20   1319s] [GPS-DRV]     view_tt
[02/16 00:24:20   1319s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:24:20   1319s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:24:20   1319s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/16 00:24:20   1319s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[02/16 00:24:20   1319s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/16 00:24:20   1319s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6814.5M, EPOCH TIME: 1771223060.791060
[02/16 00:24:20   1319s] Found 0 hard placement blockage before merging.
[02/16 00:24:20   1319s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6814.5M, EPOCH TIME: 1771223060.791671
[02/16 00:24:21   1320s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[02/16 00:24:21   1320s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/16 00:24:21   1320s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:24:21   1320s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/16 00:24:21   1320s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:24:21   1320s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/16 00:24:21   1320s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:24:21   1320s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:24:21   1321s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 56.11%|          |         |
[02/16 00:24:21   1321s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:24:21   1321s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       1|       0|       0| 56.11%| 0:00:00.0|  6814.5M|
[02/16 00:24:21   1321s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:24:21   1321s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 56.11%| 0:00:00.0|  6814.5M|
[02/16 00:24:21   1321s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:24:21   1321s] Bottom Preferred Layer:
[02/16 00:24:21   1321s]     None
[02/16 00:24:21   1321s] Via Pillar Rule:
[02/16 00:24:21   1321s]     None
[02/16 00:24:21   1321s] Finished writing unified metrics of routing constraints.
[02/16 00:24:21   1321s] 
[02/16 00:24:21   1321s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=6814.5M) ***
[02/16 00:24:21   1321s] 
[02/16 00:24:21   1321s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:24:21   1321s] Total-nets :: 32942, Stn-nets :: 431, ratio :: 1.30836 %, Total-len 434771, Stn-len 20726.9
[02/16 00:24:21   1321s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 32532
[02/16 00:24:21   1321s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6686.5M, EPOCH TIME: 1771223061.607106
[02/16 00:24:21   1321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32532).
[02/16 00:24:21   1321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:21   1322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:21   1322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:21   1322s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.238, REAL:0.059, MEM:6686.5M, EPOCH TIME: 1771223061.666595
[02/16 00:24:21   1322s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.11
[02/16 00:24:21   1322s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:05.9/0:00:02.8 (2.1), totSession cpu/real = 0:22:02.0/0:07:12.4 (3.1), mem = 6686.5M
[02/16 00:24:21   1322s] 
[02/16 00:24:21   1322s] =============================================================================================
[02/16 00:24:21   1322s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.14-s088_1
[02/16 00:24:21   1322s] =============================================================================================
[02/16 00:24:21   1322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:24:21   1322s] ---------------------------------------------------------------------------------------------
[02/16 00:24:21   1322s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:24:21   1322s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:21   1322s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.9 % )     0:00:00.2 /  0:00:00.5    2.0
[02/16 00:24:21   1322s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:24:21   1322s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.1
[02/16 00:24:21   1322s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:21   1322s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:01.4    3.2
[02/16 00:24:21   1322s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.4    1.5
[02/16 00:24:21   1322s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:21   1322s] [ OptEval                ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:24:21   1322s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:21   1322s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.8
[02/16 00:24:21   1322s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    3.0
[02/16 00:24:21   1322s] [ DrvFindVioNets         ]      3   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.7    6.5
[02/16 00:24:21   1322s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.3    4.5
[02/16 00:24:21   1322s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:24:21   1322s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    2.6
[02/16 00:24:21   1322s] [ MISC                   ]          0:00:01.5  (  56.1 % )     0:00:01.5 /  0:00:03.4    2.2
[02/16 00:24:21   1322s] ---------------------------------------------------------------------------------------------
[02/16 00:24:21   1322s]  DrvOpt #4 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:05.9    2.1
[02/16 00:24:21   1322s] ---------------------------------------------------------------------------------------------
[02/16 00:24:21   1322s] Begin: Collecting metrics
[02/16 00:24:21   1322s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -2.969 |           |     -627 |       55.07 |            |              | 0:00:10  |        5592 | 1092 | 347 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        5851 |      |     |
| drv_fixing              |     0.000 |   -2.969 |         0 |    -1829 |       55.45 |            |              | 0:00:06  |        5939 |      |     |
| drv_fixing_2            |     0.000 |   -0.389 |         0 |      -69 |       56.04 |            |              | 0:00:09  |        5979 |    0 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |       56.59 |            |              | 0:00:21  |        6041 |      |     |
| area_reclaiming         |     0.000 |   -0.046 |         0 |       -0 |       56.32 |            |              | 0:00:15  |        6079 |      |     |
| incremental_replacement |    -0.074 |   -0.074 |           |       -0 |             |       0.00 |         0.00 | 0:01:18  |        6163 |      |     |
| drv_fixing_3            |    -0.072 |   -0.072 |        -0 |       -0 |       56.38 |            |              | 0:00:08  |        6340 |    0 |   0 |
| tns_fixing              |     0.020 |    0.010 |         0 |        0 |       56.47 |            |              | 0:00:09  |        6492 |      |     |
| wns_fixing              |     0.027 |    0.026 |         0 |        0 |       56.49 |            |              | 0:00:21  |        6539 |      |     |
| area_reclaiming_2       |     0.016 |    0.016 |         0 |        0 |       56.19 |            |              | 0:01:02  |        6687 |      |     |
| area_reclaiming_3       |     0.015 |    0.015 |         0 |        0 |       56.11 |            |              | 0:00:08  |        6687 |      |     |
| drv_eco_fixing          |     0.015 |    0.015 |         0 |        0 |       56.11 |            |              | 0:00:03  |        6687 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:24:21   1322s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3591.1M, current mem=3585.9M)

[02/16 00:24:21   1322s] End: Collecting metrics
[02/16 00:24:21   1322s] End: GigaOpt postEco DRV Optimization
[02/16 00:24:22   1322s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[02/16 00:24:22   1323s] GigaOpt: WNS changes after postEco optimization: 0.016 -> 0.016 (bump = 0.0)
[02/16 00:24:22   1323s] GigaOpt: Skipping nonLegal postEco optimization
[02/16 00:24:22   1323s] Design TNS changes after trial route: 0.020 -> 0.020
[02/16 00:24:22   1323s] GigaOpt: Skipping post-eco TNS optimization
[02/16 00:24:22   1323s] Register exp ratio and priority group on 0 nets on 34587 nets : 
[02/16 00:24:23   1323s] 
[02/16 00:24:23   1323s] Active setup views:
[02/16 00:24:23   1323s]  view_tt
[02/16 00:24:23   1323s]   Dominating endpoints: 0
[02/16 00:24:23   1323s]   Dominating TNS: -0.000
[02/16 00:24:23   1323s] 
[02/16 00:24:24   1330s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=32532 and nets=35513 using extraction engine 'preRoute' .
[02/16 00:24:24   1330s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:24:24   1330s] RC Extraction called in multi-corner(1) mode.
[02/16 00:24:24   1330s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:24:24   1330s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:24:24   1330s] RCMode: PreRoute
[02/16 00:24:24   1330s]       RC Corner Indexes            0   
[02/16 00:24:24   1330s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:24:24   1330s] Resistance Scaling Factor    : 1.00000 
[02/16 00:24:24   1330s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:24:24   1330s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:24:24   1330s] Shrink Factor                : 1.00000
[02/16 00:24:24   1330s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:24:24   1330s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/16 00:24:24   1330s] Grid density data update skipped
[02/16 00:24:24   1330s] eee: pegSigSF=1.070000
[02/16 00:24:24   1330s] Initializing multi-corner resistance tables ...
[02/16 00:24:24   1330s] eee: Grid unit RC data computation started
[02/16 00:24:24   1330s] eee: Grid unit RC data computation completed
[02/16 00:24:24   1330s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:24:24   1330s] eee: l=2 avDens=0.160160 usedTrk=12036.017833 availTrk=75150.000000 sigTrk=12036.017833
[02/16 00:24:24   1330s] eee: l=3 avDens=0.215053 usedTrk=18806.404408 availTrk=87450.000000 sigTrk=18806.404408
[02/16 00:24:24   1330s] eee: l=4 avDens=0.142555 usedTrk=9197.501378 availTrk=64518.750000 sigTrk=9197.501378
[02/16 00:24:24   1330s] eee: l=5 avDens=0.036355 usedTrk=1856.815186 availTrk=51075.000000 sigTrk=1856.815186
[02/16 00:24:24   1330s] eee: l=6 avDens=0.069429 usedTrk=2709.343753 availTrk=39023.437500 sigTrk=2709.343753
[02/16 00:24:24   1330s] eee: l=7 avDens=0.011403 usedTrk=83.705232 availTrk=7340.625000 sigTrk=83.705232
[02/16 00:24:24   1330s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:24:24   1330s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:24:24   1330s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:24:24   1330s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:24:24   1330s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:24:24   1330s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.236948 uaWl=0.000000 uaWlH=0.283700 aWlH=0.000000 lMod=0 pMax=0.845400 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:24:24   1330s] eee: NetCapCache creation started. (Current Mem: 6588.969M) 
[02/16 00:24:25   1330s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 6588.969M) 
[02/16 00:24:25   1330s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:24:25   1330s] eee: Metal Layers Info:
[02/16 00:24:25   1330s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:24:25   1330s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:24:25   1330s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:24:25   1330s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:24:25   1330s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:24:25   1330s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:24:25   1330s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:24:25   1330s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:24:25   1330s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:24:25   1330s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:24:25   1330s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:24:25   1330s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:24:25   1330s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:24:25   1330s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:24:25   1330s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:24:25   1330s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:24:25   1330s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:24:25   1330s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 6588.969M)
[02/16 00:24:25   1330s] Skewing Data Summary (End_of_FINAL)
[02/16 00:24:25   1330s] 
[02/16 00:24:25   1330s] Skew summary for view view_tt:
[02/16 00:24:25   1330s] * Accumulated skew : count = 0
[02/16 00:24:25   1330s] *     Internal use : count = 0
[02/16 00:24:25   1330s] 
[02/16 00:24:25   1330s] Starting delay calculation for Setup views
[02/16 00:24:25   1330s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:24:25   1330s] #################################################################################
[02/16 00:24:25   1330s] # Design Stage: PreRoute
[02/16 00:24:25   1330s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:24:25   1330s] # Design Mode: 45nm
[02/16 00:24:25   1330s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:24:25   1330s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:24:25   1330s] # Signoff Settings: SI Off 
[02/16 00:24:25   1330s] #################################################################################
[02/16 00:24:27   1336s] Calculate delays in Single mode...
[02/16 00:24:27   1337s] Topological Sorting (REAL = 0:00:00.0, MEM = 6515.0M, InitMEM = 6515.0M)
[02/16 00:24:27   1337s] Start delay calculation (fullDC) (8 T). (MEM=3590.93)
[02/16 00:24:27   1337s] End AAE Lib Interpolated Model. (MEM=3602.390625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:24:31   1364s] Total number of fetched objects 34587
[02/16 00:24:31   1365s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:00.0)
[02/16 00:24:31   1365s] End delay calculation. (MEM=3627.1 CPU=0:00:25.2 REAL=0:00:03.0)
[02/16 00:24:31   1365s] End delay calculation (fullDC). (MEM=3627.1 CPU=0:00:28.4 REAL=0:00:04.0)
[02/16 00:24:31   1365s] *** CDM Built up (cpu=0:00:34.4  real=0:00:06.0  mem= 6518.5M) ***
[02/16 00:24:32   1368s] *** Done Building Timing Graph (cpu=0:00:38.2 real=0:00:07.0 totSessionCpu=0:22:49 mem=6518.5M)
[02/16 00:24:32   1369s] OPTC: user 20.0
[02/16 00:24:32   1369s] Reported timing to dir ./timingReports
[02/16 00:24:32   1369s] **optDesign ... cpu = 0:17:11, real = 0:05:21, mem = 3506.7M, totSessionCpu=0:22:49 **
[02/16 00:24:32   1369s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6518.5M, EPOCH TIME: 1771223072.825676
[02/16 00:24:32   1369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:32   1369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:32   1369s] 
[02/16 00:24:32   1369s] 
[02/16 00:24:32   1369s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:32   1369s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.058, REAL:0.049, MEM:6518.5M, EPOCH TIME: 1771223072.874194
[02/16 00:24:32   1369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:32   1369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:36   1378s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/16 00:24:36   1378s] Begin: Collecting metrics
[02/16 00:24:36   1378s] **INFO: Starting Blocking QThread with 8 CPU
[02/16 00:24:36   1378s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 00:24:36   1378s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:24:36      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.5M
[02/16 00:24:36      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:24:36      0s] 
[02/16 00:24:37      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3585.9M, current mem=2807.3M)
[02/16 00:24:37      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2885.0M, current mem=2821.8M)
[02/16 00:24:37      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), mem = 0.5M
[02/16 00:24:37      0s] 
[02/16 00:24:37      0s] =============================================================================================
[02/16 00:24:37      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.14-s088_1
[02/16 00:24:37      0s] =============================================================================================
[02/16 00:24:37      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:24:37      0s] ---------------------------------------------------------------------------------------------
[02/16 00:24:37      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/16 00:24:37      0s] ---------------------------------------------------------------------------------------------
[02/16 00:24:37      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/16 00:24:37      0s] ---------------------------------------------------------------------------------------------

[02/16 00:24:37   1378s]  
_______________________________________________________________________
[02/16 00:24:37   1379s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:24:37   1379s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[02/16 00:24:37   1379s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[02/16 00:24:37   1379s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[02/16 00:24:37   1379s] | initial_summary         |           |   -2.969 |           |     -627 |       55.07 |            |              | 0:00:10  |        5592 | 1092 | 347 |
[02/16 00:24:37   1379s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        5851 |      |     |
[02/16 00:24:37   1379s] | drv_fixing              |     0.000 |   -2.969 |         0 |    -1829 |       55.45 |            |              | 0:00:06  |        5939 |      |     |
[02/16 00:24:37   1379s] | drv_fixing_2            |     0.000 |   -0.389 |         0 |      -69 |       56.04 |            |              | 0:00:09  |        5979 |    0 |   0 |
[02/16 00:24:37   1379s] | global_opt              |           |   -0.046 |           |       -0 |       56.59 |            |              | 0:00:21  |        6041 |      |     |
[02/16 00:24:37   1379s] | area_reclaiming         |     0.000 |   -0.046 |         0 |       -0 |       56.32 |            |              | 0:00:15  |        6079 |      |     |
[02/16 00:24:37   1379s] | incremental_replacement |    -0.074 |   -0.074 |           |       -0 |             |       0.00 |         0.00 | 0:01:18  |        6163 |      |     |
[02/16 00:24:37   1379s] | drv_fixing_3            |    -0.072 |   -0.072 |        -0 |       -0 |       56.38 |            |              | 0:00:08  |        6340 |    0 |   0 |
[02/16 00:24:37   1379s] | tns_fixing              |     0.020 |    0.010 |         0 |        0 |       56.47 |            |              | 0:00:09  |        6492 |      |     |
[02/16 00:24:37   1379s] | wns_fixing              |     0.027 |    0.026 |         0 |        0 |       56.49 |            |              | 0:00:21  |        6539 |      |     |
[02/16 00:24:37   1379s] | area_reclaiming_2       |     0.016 |    0.016 |         0 |        0 |       56.19 |            |              | 0:01:02  |        6687 |      |     |
[02/16 00:24:37   1379s] | area_reclaiming_3       |     0.015 |    0.015 |         0 |        0 |       56.11 |            |              | 0:00:08  |        6687 |      |     |
[02/16 00:24:37   1379s] | drv_eco_fixing          |     0.015 |    0.015 |         0 |        0 |       56.11 |            |              | 0:00:03  |        6687 |    0 |   0 |
[02/16 00:24:37   1379s] | final_summary           |     0.008 |    0.008 |           |        0 |       56.11 |            |              | 0:00:05  |        6550 |    0 |   0 |
[02/16 00:24:37   1379s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:24:37   1379s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3585.9M, current mem=3516.9M)

[02/16 00:24:37   1379s] End: Collecting metrics
[02/16 00:24:37   1379s] **optDesign ... cpu = 0:17:21, real = 0:05:26, mem = 3516.9M, totSessionCpu=0:22:59 **
[02/16 00:24:37   1379s] 
[02/16 00:24:37   1379s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:24:37   1379s] Deleting Lib Analyzer.
[02/16 00:24:37   1379s] 
[02/16 00:24:37   1379s] TimeStamp Deleting Cell Server End ...
[02/16 00:24:37   1379s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/16 00:24:37   1379s] Type 'man IMPOPT-3195' for more detail.
[02/16 00:24:37   1379s] *** Finished optDesign ***
[02/16 00:24:37   1379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:24:37   1379s] UM:*                                                                   final
[02/16 00:24:37   1379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:24:37   1379s] UM:*                                                                   opt_design_prects
[02/16 00:24:38   1379s] Info: final physical memory for 9 CRR processes is 976.88MB.
[02/16 00:24:39   1379s] Info: Summary of CRR changes:
[02/16 00:24:39   1379s]       - Timing transform commits:       0
[02/16 00:24:39   1379s] 
[02/16 00:24:39   1379s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:18:36 real=  0:06:25)
[02/16 00:24:39   1379s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.8 real=0:00:04.6)
[02/16 00:24:39   1379s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:35 real=0:00:22.0)
[02/16 00:24:39   1379s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:13 real=0:00:22.3)
[02/16 00:24:39   1379s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:04:54 real=  0:01:10)
[02/16 00:24:39   1379s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:24.1 real=0:00:09.5)
[02/16 00:24:39   1379s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:12.4 real=0:00:21.6)
[02/16 00:24:39   1379s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:07.4 real=0:00:04.0)
[02/16 00:24:39   1379s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:24:39   1379s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 00:24:39   1379s] clean pInstBBox. size 0
[02/16 00:24:39   1379s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:39   1379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:39   1379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:39   1379s] Disable CTE adjustment.
[02/16 00:24:39   1379s] Disable Layer aware incrSKP.
[02/16 00:24:39   1379s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:24:39   1379s] #optDebug: fT-D <X 1 0 0 0>
[02/16 00:24:39   1379s] VSMManager cleared!
[02/16 00:24:39   1379s] **place_opt_design ... cpu = 0:21:36, real = 0:06:36, mem = 6550.5M **
[02/16 00:24:39   1379s] *** Finished GigaPlace ***
[02/16 00:24:39   1379s] 
[02/16 00:24:39   1379s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:24:39   1379s] Severity  ID               Count  Summary                                  
[02/16 00:24:39   1379s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[02/16 00:24:39   1379s] WARNING   IMPEXT-2882          6  Unable to find the resistance for via '%...
[02/16 00:24:39   1379s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[02/16 00:24:39   1379s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/16 00:24:39   1379s] WARNING   IMPOPT-7330          8  Net %s has fanout exceed delaycal_use_de...
[02/16 00:24:39   1379s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[02/16 00:24:39   1379s] *** Message Summary: 22 warning(s), 0 error(s)
[02/16 00:24:39   1379s] 
[02/16 00:24:39   1379s] *** place_opt_design #1 [finish] () : cpu/real = 0:21:36.1/0:06:36.2 (3.3), totSession cpu/real = 0:22:59.9/0:07:30.4 (3.1), mem = 6550.5M
[02/16 00:24:39   1379s] 
[02/16 00:24:39   1379s] =============================================================================================
[02/16 00:24:39   1379s]  Final TAT Report : place_opt_design #1                                         23.14-s088_1
[02/16 00:24:39   1379s] =============================================================================================
[02/16 00:24:39   1379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:24:39   1379s] ---------------------------------------------------------------------------------------------
[02/16 00:24:39   1379s] [ InitOpt                ]      1   0:00:42.2  (  10.6 % )     0:00:55.4 /  0:01:05.9    1.2
[02/16 00:24:39   1379s] [ WnsOpt                 ]      1   0:00:21.1  (   5.3 % )     0:00:21.1 /  0:00:11.9    0.6
[02/16 00:24:39   1379s] [ TnsOpt                 ]      1   0:00:08.3  (   2.1 % )     0:00:09.0 /  0:00:23.7    2.6
[02/16 00:24:39   1379s] [ GlobalOpt              ]      1   0:00:21.6  (   5.5 % )     0:00:21.6 /  0:01:34.7    4.4
[02/16 00:24:39   1379s] [ DrvOpt                 ]      4   0:00:24.5  (   6.2 % )     0:00:24.5 /  0:01:18.7    3.2
[02/16 00:24:39   1379s] [ SimplifyNetlist        ]      1   0:00:04.3  (   1.1 % )     0:00:04.3 /  0:00:05.5    1.3
[02/16 00:24:39   1379s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:39   1379s] [ AreaOpt                ]      3   0:01:21.7  (  20.6 % )     0:01:22.4 /  0:05:34.3    4.1
[02/16 00:24:39   1379s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:39   1379s] [ ViewPruning            ]     10   0:00:01.0  (   0.3 % )     0:00:02.2 /  0:00:09.6    4.5
[02/16 00:24:39   1379s] [ OptSummaryReport       ]      3   0:00:00.3  (   0.1 % )     0:00:14.9 /  0:01:01.2    4.1
[02/16 00:24:39   1379s] [ MetricReport           ]     14   0:00:05.1  (   1.3 % )     0:00:05.1 /  0:00:04.1    0.8
[02/16 00:24:39   1379s] [ DrvReport              ]      3   0:00:03.0  (   0.8 % )     0:00:03.0 /  0:00:04.8    1.6
[02/16 00:24:39   1379s] [ SlackTraversorInit     ]     16   0:00:01.6  (   0.4 % )     0:00:02.8 /  0:00:07.4    2.6
[02/16 00:24:39   1379s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:24:39   1379s] [ PlacerInterfaceInit    ]      3   0:00:00.5  (   0.1 % )     0:00:00.8 /  0:00:01.7    2.2
[02/16 00:24:39   1379s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.8    2.4
[02/16 00:24:39   1379s] [ GlobalPlace            ]      1   0:01:00.6  (  15.3 % )     0:01:07.7 /  0:04:13.6    3.7
[02/16 00:24:39   1379s] [ IncrReplace            ]      1   0:01:03.2  (  15.9 % )     0:01:18.6 /  0:05:35.9    4.3
[02/16 00:24:39   1379s] [ RefinePlace            ]      4   0:00:12.0  (   3.0 % )     0:00:12.1 /  0:00:28.7    2.4
[02/16 00:24:39   1379s] [ DetailPlaceInit        ]      6   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.6    1.1
[02/16 00:24:39   1379s] [ EarlyGlobalRoute       ]      1   0:00:02.3  (   0.6 % )     0:00:02.3 /  0:00:06.4    2.8
[02/16 00:24:39   1379s] [ ExtractRC              ]      3   0:00:01.7  (   0.4 % )     0:00:01.7 /  0:00:01.7    1.0
[02/16 00:24:39   1379s] [ UpdateTimingGraph      ]      9   0:00:01.4  (   0.4 % )     0:00:26.5 /  0:02:18.7    5.2
[02/16 00:24:39   1379s] [ FullDelayCalc          ]      3   0:00:20.1  (   5.1 % )     0:00:20.1 /  0:01:47.1    5.3
[02/16 00:24:39   1379s] [ TimingUpdate           ]     46   0:00:09.3  (   2.4 % )     0:00:09.3 /  0:00:52.0    5.6
[02/16 00:24:39   1379s] [ TimingReport           ]      3   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:01.8    2.9
[02/16 00:24:39   1379s] [ GenerateReports        ]      1   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:24:39   1379s] [ IncrTimingUpdate       ]     16   0:00:01.3  (   0.3 % )     0:00:01.3 /  0:00:05.4    4.3
[02/16 00:24:39   1379s] [ MISC                   ]          0:00:06.9  (   1.7 % )     0:00:06.9 /  0:00:08.6    1.3
[02/16 00:24:39   1379s] ---------------------------------------------------------------------------------------------
[02/16 00:24:39   1379s]  place_opt_design #1 TOTAL          0:06:36.2  ( 100.0 % )     0:06:36.2 /  0:21:36.1    3.3
[02/16 00:24:39   1379s] ---------------------------------------------------------------------------------------------
[02/16 00:24:39   1379s] #% End place_opt_design (date=02/16 00:24:39, total cpu=0:21:36, real=0:06:36, peak res=4279.2M, current mem=3437.3M)
[02/16 00:24:39   1379s] <CMD> setTieHiLoMode -maxFanout 5
[02/16 00:24:39   1379s] <CMD> addTieHiLo -prefix TIE -cell {TIELOx1_ASAP7_75t_SL TIEHIx1_ASAP7_75t_SL}
[02/16 00:24:39   1379s] OPERPROF: Starting DPlace-Init at level 1, MEM:6550.5M, EPOCH TIME: 1771223079.693105
[02/16 00:24:39   1379s] Processing tracks to init pin-track alignment.
[02/16 00:24:39   1379s] z: 1, totalTracks: 0
[02/16 00:24:39   1379s] z: 3, totalTracks: 1
[02/16 00:24:39   1379s] z: 5, totalTracks: 1
[02/16 00:24:39   1379s] z: 7, totalTracks: 1
[02/16 00:24:39   1379s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:24:39   1379s] #spOpts: rpCkHalo=4 
[02/16 00:24:39   1379s] Initializing Route Infrastructure for color support ...
[02/16 00:24:39   1379s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6550.5M, EPOCH TIME: 1771223079.693354
[02/16 00:24:39   1379s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6550.5M, EPOCH TIME: 1771223079.693876
[02/16 00:24:39   1379s] Route Infrastructure Initialized for color support successfully.
[02/16 00:24:39   1380s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:39   1380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:39   1380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:39   1380s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:24:39   1380s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6550.5M, EPOCH TIME: 1771223079.715433
[02/16 00:24:39   1380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:39   1380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:39   1380s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6550.5M, EPOCH TIME: 1771223079.716593
[02/16 00:24:39   1380s] Max number of tech site patterns supported in site array is 256.
[02/16 00:24:39   1380s] Core basic site is asap7sc7p5t
[02/16 00:24:39   1380s] Processing tracks to init pin-track alignment.
[02/16 00:24:39   1380s] z: 1, totalTracks: 0
[02/16 00:24:39   1380s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:24:39   1380s] z: 3, totalTracks: 1
[02/16 00:24:39   1380s] z: 5, totalTracks: 1
[02/16 00:24:39   1380s] z: 7, totalTracks: 1
[02/16 00:24:39   1380s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:24:39   1380s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:24:39   1380s] Fast DP-INIT is on for default
[02/16 00:24:39   1380s] Keep-away cache is enable on metals: 1-10
[02/16 00:24:39   1380s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:24:39   1380s] Atter site array init, number of instance map data is 0.
[02/16 00:24:39   1380s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.035, REAL:0.023, MEM:6550.5M, EPOCH TIME: 1771223079.739401
[02/16 00:24:39   1380s] 
[02/16 00:24:39   1380s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:24:39   1380s] 
[02/16 00:24:39   1380s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:39   1380s] 
[02/16 00:24:39   1380s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:24:39   1380s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.037, MEM:6550.5M, EPOCH TIME: 1771223079.752206
[02/16 00:24:39   1380s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6550.5M, EPOCH TIME: 1771223079.752314
[02/16 00:24:39   1380s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6550.5M, EPOCH TIME: 1771223079.752596
[02/16 00:24:39   1380s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6550.5MB).
[02/16 00:24:39   1380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.075, MEM:6550.5M, EPOCH TIME: 1771223079.768494
[02/16 00:24:39   1380s] Options: No distance constraint, Max Fan-out = 5.
[02/16 00:24:39   1380s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6550.5M, EPOCH TIME: 1771223079.768578
[02/16 00:24:39   1380s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.001, REAL:0.001, MEM:6550.5M, EPOCH TIME: 1771223079.769234
[02/16 00:24:39   1380s] INFO: Total Number of Tie Cells (TIELOx1_ASAP7_75t_SL) placed: 0  
[02/16 00:24:39   1380s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6550.5M, EPOCH TIME: 1771223079.838402
[02/16 00:24:39   1380s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.001, REAL:0.001, MEM:6550.5M, EPOCH TIME: 1771223079.839111
[02/16 00:24:40   1380s] 
[02/16 00:24:40   1380s] Creating Lib Analyzer ...
[02/16 00:24:40   1380s] 
[02/16 00:24:40   1380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:24:40   1380s] Summary for sequential cells identification: 
[02/16 00:24:40   1380s]   Identified SBFF number: 34
[02/16 00:24:40   1380s]   Identified MBFF number: 0
[02/16 00:24:40   1380s]   Identified SB Latch number: 12
[02/16 00:24:40   1380s]   Identified MB Latch number: 0
[02/16 00:24:40   1380s]   Not identified SBFF number: 0
[02/16 00:24:40   1380s]   Not identified MBFF number: 0
[02/16 00:24:40   1380s]   Not identified SB Latch number: 0
[02/16 00:24:40   1380s]   Not identified MB Latch number: 0
[02/16 00:24:40   1380s]   Number of sequential cells which are not FFs: 20
[02/16 00:24:40   1380s]  Visiting view : view_tt
[02/16 00:24:40   1380s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:24:40   1380s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:24:40   1380s]  Visiting view : view_tt
[02/16 00:24:40   1380s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:24:40   1380s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:24:40   1380s] TLC MultiMap info (StdDelay):
[02/16 00:24:40   1380s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:24:40   1380s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:24:40   1380s]  Setting StdDelay to: 6.1ps
[02/16 00:24:40   1380s] 
[02/16 00:24:40   1380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:24:40   1380s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:24:40   1380s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:24:40   1380s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:24:40   1380s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:24:40   1380s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:24:40   1380s] 
[02/16 00:24:40   1380s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:24:40   1381s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:01 mem=6550.5M
[02/16 00:24:40   1381s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:01 mem=6550.5M
[02/16 00:24:40   1381s] Creating Lib Analyzer, finished. 
[02/16 00:24:40   1381s] #optDebug: Start CG creation (mem=6550.5M)
[02/16 00:24:40   1381s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:24:40   1381s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:24:41   1381s] ToF 291.6977um
[02/16 00:24:41   1381s] (cpu=0:00:00.6, mem=6550.5M)
[02/16 00:24:41   1381s]  ...processing cgPrt (cpu=0:00:00.6, mem=6550.5M)
[02/16 00:24:41   1381s]  ...processing cgEgp (cpu=0:00:00.6, mem=6550.5M)
[02/16 00:24:41   1381s]  ...processing cgPbk (cpu=0:00:00.6, mem=6550.5M)
[02/16 00:24:41   1381s]  ...processing cgNrb(cpu=0:00:00.6, mem=6550.5M)
[02/16 00:24:41   1381s]  ...processing cgObs (cpu=0:00:00.6, mem=6550.5M)
[02/16 00:24:41   1381s]  ...processing cgCon (cpu=0:00:00.6, mem=6550.5M)
[02/16 00:24:41   1381s]  ...processing cgPdm (cpu=0:00:00.6, mem=6550.5M)
[02/16 00:24:41   1381s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=6550.5M)
[02/16 00:24:41   1381s] Re-routed 885 nets
[02/16 00:24:41   1381s] INFO: Total Number of Tie Cells (TIEHIx1_ASAP7_75t_SL) placed: 885  
[02/16 00:24:41   1381s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6550.5M, EPOCH TIME: 1771223081.383956
[02/16 00:24:41   1381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33417).
[02/16 00:24:41   1381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1381s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:41   1381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1381s] # Resetting pin-track-align track data.
[02/16 00:24:41   1381s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.200, REAL:0.066, MEM:6550.5M, EPOCH TIME: 1771223081.450039
[02/16 00:24:41   1381s] <CMD> checkPlace > innovus_8x8_check_place_post.rep
[02/16 00:24:41   1381s] OPERPROF: Starting checkPlace at level 1, MEM:6550.5M, EPOCH TIME: 1771223081.459314
[02/16 00:24:41   1381s] Processing tracks to init pin-track alignment.
[02/16 00:24:41   1381s] z: 1, totalTracks: 0
[02/16 00:24:41   1381s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:24:41   1381s] z: 3, totalTracks: 1
[02/16 00:24:41   1381s] z: 5, totalTracks: 1
[02/16 00:24:41   1381s] z: 7, totalTracks: 1
[02/16 00:24:41   1381s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/16 00:24:41   1381s] Initializing Route Infrastructure for color support ...
[02/16 00:24:41   1381s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6550.5M, EPOCH TIME: 1771223081.459816
[02/16 00:24:41   1381s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6550.5M, EPOCH TIME: 1771223081.460677
[02/16 00:24:41   1381s] Route Infrastructure Initialized for color support successfully.
[02/16 00:24:41   1382s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:41   1382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1382s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:24:41   1382s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6550.5M, EPOCH TIME: 1771223081.477975
[02/16 00:24:41   1382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1382s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6550.5M, EPOCH TIME: 1771223081.479264
[02/16 00:24:41   1382s] Max number of tech site patterns supported in site array is 256.
[02/16 00:24:41   1382s] Core basic site is asap7sc7p5t
[02/16 00:24:41   1382s] Processing tracks to init pin-track alignment.
[02/16 00:24:41   1382s] z: 1, totalTracks: 0
[02/16 00:24:41   1382s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:24:41   1382s] z: 3, totalTracks: 1
[02/16 00:24:41   1382s] z: 5, totalTracks: 1
[02/16 00:24:41   1382s] z: 7, totalTracks: 1
[02/16 00:24:41   1382s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:24:41   1382s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:24:41   1382s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:24:41   1382s] SiteArray: use 2,969,600 bytes
[02/16 00:24:41   1382s] SiteArray: current memory after site array memory allocation 6550.5M
[02/16 00:24:41   1382s] SiteArray: FP blocked sites are writable
[02/16 00:24:41   1382s] Keep-away cache is enable on metals: 1-10
[02/16 00:24:41   1382s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:24:41   1382s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6550.5M, EPOCH TIME: 1771223081.510709
[02/16 00:24:41   1382s] Process 1983 (called=3191 computed=15) wires and vias for routing blockage analysis
[02/16 00:24:41   1382s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.018, REAL:0.012, MEM:6550.5M, EPOCH TIME: 1771223081.522688
[02/16 00:24:41   1382s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:24:41   1382s] Atter site array init, number of instance map data is 0.
[02/16 00:24:41   1382s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.073, REAL:0.050, MEM:6550.5M, EPOCH TIME: 1771223081.529160
[02/16 00:24:41   1382s] 
[02/16 00:24:41   1382s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:24:41   1382s] 
[02/16 00:24:41   1382s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:41   1382s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.079, REAL:0.056, MEM:6550.5M, EPOCH TIME: 1771223081.533602
[02/16 00:24:41   1382s] Begin checking placement ... (start mem=6550.5M, init mem=6550.5M)
[02/16 00:24:41   1382s] Begin checking exclusive groups violation ...
[02/16 00:24:41   1382s] There are 0 groups to check, max #box is 0, total #box is 0
[02/16 00:24:41   1382s] Finished checking exclusive groups violations. Found 0 Vio.
[02/16 00:24:41   1382s] 
[02/16 00:24:41   1382s] Running CheckPlace using 8 threads!...
[02/16 00:24:41   1383s] 
[02/16 00:24:41   1383s] ...checkPlace MT is done!
[02/16 00:24:41   1383s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6518.5M, EPOCH TIME: 1771223081.916428
[02/16 00:24:41   1383s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.026, REAL:0.027, MEM:6518.5M, EPOCH TIME: 1771223081.943055
[02/16 00:24:41   1383s] Overlapping with other instance:	1051
[02/16 00:24:41   1383s] *info: Placed = 33417         
[02/16 00:24:41   1383s] *info: Unplaced = 0           
[02/16 00:24:41   1383s] Placement Density:56.59%(72414/127946)
[02/16 00:24:41   1383s] Placement Density (including fixed std cells):56.59%(72414/127946)
[02/16 00:24:41   1383s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:41   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33417).
[02/16 00:24:41   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1383s] # Resetting pin-track-align track data.
[02/16 00:24:41   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:41   1383s] Finished checkPlace (total: cpu=0:00:01.6, real=0:00:00.0; vio checks: cpu=0:00:01.5, real=0:00:00.0; mem=6518.5M)
[02/16 00:24:41   1383s] OPERPROF: Finished checkPlace at level 1, CPU:1.611, REAL:0.508, MEM:6518.5M, EPOCH TIME: 1771223081.967019
[02/16 00:24:41   1383s] <CMD> clock_opt_design
[02/16 00:24:41   1383s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:23:03.6/0:07:32.7 (3.1), mem = 6518.5M
[02/16 00:24:41   1383s] **INFO: User's settings:
[02/16 00:24:41   1383s] setOptMode -opt_view_pruning_hold_views_active_list            { view_tt }
[02/16 00:24:41   1383s] setOptMode -opt_view_pruning_setup_views_active_list           { view_tt }
[02/16 00:24:41   1383s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_tt}
[02/16 00:24:41   1383s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_tt}
[02/16 00:24:41   1383s] setOptMode -opt_drv_margin                                     0
[02/16 00:24:41   1383s] setOptMode -opt_drv                                            true
[02/16 00:24:41   1383s] setOptMode -opt_hold_target_slack                              0.02
[02/16 00:24:41   1383s] setOptMode -opt_resize_flip_flops                              true
[02/16 00:24:41   1383s] setOptMode -opt_setup_target_slack                             0.02
[02/16 00:24:41   1383s] 
[02/16 00:24:41   1383s] Hard fence disabled
[02/16 00:24:41   1383s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6518.5M, EPOCH TIME: 1771223081.995004
[02/16 00:24:41   1383s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6518.5M, EPOCH TIME: 1771223081.995205
[02/16 00:24:41   1383s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6518.5M, EPOCH TIME: 1771223081.995301
[02/16 00:24:41   1383s] Processing tracks to init pin-track alignment.
[02/16 00:24:41   1383s] z: 1, totalTracks: 0
[02/16 00:24:41   1383s] z: 3, totalTracks: 1
[02/16 00:24:41   1383s] z: 5, totalTracks: 1
[02/16 00:24:41   1383s] z: 7, totalTracks: 1
[02/16 00:24:41   1383s] #spOpts: N=45 dpt mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/16 00:24:41   1383s] Initializing Route Infrastructure for color support ...
[02/16 00:24:41   1383s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6518.5M, EPOCH TIME: 1771223081.995601
[02/16 00:24:41   1383s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6518.5M, EPOCH TIME: 1771223081.996223
[02/16 00:24:41   1383s] Route Infrastructure Initialized for color support successfully.
[02/16 00:24:42   1383s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:42   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:42   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:42   1383s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:24:42   1383s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6518.5M, EPOCH TIME: 1771223082.026379
[02/16 00:24:42   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:42   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:42   1383s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:6518.5M, EPOCH TIME: 1771223082.028654
[02/16 00:24:42   1383s] Max number of tech site patterns supported in site array is 256.
[02/16 00:24:42   1383s] Core basic site is asap7sc7p5t
[02/16 00:24:42   1383s] Processing tracks to init pin-track alignment.
[02/16 00:24:42   1383s] z: 1, totalTracks: 0
[02/16 00:24:42   1383s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:24:42   1383s] z: 3, totalTracks: 1
[02/16 00:24:42   1383s] z: 5, totalTracks: 1
[02/16 00:24:42   1383s] z: 7, totalTracks: 1
[02/16 00:24:42   1383s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:24:42   1383s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:24:42   1383s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:24:42   1383s] SiteArray: use 2,969,600 bytes
[02/16 00:24:42   1383s] SiteArray: current memory after site array memory allocation 6550.5M
[02/16 00:24:42   1383s] SiteArray: FP blocked sites are writable
[02/16 00:24:42   1383s] Keep-away cache is enable on metals: 1-10
[02/16 00:24:42   1383s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:24:42   1383s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:6550.5M, EPOCH TIME: 1771223082.059949
[02/16 00:24:42   1383s] Process 1983 (called=3191 computed=13) wires and vias for routing blockage analysis
[02/16 00:24:42   1383s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.012, REAL:0.007, MEM:6550.5M, EPOCH TIME: 1771223082.066786
[02/16 00:24:42   1383s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:24:42   1383s] Atter site array init, number of instance map data is 0.
[02/16 00:24:42   1383s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.064, REAL:0.042, MEM:6550.5M, EPOCH TIME: 1771223082.070549
[02/16 00:24:42   1383s] 
[02/16 00:24:42   1383s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:24:42   1383s] 
[02/16 00:24:42   1383s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:42   1383s] OPERPROF:         Starting CMU at level 5, MEM:6550.5M, EPOCH TIME: 1771223082.082473
[02/16 00:24:42   1383s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.004, MEM:6550.5M, EPOCH TIME: 1771223082.086044
[02/16 00:24:42   1383s] 
[02/16 00:24:42   1383s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:24:42   1383s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.090, REAL:0.067, MEM:6550.5M, EPOCH TIME: 1771223082.093285
[02/16 00:24:42   1383s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6550.5M, EPOCH TIME: 1771223082.093443
[02/16 00:24:42   1383s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6550.5M, EPOCH TIME: 1771223082.093679
[02/16 00:24:42   1383s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=6550.5MB).
[02/16 00:24:42   1383s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.107, MEM:6550.5M, EPOCH TIME: 1771223082.102266
[02/16 00:24:42   1383s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.131, REAL:0.107, MEM:6550.5M, EPOCH TIME: 1771223082.102318
[02/16 00:24:42   1383s] TDRefine: refinePlace mode is spiral
[02/16 00:24:42   1383s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:24:42   1383s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.3
[02/16 00:24:42   1383s] OPERPROF:   Starting Refine-Place at level 2, MEM:6550.5M, EPOCH TIME: 1771223082.107531
[02/16 00:24:42   1383s] *** Starting refinePlace (0:23:04 mem=6550.5M) ***
[02/16 00:24:42   1383s] Total net bbox length = 4.865e+05 (1.808e+05 3.057e+05) (ext = 3.078e+04)
[02/16 00:24:42   1383s] 
[02/16 00:24:42   1383s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:24:42   1383s] 
[02/16 00:24:42   1383s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:42   1383s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6550.5M, EPOCH TIME: 1771223082.152952
[02/16 00:24:42   1383s] # Found 0 legal fixed insts to color.
[02/16 00:24:42   1383s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.005, REAL:0.005, MEM:6550.5M, EPOCH TIME: 1771223082.157512
[02/16 00:24:42   1383s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6550.5M, EPOCH TIME: 1771223082.216482
[02/16 00:24:42   1383s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.002, REAL:0.002, MEM:6550.5M, EPOCH TIME: 1771223082.218846
[02/16 00:24:42   1383s] Set min layer with design mode ( 2 )
[02/16 00:24:42   1383s] Set max layer with design mode ( 7 )
[02/16 00:24:42   1383s] Set min layer with design mode ( 2 )
[02/16 00:24:42   1383s] Set max layer with design mode ( 7 )
[02/16 00:24:42   1383s] 
[02/16 00:24:42   1383s] Starting Small incrNP...
[02/16 00:24:42   1383s] User Input Parameters:
[02/16 00:24:42   1383s] - Congestion Driven    : Off
[02/16 00:24:42   1383s] - Timing Driven        : Off
[02/16 00:24:42   1383s] - Area-Violation Based : Off
[02/16 00:24:42   1383s] - Start Rollback Level : -5
[02/16 00:24:42   1383s] - Legalized            : On
[02/16 00:24:42   1383s] - Window Based         : Off
[02/16 00:24:42   1383s] - eDen incr mode       : Off
[02/16 00:24:42   1383s] - Small incr mode      : On
[02/16 00:24:42   1383s] 
[02/16 00:24:42   1383s] default core: bins with density > 0.750 =  5.54 % ( 64 / 1156 )
[02/16 00:24:42   1383s] Density distribution unevenness ratio = 17.452%
[02/16 00:24:42   1383s] Density distribution unevenness ratio (U70) = 1.853%
[02/16 00:24:42   1383s] Density distribution unevenness ratio (U80) = 0.000%
[02/16 00:24:42   1383s] Density distribution unevenness ratio (U90) = 0.000%
[02/16 00:24:42   1383s] cost 0.802000, thresh 1.000000
[02/16 00:24:42   1383s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=6550.5M)
[02/16 00:24:42   1383s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:24:42   1383s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6550.5M, EPOCH TIME: 1771223082.258985
[02/16 00:24:42   1383s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.003, REAL:0.003, MEM:6550.5M, EPOCH TIME: 1771223082.261977
[02/16 00:24:42   1383s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6550.5M, EPOCH TIME: 1771223082.262101
[02/16 00:24:42   1383s] Starting refinePlace ...
[02/16 00:24:42   1383s] Set min layer with design mode ( 2 )
[02/16 00:24:42   1383s] Set max layer with design mode ( 7 )
[02/16 00:24:42   1383s] Set min layer with design mode ( 2 )
[02/16 00:24:42   1383s] Set max layer with design mode ( 7 )
[02/16 00:24:42   1384s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:24:42   1384s] DDP markSite nrRow 331 nrJob 331
[02/16 00:24:42   1384s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:24:42   1384s]  ** Cut row section real time 0:00:00.0.
[02/16 00:24:42   1384s]    Spread Effort: high, standalone mode, useDDP on.
[02/16 00:24:42   1386s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.6, real=0:00:00.0, mem=6518.5MB) @(0:23:04 - 0:23:07).
[02/16 00:24:42   1386s] Move report: preRPlace moves 1134 insts, mean move: 0.48 um, max move: 2.16 um 
[02/16 00:24:42   1386s] 	Max move on inst (FE_OFC2567_rst_n): (335.38, 303.19) --> (334.30, 302.11)
[02/16 00:24:42   1386s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx4_ASAP7_75t_SL
[02/16 00:24:42   1386s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:6518.5M, EPOCH TIME: 1771223082.896628
[02/16 00:24:43   1386s] Tweakage: fix icg 1, fix clk 0.
[02/16 00:24:43   1386s] Tweakage: density cost 0, scale 0.4.
[02/16 00:24:43   1386s] Tweakage: activity cost 0, scale 1.0.
[02/16 00:24:43   1386s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6646.5M, EPOCH TIME: 1771223083.029692
[02/16 00:24:43   1386s] Cut to 4 partitions.
[02/16 00:24:43   1386s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:6646.5M, EPOCH TIME: 1771223083.061725
[02/16 00:24:43   1387s] Tweakage perm 704 insts, flip 2576 insts.
[02/16 00:24:43   1387s] Tweakage perm 50 insts, flip 132 insts.
[02/16 00:24:43   1387s] Tweakage perm 44 insts, flip 34 insts.
[02/16 00:24:43   1388s] Tweakage perm 8 insts, flip 8 insts.
[02/16 00:24:44   1389s] Tweakage perm 362 insts, flip 1966 insts.
[02/16 00:24:44   1390s] Tweakage perm 49 insts, flip 115 insts.
[02/16 00:24:44   1390s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:3.662, REAL:1.500, MEM:6646.5M, EPOCH TIME: 1771223084.561979
[02/16 00:24:44   1390s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:3.698, REAL:1.536, MEM:6646.5M, EPOCH TIME: 1771223084.565567
[02/16 00:24:44   1390s] Cleanup congestion map
[02/16 00:24:44   1390s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:3.845, REAL:1.682, MEM:6550.5M, EPOCH TIME: 1771223084.578833
[02/16 00:24:44   1390s] Move report: Congestion aware Tweak moves 1193 insts, mean move: 1.59 um, max move: 5.62 um 
[02/16 00:24:44   1390s] 	Max move on inst (FE_OFC2777_rst_n): (34.49, 200.59) --> (28.87, 200.59)
[02/16 00:24:44   1390s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:03.8, real=0:00:02.0, mem=6550.5mb) @(0:23:07 - 0:23:10).
[02/16 00:24:44   1390s] Cleanup congestion map
[02/16 00:24:44   1390s] 
[02/16 00:24:44   1390s]  === Spiral for Logical I: (movable: 33417) ===
[02/16 00:24:44   1390s] 
[02/16 00:24:44   1390s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:24:45   1393s] 
[02/16 00:24:45   1393s]  Info: 0 filler has been deleted!
[02/16 00:24:45   1393s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:24:45   1393s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[02/16 00:24:45   1393s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:24:45   1393s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:01.0, mem=6518.5MB) @(0:23:10 - 0:23:13).
[02/16 00:24:45   1393s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:24:45   1393s] Move report: Detail placement moves 1943 insts, mean move: 1.11 um, max move: 6.05 um 
[02/16 00:24:45   1393s] 	Max move on inst (FE_OFC2226_n_1): (324.58, 218.95) --> (329.54, 220.03)
[02/16 00:24:45   1393s] 	Runtime: CPU: 0:00:09.1 REAL: 0:00:03.0 MEM: 6518.5MB
[02/16 00:24:45   1393s] Statistics of distance of Instance movement in refine placement:
[02/16 00:24:45   1393s]   maximum (X+Y) =         6.05 um
[02/16 00:24:45   1393s]   inst (FE_OFC2226_n_1) with max move: (324.576, 218.952) -> (329.544, 220.032)
[02/16 00:24:45   1393s]   mean    (X+Y) =         1.11 um
[02/16 00:24:45   1393s] Total instances flipped for legalization: 1188
[02/16 00:24:45   1393s] Summary Report:
[02/16 00:24:45   1393s] Instances move: 1943 (out of 33417 movable)
[02/16 00:24:45   1393s] Instances flipped: 1188
[02/16 00:24:45   1393s] Mean displacement: 1.11 um
[02/16 00:24:45   1393s] Max displacement: 6.05 um (Instance: FE_OFC2226_n_1) (324.576, 218.952) -> (329.544, 220.032)
[02/16 00:24:45   1393s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx4_ASAP7_75t_SL
[02/16 00:24:45   1393s] 	Violation at original loc: Overlapping with other instance
[02/16 00:24:45   1393s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:24:45   1393s] Total instances moved : 1943
[02/16 00:24:45   1393s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:9.159, REAL:3.394, MEM:6518.5M, EPOCH TIME: 1771223085.656187
[02/16 00:24:45   1393s] Total net bbox length = 4.860e+05 (1.803e+05 3.057e+05) (ext = 3.077e+04)
[02/16 00:24:45   1393s] Runtime: CPU: 0:00:09.3 REAL: 0:00:03.0 MEM: 6518.5MB
[02/16 00:24:45   1393s] [CPU] RefinePlace/total (cpu=0:00:09.3, real=0:00:03.0, mem=6518.5MB) @(0:23:04 - 0:23:13).
[02/16 00:24:45   1393s] *** Finished refinePlace (0:23:13 mem=6518.5M) ***
[02/16 00:24:45   1393s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.3
[02/16 00:24:45   1393s] OPERPROF:   Finished Refine-Place at level 2, CPU:9.354, REAL:3.594, MEM:6518.5M, EPOCH TIME: 1771223085.701652
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 6.05 um
RPlace-Summary:     Max move: inst FE_OFC2226_n_1 cell INVx4_ASAP7_75t_SL loc (324.58, 218.95) -> (329.54, 220.03)
RPlace-Summary:     Average move dist: 1.11
RPlace-Summary:     Number of inst moved: 1943
RPlace-Summary:     Number of movable inst: 33417
[02/16 00:24:45   1393s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:24:45   1393s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6518.5M, EPOCH TIME: 1771223085.706558
[02/16 00:24:45   1393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33417).
[02/16 00:24:45   1393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:45   1393s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:45   1393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:45   1393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:45   1393s] # Resetting pin-track-align track data.
[02/16 00:24:45   1393s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.239, REAL:0.065, MEM:6550.5M, EPOCH TIME: 1771223085.771983
[02/16 00:24:45   1393s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:9.734, REAL:3.777, MEM:6550.5M, EPOCH TIME: 1771223085.772128
[02/16 00:24:45   1393s] ccopt_args: 
[02/16 00:24:45   1393s] Turning off fast DC mode.
[02/16 00:24:46   1393s] Runtime...
[02/16 00:24:46   1393s] (clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[02/16 00:24:46   1393s] (clock_opt_design): create_ccopt_clock_tree_spec
[02/16 00:24:46   1393s] Creating clock tree spec for modes (timing configs): func_mode
[02/16 00:24:46   1393s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/16 00:24:46   1393s] Reset timing graph...
[02/16 00:24:46   1393s] Ignoring AAE DB Resetting ...
[02/16 00:24:46   1393s] Reset timing graph done.
[02/16 00:24:46   1393s] Ignoring AAE DB Resetting ...
[02/16 00:24:47   1396s] Analyzing clock structure...
[02/16 00:24:48   1397s] Analyzing clock structure done.
[02/16 00:24:48   1397s] Reset timing graph...
[02/16 00:24:48   1397s] Ignoring AAE DB Resetting ...
[02/16 00:24:48   1397s] Reset timing graph done.
[02/16 00:24:48   1397s] Extracting original clock gating for clk...
[02/16 00:24:48   1397s]   clock_tree clk contains 4424 sinks and 0 clock gates.
[02/16 00:24:48   1397s] Extracting original clock gating for clk done.
[02/16 00:24:48   1397s] The skew group clk/func_mode was created. It contains 4424 sinks and 1 sources.
[02/16 00:24:48   1397s] Checking clock tree convergence...
[02/16 00:24:48   1397s] Checking clock tree convergence done.
[02/16 00:24:48   1397s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/16 00:24:48   1397s] Set place::cacheFPlanSiteMark to 1
[02/16 00:24:48   1397s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/16 00:24:48   1397s] Using CCOpt effort standard.
[02/16 00:24:48   1397s] Updating ideal nets and annotations...
[02/16 00:24:48   1397s] Reset timing graph...
[02/16 00:24:48   1397s] Ignoring AAE DB Resetting ...
[02/16 00:24:48   1397s] Reset timing graph done.
[02/16 00:24:48   1397s] Ignoring AAE DB Resetting ...
[02/16 00:24:50   1401s] Reset timing graph...
[02/16 00:24:50   1401s] Ignoring AAE DB Resetting ...
[02/16 00:24:50   1401s] Reset timing graph done.
[02/16 00:24:51   1401s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/16 00:24:51   1401s] Updating ideal nets and annotations done. (took cpu=0:00:04.0 real=0:00:02.3)
[02/16 00:24:51   1401s] CCOpt::Phase::Initialization...
[02/16 00:24:51   1401s] Check Prerequisites...
[02/16 00:24:51   1401s] Leaving CCOpt scope - CheckPlace...
[02/16 00:24:51   1401s] OPERPROF: Starting checkPlace at level 1, MEM:6541.0M, EPOCH TIME: 1771223091.034638
[02/16 00:24:51   1401s] Processing tracks to init pin-track alignment.
[02/16 00:24:51   1401s] z: 1, totalTracks: 0
[02/16 00:24:51   1401s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:24:51   1401s] z: 3, totalTracks: 1
[02/16 00:24:51   1401s] z: 5, totalTracks: 1
[02/16 00:24:51   1401s] z: 7, totalTracks: 1
[02/16 00:24:51   1401s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/16 00:24:51   1401s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:51   1401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:51   1401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:51   1401s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:24:51   1401s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6541.0M, EPOCH TIME: 1771223091.059500
[02/16 00:24:51   1401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:51   1401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:51   1401s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6541.0M, EPOCH TIME: 1771223091.061214
[02/16 00:24:51   1401s] Max number of tech site patterns supported in site array is 256.
[02/16 00:24:51   1401s] Core basic site is asap7sc7p5t
[02/16 00:24:51   1401s] Processing tracks to init pin-track alignment.
[02/16 00:24:51   1401s] z: 1, totalTracks: 0
[02/16 00:24:51   1401s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:24:51   1401s] z: 3, totalTracks: 1
[02/16 00:24:51   1401s] z: 5, totalTracks: 1
[02/16 00:24:51   1401s] z: 7, totalTracks: 1
[02/16 00:24:51   1401s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:24:51   1401s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:24:51   1401s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:24:51   1401s] SiteArray: use 2,969,600 bytes
[02/16 00:24:51   1401s] SiteArray: current memory after site array memory allocation 6541.0M
[02/16 00:24:51   1401s] SiteArray: FP blocked sites are writable
[02/16 00:24:51   1401s] Keep-away cache is enable on metals: 1-10
[02/16 00:24:51   1401s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:24:51   1401s] Atter site array init, number of instance map data is 0.
[02/16 00:24:51   1401s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.041, REAL:0.022, MEM:6541.0M, EPOCH TIME: 1771223091.083032
[02/16 00:24:51   1401s] 
[02/16 00:24:51   1401s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:24:51   1401s] 
[02/16 00:24:51   1401s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:51   1401s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.049, REAL:0.030, MEM:6541.0M, EPOCH TIME: 1771223091.089200
[02/16 00:24:51   1401s] Begin checking placement ... (start mem=6541.0M, init mem=6541.0M)
[02/16 00:24:51   1401s] Begin checking exclusive groups violation ...
[02/16 00:24:51   1401s] There are 0 groups to check, max #box is 0, total #box is 0
[02/16 00:24:51   1401s] Finished checking exclusive groups violations. Found 0 Vio.
[02/16 00:24:51   1401s] 
[02/16 00:24:51   1401s] Running CheckPlace using 8 threads!...
[02/16 00:24:51   1402s] 
[02/16 00:24:51   1402s] ...checkPlace MT is done!
[02/16 00:24:51   1402s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6509.0M, EPOCH TIME: 1771223091.376180
[02/16 00:24:51   1402s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.024, REAL:0.024, MEM:6509.0M, EPOCH TIME: 1771223091.400300
[02/16 00:24:51   1402s] *info: Placed = 33417         
[02/16 00:24:51   1402s] *info: Unplaced = 0           
[02/16 00:24:51   1402s] Placement Density:56.59%(72414/127946)
[02/16 00:24:51   1402s] Placement Density (including fixed std cells):56.59%(72414/127946)
[02/16 00:24:51   1402s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:51   1402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33417).
[02/16 00:24:51   1402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:51   1402s] # Resetting pin-track-align track data.
[02/16 00:24:51   1402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:51   1402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:51   1402s] Finished checkPlace (total: cpu=0:00:01.0, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=6509.0M)
[02/16 00:24:51   1402s] OPERPROF: Finished checkPlace at level 1, CPU:1.026, REAL:0.407, MEM:6509.0M, EPOCH TIME: 1771223091.441489
[02/16 00:24:51   1402s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.0 real=0:00:00.4)
[02/16 00:24:51   1402s] Innovus will update I/O latencies
[02/16 00:24:51   1402s] Reset timing graph...
[02/16 00:24:51   1402s] Ignoring AAE DB Resetting ...
[02/16 00:24:51   1402s] Reset timing graph done.
[02/16 00:24:51   1402s] Ignoring AAE DB Resetting ...
[02/16 00:24:53   1405s] No differences between SDC and CTS ideal net status found.
[02/16 00:24:53   1405s] No differences between SDC and CTS transition time annotations found.
[02/16 00:24:53   1405s] No differences between SDC and CTS delay annotations found.
[02/16 00:24:53   1405s] Reset timing graph...
[02/16 00:24:53   1406s] Ignoring AAE DB Resetting ...
[02/16 00:24:53   1406s] Reset timing graph done.
[02/16 00:24:53   1406s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/16 00:24:53   1406s] 
[02/16 00:24:53   1406s] 
[02/16 00:24:53   1406s] 
[02/16 00:24:53   1406s] Check Prerequisites done. (took cpu=0:00:04.7 real=0:00:02.6)
[02/16 00:24:53   1406s] CCOpt::Phase::Initialization done. (took cpu=0:00:04.7 real=0:00:02.6)
[02/16 00:24:53   1406s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:24:53   1406s] Executing ccopt post-processing.
[02/16 00:24:53   1406s] Synthesizing clock trees with CCOpt...
[02/16 00:24:53   1406s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:23:26.3/0:07:44.5 (3.0), mem = 6509.0M
[02/16 00:24:53   1406s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 00:24:53   1406s] CCOpt::Phase::PreparingToBalance...
[02/16 00:24:53   1406s] Leaving CCOpt scope - Initializing power interface...
[02/16 00:24:53   1406s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:24:53   1406s] 
[02/16 00:24:53   1406s] Positive (advancing) pin insertion delays
[02/16 00:24:53   1406s] =========================================
[02/16 00:24:53   1406s] 
[02/16 00:24:53   1406s] Found 0 advancing pin insertion delay (0.000% of 4424 clock tree sinks)
[02/16 00:24:53   1406s] 
[02/16 00:24:53   1406s] Negative (delaying) pin insertion delays
[02/16 00:24:53   1406s] ========================================
[02/16 00:24:53   1406s] 
[02/16 00:24:53   1406s] Found 0 delaying pin insertion delay (0.000% of 4424 clock tree sinks)
[02/16 00:24:53   1406s] Notify start of optimization...
[02/16 00:24:53   1406s] Notify start of optimization done.
[02/16 00:24:53   1406s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/16 00:24:53   1406s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6509.0M, EPOCH TIME: 1771223093.707358
[02/16 00:24:53   1406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:53   1406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:53   1406s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:6509.0M, EPOCH TIME: 1771223093.707501
[02/16 00:24:53   1406s] [oiLAM] Zs 7, 11
[02/16 00:24:53   1406s] ### Creating LA Mngr. totSessionCpu=0:23:27 mem=6509.0M
[02/16 00:24:53   1406s] ### Creating LA Mngr, finished. totSessionCpu=0:23:27 mem=6509.0M
[02/16 00:24:53   1406s] Running pre-eGR process
[02/16 00:24:53   1406s] (I)      Started Early Global Route ( Curr Mem: 5.25 MB )
[02/16 00:24:53   1406s] (I)      Initializing eGR engine (regular)
[02/16 00:24:53   1406s] Set min layer with design mode ( 2 )
[02/16 00:24:53   1406s] Set max layer with design mode ( 7 )
[02/16 00:24:53   1406s] (I)      clean place blk overflow:
[02/16 00:24:53   1406s] (I)      H : enabled 1.00 0
[02/16 00:24:53   1406s] (I)      V : enabled 1.00 0
[02/16 00:24:53   1406s] (I)      Initializing eGR engine (regular)
[02/16 00:24:53   1406s] Set min layer with design mode ( 2 )
[02/16 00:24:53   1406s] Set max layer with design mode ( 7 )
[02/16 00:24:53   1406s] (I)      clean place blk overflow:
[02/16 00:24:53   1406s] (I)      H : enabled 1.00 0
[02/16 00:24:53   1406s] (I)      V : enabled 1.00 0
[02/16 00:24:53   1406s] (I)      Started Early Global Route kernel ( Curr Mem: 5.25 MB )
[02/16 00:24:53   1406s] (I)      Running eGR Regular flow
[02/16 00:24:53   1406s] (I)      # wire layers (front) : 11
[02/16 00:24:53   1406s] (I)      # wire layers (back)  : 0
[02/16 00:24:53   1406s] (I)      min wire layer : 1
[02/16 00:24:53   1406s] (I)      max wire layer : 10
[02/16 00:24:53   1406s] (I)      # cut layers (front) : 10
[02/16 00:24:53   1406s] (I)      # cut layers (back)  : 0
[02/16 00:24:53   1406s] (I)      min cut layer : 1
[02/16 00:24:53   1406s] (I)      max cut layer : 9
[02/16 00:24:53   1406s] (I)      ================================ Layers ================================
[02/16 00:24:53   1406s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:24:53   1406s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:24:53   1406s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:24:53   1406s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:24:53   1406s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:24:53   1406s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:24:53   1406s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:24:53   1406s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:24:53   1406s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:24:53   1406s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:24:53   1406s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:24:53   1406s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:24:53   1406s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:24:53   1406s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:24:53   1406s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:24:53   1406s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:24:53   1406s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:24:53   1406s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:24:53   1406s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:24:53   1406s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:24:53   1406s] (I)      Started Import and model ( Curr Mem: 5.25 MB )
[02/16 00:24:54   1406s] (I)      == Non-default Options ==
[02/16 00:24:54   1406s] (I)      Maximum routing layer                              : 7
[02/16 00:24:54   1406s] (I)      Top routing layer                                  : 7
[02/16 00:24:54   1406s] (I)      Number of threads                                  : 8
[02/16 00:24:54   1406s] (I)      Route tie net to shape                             : auto
[02/16 00:24:54   1406s] (I)      Method to set GCell size                           : row
[02/16 00:24:54   1406s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:24:54   1406s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:24:54   1406s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:24:54   1406s] Removed 1 out of boundary tracks from layer 2
[02/16 00:24:54   1406s] Removed 1 out of boundary tracks from layer 2
[02/16 00:24:54   1406s] Removed 1 out of boundary tracks from layer 2
[02/16 00:24:54   1406s] Removed 1 out of boundary tracks from layer 2
[02/16 00:24:54   1406s] Removed 1 out of boundary tracks from layer 2
[02/16 00:24:54   1406s] Removed 1 out of boundary tracks from layer 2
[02/16 00:24:54   1406s] (I)      ============== Pin Summary ==============
[02/16 00:24:54   1406s] (I)      +-------+--------+---------+------------+
[02/16 00:24:54   1406s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:24:54   1406s] (I)      +-------+--------+---------+------------+
[02/16 00:24:54   1406s] (I)      |     1 | 110173 |   86.81 |        Pin |
[02/16 00:24:54   1406s] (I)      |     2 |  16740 |   13.19 |        Pin |
[02/16 00:24:54   1406s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:24:54   1406s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:24:54   1406s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:24:54   1406s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:24:54   1406s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:24:54   1406s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:24:54   1406s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:24:54   1406s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:24:54   1406s] (I)      +-------+--------+---------+------------+
[02/16 00:24:54   1406s] (I)      Custom ignore net properties:
[02/16 00:24:54   1406s] (I)      1 : NotLegal
[02/16 00:24:54   1406s] (I)      Default ignore net properties:
[02/16 00:24:54   1406s] (I)      1 : Special
[02/16 00:24:54   1406s] (I)      2 : Analog
[02/16 00:24:54   1406s] (I)      3 : Fixed
[02/16 00:24:54   1406s] (I)      4 : Skipped
[02/16 00:24:54   1406s] (I)      5 : MixedSignal
[02/16 00:24:54   1406s] (I)      Prerouted net properties:
[02/16 00:24:54   1406s] (I)      1 : NotLegal
[02/16 00:24:54   1406s] (I)      2 : Special
[02/16 00:24:54   1406s] (I)      3 : Analog
[02/16 00:24:54   1406s] (I)      4 : Fixed
[02/16 00:24:54   1406s] (I)      5 : Skipped
[02/16 00:24:54   1406s] (I)      6 : MixedSignal
[02/16 00:24:54   1406s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:24:54   1406s] (I)      Use row-based GCell size
[02/16 00:24:54   1406s] (I)      Use row-based GCell align
[02/16 00:24:54   1406s] (I)      layer 0 area = 170496
[02/16 00:24:54   1406s] (I)      layer 1 area = 170496
[02/16 00:24:54   1406s] (I)      layer 2 area = 170496
[02/16 00:24:54   1406s] (I)      layer 3 area = 512000
[02/16 00:24:54   1406s] (I)      layer 4 area = 512000
[02/16 00:24:54   1406s] (I)      layer 5 area = 560000
[02/16 00:24:54   1406s] (I)      layer 6 area = 560000
[02/16 00:24:54   1406s] (I)      GCell unit size   : 4320
[02/16 00:24:54   1406s] (I)      GCell multiplier  : 1
[02/16 00:24:54   1406s] (I)      GCell row height  : 4320
[02/16 00:24:54   1406s] (I)      Actual row height : 4320
[02/16 00:24:54   1406s] (I)      GCell align ref   : 24768 24768
[02/16 00:24:54   1406s] missing default track structure on layer 1
[02/16 00:24:54   1406s] [NR-eGR] Track table information for default rule: 
[02/16 00:24:54   1406s] [NR-eGR] M1 has no routable track
[02/16 00:24:54   1406s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:24:54   1406s] [NR-eGR] M3 has single uniform track structure
[02/16 00:24:54   1406s] [NR-eGR] M4 has single uniform track structure
[02/16 00:24:54   1406s] [NR-eGR] M5 has single uniform track structure
[02/16 00:24:54   1406s] [NR-eGR] M6 has single uniform track structure
[02/16 00:24:54   1406s] [NR-eGR] M7 has single uniform track structure
[02/16 00:24:54   1406s] [NR-eGR] M8 has single uniform track structure
[02/16 00:24:54   1406s] [NR-eGR] M9 has single uniform track structure
[02/16 00:24:54   1406s] [NR-eGR] Pad has single uniform track structure
[02/16 00:24:54   1406s] (I)      ============== Default via ===============
[02/16 00:24:54   1406s] (I)      +---+------------------+-----------------+
[02/16 00:24:54   1406s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:24:54   1406s] (I)      +---+------------------+-----------------+
[02/16 00:24:54   1406s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:24:54   1406s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:24:54   1406s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:24:54   1406s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:24:54   1406s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:24:54   1406s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:24:54   1406s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:24:54   1406s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:24:54   1406s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:24:54   1406s] (I)      +---+------------------+-----------------+
[02/16 00:24:54   1406s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:24:54   1406s] [NR-eGR] Read 1667 PG shapes
[02/16 00:24:54   1406s] [NR-eGR] Read 0 clock shapes
[02/16 00:24:54   1406s] [NR-eGR] Read 0 other shapes
[02/16 00:24:54   1406s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:24:54   1406s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:24:54   1406s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:24:54   1406s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:24:54   1406s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:24:54   1406s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:24:54   1406s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:24:54   1406s] [NR-eGR] #Other Blockages    : 0
[02/16 00:24:54   1406s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:24:54   1406s] [NR-eGR] #prerouted nets         : 0
[02/16 00:24:54   1406s] [NR-eGR] #prerouted special nets : 0
[02/16 00:24:54   1406s] [NR-eGR] #prerouted wires        : 0
[02/16 00:24:54   1406s] [NR-eGR] Read 33827 nets ( ignored 0 )
[02/16 00:24:54   1406s] (I)        Front-side 33827 ( ignored 0 )
[02/16 00:24:54   1406s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:24:54   1406s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:24:54   1406s] (I)      handle routing halo
[02/16 00:24:54   1406s] (I)      Reading macro buffers
[02/16 00:24:54   1406s] (I)      Number of macro buffers: 0
[02/16 00:24:54   1406s] (I)      early_global_route_priority property id does not exist.
[02/16 00:24:54   1406s] (I)      Read Num Blocks=46499  Num Prerouted Wires=0  Num CS=0
[02/16 00:24:54   1406s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 0
[02/16 00:24:54   1406s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 0
[02/16 00:24:54   1406s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 0
[02/16 00:24:54   1406s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:24:54   1406s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 0
[02/16 00:24:54   1406s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:24:54   1406s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:24:54   1406s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:24:54   1406s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:24:54   1406s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:24:54   1406s] (I)      Number of ignored nets                =      0
[02/16 00:24:54   1406s] (I)      Number of connected nets              =      0
[02/16 00:24:54   1406s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:24:54   1406s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/16 00:24:54   1406s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:24:54   1406s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:24:54   1406s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:24:54   1406s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:24:54   1406s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:24:54   1406s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/16 00:24:54   1406s] (I)      Ndr track 0 does not exist
[02/16 00:24:54   1406s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:24:54   1406s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:24:54   1406s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:24:54   1406s] (I)      Site width          :   864  (dbu)
[02/16 00:24:54   1406s] (I)      Row height          :  4320  (dbu)
[02/16 00:24:54   1406s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:24:54   1406s] (I)      GCell width         :  4320  (dbu)
[02/16 00:24:54   1406s] (I)      GCell height        :  4320  (dbu)
[02/16 00:24:54   1406s] (I)      Grid                :   343   343     7
[02/16 00:24:54   1406s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:24:54   1406s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:24:54   1406s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:24:54   1406s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:24:54   1406s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:24:54   1406s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:24:54   1406s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:24:54   1406s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:24:54   1406s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:24:54   1406s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:24:54   1406s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:24:54   1406s] (I)      --------------------------------------------------------
[02/16 00:24:54   1406s] 
[02/16 00:24:54   1406s] [NR-eGR] ============ Routing rule table ============
[02/16 00:24:54   1406s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 33827
[02/16 00:24:54   1406s] [NR-eGR] ========================================
[02/16 00:24:54   1406s] [NR-eGR] 
[02/16 00:24:54   1406s] (I)      ==== NDR : (Default) ====
[02/16 00:24:54   1406s] (I)      +--------------+--------+
[02/16 00:24:54   1406s] (I)      |           ID |      0 |
[02/16 00:24:54   1406s] (I)      |      Default |    yes |
[02/16 00:24:54   1406s] (I)      |  Clk Special |     no |
[02/16 00:24:54   1406s] (I)      | Hard spacing |     no |
[02/16 00:24:54   1406s] (I)      |    NDR track | (none) |
[02/16 00:24:54   1406s] (I)      |      NDR via | (none) |
[02/16 00:24:54   1406s] (I)      |  Extra space |      0 |
[02/16 00:24:54   1406s] (I)      |      Shields |      0 |
[02/16 00:24:54   1406s] (I)      |   Demand (H) |      1 |
[02/16 00:24:54   1406s] (I)      |   Demand (V) |      1 |
[02/16 00:24:54   1406s] (I)      |        #Nets |  33827 |
[02/16 00:24:54   1406s] (I)      +--------------+--------+
[02/16 00:24:54   1406s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:24:54   1406s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:24:54   1406s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:24:54   1406s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:24:54   1406s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:24:54   1406s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:24:54   1406s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:24:54   1406s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:24:54   1406s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:24:54   1406s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:24:54   1406s] (I)      =============== Blocked Tracks ===============
[02/16 00:24:54   1406s] (I)      +-------+---------+----------+---------------+
[02/16 00:24:54   1406s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:24:54   1406s] (I)      +-------+---------+----------+---------------+
[02/16 00:24:54   1406s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:24:54   1406s] (I)      |     2 |  821828 |   149484 |        18.19% |
[02/16 00:24:54   1406s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:24:54   1406s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:24:54   1406s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:24:54   1406s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:24:54   1406s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:24:54   1406s] (I)      +-------+---------+----------+---------------+
[02/16 00:24:54   1406s] (I)      Finished Import and model ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 5.27 MB )
[02/16 00:24:54   1406s] (I)      Delete wires for 33827 nets (async)
[02/16 00:24:54   1406s] (I)      Reset routing kernel
[02/16 00:24:54   1406s] (I)      Started Global Routing ( Curr Mem: 5.28 MB )
[02/16 00:24:54   1407s] (I)      totalPins=125601  totalGlobalPin=125004 (99.52%)
[02/16 00:24:54   1407s] (I)      ================= Net Group Info =================
[02/16 00:24:54   1407s] (I)      +----+----------------+--------------+-----------+
[02/16 00:24:54   1407s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:24:54   1407s] (I)      +----+----------------+--------------+-----------+
[02/16 00:24:54   1407s] (I)      |  1 |          33827 |        M2(2) |     M7(7) |
[02/16 00:24:54   1407s] (I)      +----+----------------+--------------+-----------+
[02/16 00:24:54   1407s] (I)      total 2D Cap : 3362965 = (1538967 H, 1823998 V)
[02/16 00:24:54   1407s] (I)      total 2D Demand : 597 = (597 H, 0 V)
[02/16 00:24:54   1407s] (I)      init route region map
[02/16 00:24:54   1407s] (I)      #blocked GCells = 0
[02/16 00:24:54   1407s] (I)      #regions = 1
[02/16 00:24:54   1407s] (I)      init safety region map
[02/16 00:24:54   1407s] (I)      #blocked GCells = 0
[02/16 00:24:54   1407s] (I)      #regions = 1
[02/16 00:24:54   1407s] [NR-eGR] Layer group 1: route 33827 net(s) in layer range [2, 7]
[02/16 00:24:54   1407s] (I)      
[02/16 00:24:54   1407s] (I)      ============  Phase 1a Route ============
[02/16 00:24:54   1407s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:24:54   1407s] (I)      Usage: 522105 = (202498 H, 319607 V) = (13.16% H, 17.52% V) = (2.187e+05um H, 3.452e+05um V)
[02/16 00:24:54   1407s] (I)      
[02/16 00:24:54   1407s] (I)      ============  Phase 1b Route ============
[02/16 00:24:54   1407s] (I)      Usage: 522134 = (202506 H, 319628 V) = (13.16% H, 17.52% V) = (2.187e+05um H, 3.452e+05um V)
[02/16 00:24:54   1407s] (I)      Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 5.639047e+05um
[02/16 00:24:54   1407s] (I)      Congestion metric : 0.01%H 0.02%V, 0.03%HV
[02/16 00:24:54   1407s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:24:54   1408s] (I)      
[02/16 00:24:54   1408s] (I)      ============  Phase 1c Route ============
[02/16 00:24:54   1408s] (I)      Level2 Grid: 69 x 69
[02/16 00:24:54   1408s] (I)      Usage: 522134 = (202506 H, 319628 V) = (13.16% H, 17.52% V) = (2.187e+05um H, 3.452e+05um V)
[02/16 00:24:54   1408s] (I)      
[02/16 00:24:54   1408s] (I)      ============  Phase 1d Route ============
[02/16 00:24:54   1408s] (I)      Usage: 522143 = (202509 H, 319634 V) = (13.16% H, 17.52% V) = (2.187e+05um H, 3.452e+05um V)
[02/16 00:24:54   1408s] (I)      
[02/16 00:24:54   1408s] (I)      ============  Phase 1e Route ============
[02/16 00:24:54   1408s] (I)      Usage: 522143 = (202509 H, 319634 V) = (13.16% H, 17.52% V) = (2.187e+05um H, 3.452e+05um V)
[02/16 00:24:54   1408s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.639144e+05um
[02/16 00:24:54   1408s] (I)      
[02/16 00:24:54   1408s] (I)      ============  Phase 1l Route ============
[02/16 00:24:55   1410s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:24:55   1410s] (I)      Layer  2:     697794    164849       379           0      879795    ( 0.00%) 
[02/16 00:24:55   1410s] (I)      Layer  3:     851401    220497        69           0      879795    ( 0.00%) 
[02/16 00:24:55   1410s] (I)      Layer  4:     444567     71327        76       52132      607714    ( 7.90%) 
[02/16 00:24:55   1410s] (I)      Layer  5:     560538     89919         0           0      659846    ( 0.00%) 
[02/16 00:24:55   1410s] (I)      Layer  6:     408851     29476         0       10079      484806    ( 2.04%) 
[02/16 00:24:55   1410s] (I)      Layer  7:     409109     20674         0       10083      484802    ( 2.04%) 
[02/16 00:24:55   1410s] (I)      Total:       3372260    596742       524       72292     3996756    ( 1.78%) 
[02/16 00:24:55   1410s] (I)      
[02/16 00:24:55   1410s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:24:55   1410s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:24:55   1410s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:24:55   1410s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/16 00:24:55   1410s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:24:55   1410s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:24:55   1410s] [NR-eGR]      M2 ( 2)       308( 0.26%)         5( 0.00%)   ( 0.27%) 
[02/16 00:24:55   1410s] [NR-eGR]      M3 ( 3)        62( 0.05%)         0( 0.00%)   ( 0.05%) 
[02/16 00:24:55   1410s] [NR-eGR]      M4 ( 4)        72( 0.07%)         0( 0.00%)   ( 0.07%) 
[02/16 00:24:55   1410s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:24:55   1410s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:24:55   1410s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:24:55   1410s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:24:55   1410s] [NR-eGR]        Total       442( 0.06%)         5( 0.00%)   ( 0.06%) 
[02/16 00:24:55   1410s] [NR-eGR] 
[02/16 00:24:55   1410s] (I)      Finished Global Routing ( CPU: 3.63 sec, Real: 1.07 sec, Curr Mem: 5.30 MB )
[02/16 00:24:55   1410s] (I)      Updating congestion map
[02/16 00:24:55   1410s] (I)      total 2D Cap : 3385630 = (1560152 H, 1825478 V)
[02/16 00:24:55   1410s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[02/16 00:24:55   1410s] (I)      Running track assignment and export wires
[02/16 00:24:55   1410s] (I)      ============= Track Assignment ============
[02/16 00:24:55   1410s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.30 MB )
[02/16 00:24:55   1410s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:24:55   1410s] (I)      Run Multi-thread track assignment
[02/16 00:24:55   1412s] (I)      Finished Track Assignment (8T) ( CPU: 1.39 sec, Real: 0.22 sec, Curr Mem: 5.35 MB )
[02/16 00:24:55   1412s] (I)      Started Export ( Curr Mem: 5.35 MB )
[02/16 00:24:55   1412s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:24:55   1412s] [NR-eGR] Total eGR-routed clock nets wire length: 14827um, number of vias: 14240
[02/16 00:24:55   1412s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:24:55   1412s] [NR-eGR]              Length (um)    Vias 
[02/16 00:24:55   1412s] [NR-eGR] ---------------------------------
[02/16 00:24:55   1412s] [NR-eGR]  M1   (1V)             0  110173 
[02/16 00:24:55   1412s] [NR-eGR]  M2   (2H)        130736  190753 
[02/16 00:24:55   1412s] [NR-eGR]  M3   (3V)        235504   22955 
[02/16 00:24:55   1412s] [NR-eGR]  M4   (4H)         71535    7785 
[02/16 00:24:55   1412s] [NR-eGR]  M5   (5V)         95627    3656 
[02/16 00:24:55   1412s] [NR-eGR]  M6   (6H)         31326     828 
[02/16 00:24:55   1412s] [NR-eGR]  M7   (7V)         22393       0 
[02/16 00:24:55   1412s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:24:55   1412s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:24:55   1412s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:24:55   1412s] [NR-eGR] ---------------------------------
[02/16 00:24:55   1412s] [NR-eGR]       Total       587121  336150 
[02/16 00:24:55   1412s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:24:55   1412s] [NR-eGR] Total half perimeter of net bounding box: 485974um
[02/16 00:24:55   1412s] [NR-eGR] Total length: 587121um, number of vias: 336150
[02/16 00:24:55   1412s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:24:56   1412s] (I)      == Layer wire length by net rule ==
[02/16 00:24:56   1412s] (I)                    Default 
[02/16 00:24:56   1412s] (I)      ----------------------
[02/16 00:24:56   1412s] (I)       M1   (1V)        0um 
[02/16 00:24:56   1412s] (I)       M2   (2H)   130736um 
[02/16 00:24:56   1412s] (I)       M3   (3V)   235504um 
[02/16 00:24:56   1412s] (I)       M4   (4H)    71535um 
[02/16 00:24:56   1412s] (I)       M5   (5V)    95627um 
[02/16 00:24:56   1412s] (I)       M6   (6H)    31326um 
[02/16 00:24:56   1412s] (I)       M7   (7V)    22393um 
[02/16 00:24:56   1412s] (I)       M8   (8H)        0um 
[02/16 00:24:56   1412s] (I)       M9   (9V)        0um 
[02/16 00:24:56   1412s] (I)       Pad  (10H)       0um 
[02/16 00:24:56   1412s] (I)      ----------------------
[02/16 00:24:56   1412s] (I)            Total  587121um 
[02/16 00:24:56   1412s] (I)      == Layer via count by net rule ==
[02/16 00:24:56   1412s] (I)                   Default 
[02/16 00:24:56   1412s] (I)      ---------------------
[02/16 00:24:56   1412s] (I)       M1   (1V)    110173 
[02/16 00:24:56   1412s] (I)       M2   (2H)    190753 
[02/16 00:24:56   1412s] (I)       M3   (3V)     22955 
[02/16 00:24:56   1412s] (I)       M4   (4H)      7785 
[02/16 00:24:56   1412s] (I)       M5   (5V)      3656 
[02/16 00:24:56   1412s] (I)       M6   (6H)       828 
[02/16 00:24:56   1412s] (I)       M7   (7V)         0 
[02/16 00:24:56   1412s] (I)       M8   (8H)         0 
[02/16 00:24:56   1412s] (I)       M9   (9V)         0 
[02/16 00:24:56   1412s] (I)       Pad  (10H)        0 
[02/16 00:24:56   1412s] (I)      ---------------------
[02/16 00:24:56   1412s] (I)            Total   336150 
[02/16 00:24:56   1413s] (I)      Finished Export ( CPU: 1.05 sec, Real: 0.42 sec, Curr Mem: 5.34 MB )
[02/16 00:24:56   1413s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[02/16 00:24:56   1413s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:24:56   1413s] [NR-eGR] Finished Early Global Route kernel ( CPU: 6.60 sec, Real: 2.25 sec, Curr Mem: 5.34 MB )
[02/16 00:24:56   1413s] [NR-eGR] Finished Early Global Route ( CPU: 6.63 sec, Real: 2.28 sec, Curr Mem: 5.28 MB )
[02/16 00:24:56   1413s] (I)      ========================================= Runtime Summary ==========================================
[02/16 00:24:56   1413s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/16 00:24:56   1413s] (I)      ----------------------------------------------------------------------------------------------------
[02/16 00:24:56   1413s] (I)       Early Global Route                             100.00%  381.84 sec  384.12 sec  2.28 sec  6.63 sec 
[02/16 00:24:56   1413s] (I)       +-Early Global Route kernel                     98.74%  381.85 sec  384.10 sec  2.25 sec  6.60 sec 
[02/16 00:24:56   1413s] (I)       | +-Import and model                            19.15%  381.85 sec  382.29 sec  0.44 sec  0.44 sec 
[02/16 00:24:56   1413s] (I)       | | +-Create place DB                            8.45%  381.85 sec  382.05 sec  0.19 sec  0.19 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Import place data                        8.45%  381.85 sec  382.05 sec  0.19 sec  0.19 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Read instances and placement           1.81%  381.85 sec  381.89 sec  0.04 sec  0.04 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Read nets                              6.55%  381.90 sec  382.04 sec  0.15 sec  0.15 sec 
[02/16 00:24:56   1413s] (I)       | | +-Create route DB                            9.72%  382.05 sec  382.27 sec  0.22 sec  0.22 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Import route data (8T)                   9.70%  382.05 sec  382.27 sec  0.22 sec  0.22 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.21%  382.09 sec  382.11 sec  0.03 sec  0.03 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Read routing blockages               0.00%  382.09 sec  382.09 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Read bump blockages                  0.00%  382.09 sec  382.09 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Read instance blockages              1.02%  382.09 sec  382.11 sec  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Read PG blockages                    0.06%  382.11 sec  382.11 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  382.11 sec  382.11 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Read clock blockages                 0.00%  382.11 sec  382.11 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Read other blockages                 0.00%  382.11 sec  382.11 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Read halo blockages                  0.08%  382.11 sec  382.11 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Read boundary cut boxes              0.00%  382.11 sec  382.11 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Read blackboxes                        0.00%  382.11 sec  382.11 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Read prerouted                         0.01%  382.11 sec  382.11 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Read nets                              1.00%  382.11 sec  382.14 sec  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Set up via pillars                     1.10%  382.16 sec  382.18 sec  0.03 sec  0.03 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Initialize 3D grid graph               0.10%  382.18 sec  382.19 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Model blockage capacity                2.76%  382.19 sec  382.25 sec  0.06 sec  0.06 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Initialize 3D capacity               2.52%  382.19 sec  382.25 sec  0.06 sec  0.06 sec 
[02/16 00:24:56   1413s] (I)       | | +-Read aux data                              0.00%  382.27 sec  382.27 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | +-Others data preparation                    0.00%  382.27 sec  382.27 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | +-Create route kernel                        0.47%  382.27 sec  382.28 sec  0.01 sec  0.01 sec 
[02/16 00:24:56   1413s] (I)       | +-Global Routing                              46.73%  382.30 sec  383.37 sec  1.07 sec  3.63 sec 
[02/16 00:24:56   1413s] (I)       | | +-Initialization                             1.44%  382.30 sec  382.33 sec  0.03 sec  0.03 sec 
[02/16 00:24:56   1413s] (I)       | | +-Net group 1                               43.55%  382.33 sec  383.33 sec  0.99 sec  3.55 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Generate topology (8T)                   1.43%  382.33 sec  382.37 sec  0.03 sec  0.18 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Phase 1a                                 9.71%  382.43 sec  382.65 sec  0.22 sec  0.58 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Pattern routing (8T)                   6.30%  382.43 sec  382.57 sec  0.14 sec  0.50 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Pattern Routing Avoiding Blockages     2.08%  382.58 sec  382.62 sec  0.05 sec  0.05 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Add via demand to 2D                   1.23%  382.62 sec  382.65 sec  0.03 sec  0.03 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Phase 1b                                 5.51%  382.65 sec  382.78 sec  0.13 sec  0.17 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Monotonic routing (8T)                 2.08%  382.65 sec  382.70 sec  0.05 sec  0.09 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Phase 1c                                 0.85%  382.78 sec  382.80 sec  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Two level Routing                      0.84%  382.78 sec  382.80 sec  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Two Level Routing (Regular)          0.65%  382.78 sec  382.79 sec  0.01 sec  0.01 sec 
[02/16 00:24:56   1413s] (I)       | | | | | +-Two Level Routing (Strong)           0.13%  382.79 sec  382.80 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Phase 1d                                 6.38%  382.80 sec  382.94 sec  0.15 sec  0.77 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Detoured routing (8T)                  6.37%  382.80 sec  382.94 sec  0.15 sec  0.77 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Phase 1e                                 0.08%  382.94 sec  382.94 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Route legalization                     0.00%  382.94 sec  382.94 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Phase 1l                                16.75%  382.95 sec  383.33 sec  0.38 sec  1.77 sec 
[02/16 00:24:56   1413s] (I)       | | | | +-Layer assignment (8T)                 16.21%  382.96 sec  383.33 sec  0.37 sec  1.76 sec 
[02/16 00:24:56   1413s] (I)       | +-Export cong map                              2.83%  383.37 sec  383.43 sec  0.06 sec  0.06 sec 
[02/16 00:24:56   1413s] (I)       | | +-Export 2D cong map                         0.92%  383.41 sec  383.43 sec  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)       | +-Extract Global 3D Wires                      0.86%  383.43 sec  383.45 sec  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)       | +-Track Assignment (8T)                        9.77%  383.45 sec  383.67 sec  0.22 sec  1.39 sec 
[02/16 00:24:56   1413s] (I)       | | +-Initialization                             0.15%  383.45 sec  383.45 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | | +-Track Assignment Kernel                    9.50%  383.45 sec  383.67 sec  0.22 sec  1.38 sec 
[02/16 00:24:56   1413s] (I)       | | +-Free Memory                                0.01%  383.67 sec  383.67 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | +-Export                                      18.63%  383.67 sec  384.10 sec  0.42 sec  1.05 sec 
[02/16 00:24:56   1413s] (I)       | | +-Export DB wires                            5.98%  383.67 sec  383.81 sec  0.14 sec  0.59 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Export all nets (8T)                     4.61%  383.69 sec  383.80 sec  0.11 sec  0.47 sec 
[02/16 00:24:56   1413s] (I)       | | | +-Set wire vias (8T)                       0.65%  383.80 sec  383.81 sec  0.01 sec  0.10 sec 
[02/16 00:24:56   1413s] (I)       | | +-Report wirelength                         10.57%  383.81 sec  384.05 sec  0.24 sec  0.24 sec 
[02/16 00:24:56   1413s] (I)       | | +-Update net boxes                           2.04%  384.05 sec  384.10 sec  0.05 sec  0.22 sec 
[02/16 00:24:56   1413s] (I)       | | +-Update timing                              0.00%  384.10 sec  384.10 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)       | +-Postprocess design                           0.01%  384.10 sec  384.10 sec  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)      ======================= Summary by functions ========================
[02/16 00:24:56   1413s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:24:56   1413s] (I)      ---------------------------------------------------------------------
[02/16 00:24:56   1413s] (I)        0  Early Global Route                  100.00%  2.28 sec  6.63 sec 
[02/16 00:24:56   1413s] (I)        1  Early Global Route kernel            98.74%  2.25 sec  6.60 sec 
[02/16 00:24:56   1413s] (I)        2  Global Routing                       46.73%  1.07 sec  3.63 sec 
[02/16 00:24:56   1413s] (I)        2  Import and model                     19.15%  0.44 sec  0.44 sec 
[02/16 00:24:56   1413s] (I)        2  Export                               18.63%  0.42 sec  1.05 sec 
[02/16 00:24:56   1413s] (I)        2  Track Assignment (8T)                 9.77%  0.22 sec  1.39 sec 
[02/16 00:24:56   1413s] (I)        2  Export cong map                       2.83%  0.06 sec  0.06 sec 
[02/16 00:24:56   1413s] (I)        2  Extract Global 3D Wires               0.86%  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)        2  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        3  Net group 1                          43.55%  0.99 sec  3.55 sec 
[02/16 00:24:56   1413s] (I)        3  Report wirelength                    10.57%  0.24 sec  0.24 sec 
[02/16 00:24:56   1413s] (I)        3  Create route DB                       9.72%  0.22 sec  0.22 sec 
[02/16 00:24:56   1413s] (I)        3  Track Assignment Kernel               9.50%  0.22 sec  1.38 sec 
[02/16 00:24:56   1413s] (I)        3  Create place DB                       8.45%  0.19 sec  0.19 sec 
[02/16 00:24:56   1413s] (I)        3  Export DB wires                       5.98%  0.14 sec  0.59 sec 
[02/16 00:24:56   1413s] (I)        3  Update net boxes                      2.04%  0.05 sec  0.22 sec 
[02/16 00:24:56   1413s] (I)        3  Initialization                        1.59%  0.04 sec  0.04 sec 
[02/16 00:24:56   1413s] (I)        3  Export 2D cong map                    0.92%  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)        3  Create route kernel                   0.47%  0.01 sec  0.01 sec 
[02/16 00:24:56   1413s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        4  Phase 1l                             16.75%  0.38 sec  1.77 sec 
[02/16 00:24:56   1413s] (I)        4  Phase 1a                              9.71%  0.22 sec  0.58 sec 
[02/16 00:24:56   1413s] (I)        4  Import route data (8T)                9.70%  0.22 sec  0.22 sec 
[02/16 00:24:56   1413s] (I)        4  Import place data                     8.45%  0.19 sec  0.19 sec 
[02/16 00:24:56   1413s] (I)        4  Phase 1d                              6.38%  0.15 sec  0.77 sec 
[02/16 00:24:56   1413s] (I)        4  Phase 1b                              5.51%  0.13 sec  0.17 sec 
[02/16 00:24:56   1413s] (I)        4  Export all nets (8T)                  4.61%  0.11 sec  0.47 sec 
[02/16 00:24:56   1413s] (I)        4  Generate topology (8T)                1.43%  0.03 sec  0.18 sec 
[02/16 00:24:56   1413s] (I)        4  Phase 1c                              0.85%  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)        4  Set wire vias (8T)                    0.65%  0.01 sec  0.10 sec 
[02/16 00:24:56   1413s] (I)        4  Phase 1e                              0.08%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        5  Layer assignment (8T)                16.21%  0.37 sec  1.76 sec 
[02/16 00:24:56   1413s] (I)        5  Read nets                             7.55%  0.17 sec  0.17 sec 
[02/16 00:24:56   1413s] (I)        5  Detoured routing (8T)                 6.37%  0.15 sec  0.77 sec 
[02/16 00:24:56   1413s] (I)        5  Pattern routing (8T)                  6.30%  0.14 sec  0.50 sec 
[02/16 00:24:56   1413s] (I)        5  Model blockage capacity               2.76%  0.06 sec  0.06 sec 
[02/16 00:24:56   1413s] (I)        5  Monotonic routing (8T)                2.08%  0.05 sec  0.09 sec 
[02/16 00:24:56   1413s] (I)        5  Pattern Routing Avoiding Blockages    2.08%  0.05 sec  0.05 sec 
[02/16 00:24:56   1413s] (I)        5  Read instances and placement          1.81%  0.04 sec  0.04 sec 
[02/16 00:24:56   1413s] (I)        5  Add via demand to 2D                  1.23%  0.03 sec  0.03 sec 
[02/16 00:24:56   1413s] (I)        5  Read blockages ( Layer 2-7 )          1.21%  0.03 sec  0.03 sec 
[02/16 00:24:56   1413s] (I)        5  Set up via pillars                    1.10%  0.03 sec  0.03 sec 
[02/16 00:24:56   1413s] (I)        5  Two level Routing                     0.84%  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)        5  Initialize 3D grid graph              0.10%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        6  Initialize 3D capacity                2.52%  0.06 sec  0.06 sec 
[02/16 00:24:56   1413s] (I)        6  Read instance blockages               1.02%  0.02 sec  0.02 sec 
[02/16 00:24:56   1413s] (I)        6  Two Level Routing (Regular)           0.65%  0.01 sec  0.01 sec 
[02/16 00:24:56   1413s] (I)        6  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        6  Read halo blockages                   0.08%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        6  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[02/16 00:24:56   1413s] Running post-eGR process
[02/16 00:24:56   1413s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:06.8 real=0:00:02.5)
[02/16 00:24:56   1413s] Legalization setup...
[02/16 00:24:56   1413s] Using cell based legalization.
[02/16 00:24:56   1413s] Initializing placement interface...
[02/16 00:24:56   1413s]   Use check_library -place or consult logv if problems occur.
[02/16 00:24:56   1413s]   Leaving CCOpt scope - Initializing placement interface...
[02/16 00:24:56   1413s] OPERPROF: Starting DPlace-Init at level 1, MEM:6541.0M, EPOCH TIME: 1771223096.228317
[02/16 00:24:56   1413s] Processing tracks to init pin-track alignment.
[02/16 00:24:56   1413s] z: 1, totalTracks: 0
[02/16 00:24:56   1413s] z: 3, totalTracks: 1
[02/16 00:24:56   1413s] z: 5, totalTracks: 1
[02/16 00:24:56   1413s] z: 7, totalTracks: 1
[02/16 00:24:56   1413s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:24:56   1413s] #spOpts: rpCkHalo=4 
[02/16 00:24:56   1413s] Initializing Route Infrastructure for color support ...
[02/16 00:24:56   1413s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6541.0M, EPOCH TIME: 1771223096.228651
[02/16 00:24:56   1413s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6541.0M, EPOCH TIME: 1771223096.230080
[02/16 00:24:56   1413s] Route Infrastructure Initialized for color support successfully.
[02/16 00:24:56   1413s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:24:56   1413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:24:56   1413s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6541.0M, EPOCH TIME: 1771223096.265277
[02/16 00:24:56   1413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6541.0M, EPOCH TIME: 1771223096.268327
[02/16 00:24:56   1413s] Max number of tech site patterns supported in site array is 256.
[02/16 00:24:56   1413s] Core basic site is asap7sc7p5t
[02/16 00:24:56   1413s] Processing tracks to init pin-track alignment.
[02/16 00:24:56   1413s] z: 1, totalTracks: 0
[02/16 00:24:56   1413s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:24:56   1413s] z: 3, totalTracks: 1
[02/16 00:24:56   1413s] z: 5, totalTracks: 1
[02/16 00:24:56   1413s] z: 7, totalTracks: 1
[02/16 00:24:56   1413s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:24:56   1413s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:24:56   1413s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:24:56   1413s] SiteArray: use 2,969,600 bytes
[02/16 00:24:56   1413s] SiteArray: current memory after site array memory allocation 6541.0M
[02/16 00:24:56   1413s] SiteArray: FP blocked sites are writable
[02/16 00:24:56   1413s] Keep-away cache is enable on metals: 1-10
[02/16 00:24:56   1413s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:24:56   1413s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6541.0M, EPOCH TIME: 1771223096.302134
[02/16 00:24:56   1413s] Process 1983 (called=3191 computed=13) wires and vias for routing blockage analysis
[02/16 00:24:56   1413s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.013, REAL:0.007, MEM:6541.0M, EPOCH TIME: 1771223096.309134
[02/16 00:24:56   1413s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:24:56   1413s] Atter site array init, number of instance map data is 0.
[02/16 00:24:56   1413s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.069, REAL:0.045, MEM:6541.0M, EPOCH TIME: 1771223096.313141
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:56   1413s] OPERPROF:     Starting CMU at level 3, MEM:6541.0M, EPOCH TIME: 1771223096.324647
[02/16 00:24:56   1413s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:6541.0M, EPOCH TIME: 1771223096.328004
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:24:56   1413s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.095, REAL:0.070, MEM:6541.0M, EPOCH TIME: 1771223096.334867
[02/16 00:24:56   1413s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6541.0M, EPOCH TIME: 1771223096.335052
[02/16 00:24:56   1413s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6541.0M, EPOCH TIME: 1771223096.335263
[02/16 00:24:56   1413s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=6541.0MB).
[02/16 00:24:56   1413s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.134, MEM:6541.0M, EPOCH TIME: 1771223096.361912
[02/16 00:24:56   1413s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:24:56   1413s] Initializing placement interface done.
[02/16 00:24:56   1413s] Leaving CCOpt scope - Cleaning up placement interface...
[02/16 00:24:56   1413s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6541.0M, EPOCH TIME: 1771223096.362141
[02/16 00:24:56   1413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.232, REAL:0.052, MEM:6541.0M, EPOCH TIME: 1771223096.414298
[02/16 00:24:56   1413s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:24:56   1413s] Leaving CCOpt scope - Initializing placement interface...
[02/16 00:24:56   1413s] OPERPROF: Starting DPlace-Init at level 1, MEM:6541.0M, EPOCH TIME: 1771223096.453328
[02/16 00:24:56   1413s] Processing tracks to init pin-track alignment.
[02/16 00:24:56   1413s] z: 1, totalTracks: 0
[02/16 00:24:56   1413s] z: 3, totalTracks: 1
[02/16 00:24:56   1413s] z: 5, totalTracks: 1
[02/16 00:24:56   1413s] z: 7, totalTracks: 1
[02/16 00:24:56   1413s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:24:56   1413s] #spOpts: rpCkHalo=4 
[02/16 00:24:56   1413s] Initializing Route Infrastructure for color support ...
[02/16 00:24:56   1413s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6541.0M, EPOCH TIME: 1771223096.453850
[02/16 00:24:56   1413s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6541.0M, EPOCH TIME: 1771223096.454897
[02/16 00:24:56   1413s] Route Infrastructure Initialized for color support successfully.
[02/16 00:24:56   1413s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6541.0M, EPOCH TIME: 1771223096.483997
[02/16 00:24:56   1413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:24:56   1413s] OPERPROF:     Starting CMU at level 3, MEM:6541.0M, EPOCH TIME: 1771223096.513864
[02/16 00:24:56   1413s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:6541.0M, EPOCH TIME: 1771223096.517532
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:24:56   1413s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.053, REAL:0.045, MEM:6541.0M, EPOCH TIME: 1771223096.528660
[02/16 00:24:56   1413s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6541.0M, EPOCH TIME: 1771223096.528998
[02/16 00:24:56   1413s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6541.0M, EPOCH TIME: 1771223096.529262
[02/16 00:24:56   1413s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6541.0MB).
[02/16 00:24:56   1413s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.093, MEM:6541.0M, EPOCH TIME: 1771223096.546248
[02/16 00:24:56   1413s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:24:56   1413s] Set min layer with design mode ( 2 )
[02/16 00:24:56   1413s] Set max layer with design mode ( 7 )
[02/16 00:24:56   1413s] [PSP]    Load db... (mem=5.3M)
[02/16 00:24:56   1413s] [PSP]    Read data from FE... (mem=5.3M)
[02/16 00:24:56   1413s] (I)      Number of ignored instance 0
[02/16 00:24:56   1413s] (I)      Number of inbound cells 0
[02/16 00:24:56   1413s] (I)      Number of opened ILM blockages 0
[02/16 00:24:56   1413s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/16 00:24:56   1413s] (I)      numMoveCells=33417, numMacros=0  numNoFlopBlockages=0  numPads=333  numMultiRowHeightInsts=0
[02/16 00:24:56   1413s] (I)      cell height: 4320, count: 33417
[02/16 00:24:56   1413s] (I)      rowRegion is not equal to core box, resetting core box
[02/16 00:24:56   1413s] (I)      rowRegion : (24768, 24768) - (1456416, 1454688)
[02/16 00:24:56   1413s] (I)      coreBox   : (24768, 24768) - (1456704, 1456704)
[02/16 00:24:56   1413s] [PSP]    Done Read data from FE (cpu=0.055s, mem=5.3M)
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s] [PSP]    Done Load db (cpu=0.055s, mem=5.3M)
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s] [PSP]    Constructing placeable region... (mem=5.3M)
[02/16 00:24:56   1413s] (I)      Constructing bin map
[02/16 00:24:56   1413s] (I)      Initialize bin information with width=43200 height=43200
[02/16 00:24:56   1413s] (I)      Done constructing bin map
[02/16 00:24:56   1413s] [PSP]    Compute region effective width... (mem=5.3M)
[02/16 00:24:56   1413s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=5.3M)
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s] [PSP]    Done Constructing placeable region (cpu=0.016s, mem=5.3M)
[02/16 00:24:56   1413s] 
[02/16 00:24:56   1413s] Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
[02/16 00:24:56   1413s] Validating CTS configuration...
[02/16 00:24:56   1413s] Checking module port directions...
[02/16 00:24:56   1413s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:24:56   1413s] Non-default CCOpt properties:
[02/16 00:24:56   1413s]   Public non-default CCOpt properties:
[02/16 00:24:56   1413s]     cts_merge_clock_gates is set for at least one object
[02/16 00:24:56   1413s]     cts_merge_clock_logic is set for at least one object
[02/16 00:24:56   1413s]     route_type is set for at least one object
[02/16 00:24:56   1413s]   No private non-default CCOpt properties
[02/16 00:24:56   1413s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:24:56   1413s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:24:56   1413s] eee: pegSigSF=1.070000
[02/16 00:24:56   1413s] Initializing multi-corner resistance tables ...
[02/16 00:24:56   1413s] eee: Grid unit RC data computation started
[02/16 00:24:56   1413s] eee: Grid unit RC data computation completed
[02/16 00:24:56   1413s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:24:56   1414s] eee: l=2 avDens=0.161352 usedTrk=12125.580982 availTrk=75150.000000 sigTrk=12125.580982
[02/16 00:24:56   1414s] eee: l=3 avDens=0.271406 usedTrk=23714.071019 availTrk=87375.000000 sigTrk=23714.071019
[02/16 00:24:56   1414s] eee: l=4 avDens=0.138565 usedTrk=8940.027233 availTrk=64518.750000 sigTrk=8940.027233
[02/16 00:24:56   1414s] eee: l=5 avDens=0.163027 usedTrk=8876.815375 availTrk=54450.000000 sigTrk=8876.815375
[02/16 00:24:56   1414s] eee: l=6 avDens=0.073432 usedTrk=2936.831158 availTrk=39993.750000 sigTrk=2936.831158
[02/16 00:24:56   1414s] eee: l=7 avDens=0.059181 usedTrk=2109.711528 availTrk=35648.437500 sigTrk=2109.711528
[02/16 00:24:56   1414s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:24:56   1414s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:24:56   1414s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:24:56   1414s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:24:56   1414s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:24:56   1414s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241528 uaWl=1.000000 uaWlH=0.376200 aWlH=0.000000 lMod=0 pMax=0.867900 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:24:56   1414s] eee: NetCapCache creation started. (Current Mem: 6540.969M) 
[02/16 00:24:57   1414s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 6540.969M) 
[02/16 00:24:57   1414s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:24:57   1414s] eee: Metal Layers Info:
[02/16 00:24:57   1414s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:24:57   1414s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:24:57   1414s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:24:57   1414s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:24:57   1414s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:24:57   1414s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:24:57   1414s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:24:57   1414s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:24:57   1414s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:24:57   1414s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:24:57   1414s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:24:57   1414s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:24:57   1414s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:24:57   1414s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:24:57   1414s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:24:57   1414s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:24:57   1414s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:24:57   1414s] Route type trimming info:
[02/16 00:24:57   1414s]   No route type modifications were made.
[02/16 00:24:57   1414s] End AAE Lib Interpolated Model. (MEM=3442.613281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: HB2xp67_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_L
[02/16 00:24:57   1414s] Library trimming buffers in power domain auto-default and half-corner dc_typical:both.late removed 14 of 27 cells
[02/16 00:24:57   1414s] Original list had 27 cells:
[02/16 00:24:57   1414s] BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx10_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/16 00:24:57   1414s] New trimmed list has 13 cells:
[02/16 00:24:57   1414s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_L
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_SL
[02/16 00:24:57   1414s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_SL
[02/16 00:24:57   1415s] Library trimming inverters in power domain auto-default and half-corner dc_typical:both.late removed 30 of 42 cells
[02/16 00:24:57   1415s] Original list had 42 cells:
[02/16 00:24:57   1415s] CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L INVx13_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L INVx11_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L INVx8_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L INVx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL INVx6_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L INVx6_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL INVx5_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L INVx5_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/16 00:24:57   1415s] New trimmed list has 12 cells:
[02/16 00:24:57   1415s] CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_SL
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_SL
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_SL
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_SL
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_SL
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_SL
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_SL
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_SL
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_SL
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_L
[02/16 00:24:57   1415s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_SL
[02/16 00:24:59   1417s] Clock tree balancer configuration for clock_tree clk:
[02/16 00:24:59   1417s] Non-default CCOpt properties:
[02/16 00:24:59   1417s]   Public non-default CCOpt properties:
[02/16 00:24:59   1417s]     cts_merge_clock_gates: true (default: false)
[02/16 00:24:59   1417s]     cts_merge_clock_logic: true (default: false)
[02/16 00:24:59   1417s]     route_type (leaf): default_route_type_leaf (default: default)
[02/16 00:24:59   1417s]     route_type (top): default_route_type_nonleaf (default: default)
[02/16 00:24:59   1417s]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/16 00:24:59   1417s]   No private non-default CCOpt properties
[02/16 00:24:59   1417s] For power domain auto-default:
[02/16 00:24:59   1417s]   Buffers:     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[02/16 00:24:59   1417s]   Inverters:   CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[02/16 00:24:59   1417s]   Clock gates: ICGx8DC_ASAP7_75t_SL ICGx8DC_ASAP7_75t_L ICGx6p67DC_ASAP7_75t_SL ICGx6p67DC_ASAP7_75t_L ICGx5p33DC_ASAP7_75t_SL ICGx5p33DC_ASAP7_75t_L ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4DC_ASAP7_75t_SL ICGx4_ASAP7_75t_SL ICGx4DC_ASAP7_75t_L ICGx4_ASAP7_75t_L ICGx3_ASAP7_75t_SL ICGx2p67DC_ASAP7_75t_SL ICGx3_ASAP7_75t_L ICGx2p67DC_ASAP7_75t_L ICGx2_ASAP7_75t_SL ICGx2_ASAP7_75t_L ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L
[02/16 00:24:59   1417s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 127944.749um^2
[02/16 00:24:59   1417s] Top Routing info:
[02/16 00:24:59   1417s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:24:59   1417s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/16 00:24:59   1417s] Trunk Routing info:
[02/16 00:24:59   1417s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:24:59   1417s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:24:59   1417s] Leaf Routing info:
[02/16 00:24:59   1417s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:24:59   1417s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:24:59   1417s] For timing_corner dc_typical:both, late and power domain auto-default:
[02/16 00:24:59   1417s]   Slew time target (leaf):    44.4ps
[02/16 00:24:59   1417s]   Slew time target (trunk):   44.4ps
[02/16 00:24:59   1417s]   Slew time target (top):     44.7ps (Note: no nets are considered top nets in this clock tree)
[02/16 00:24:59   1417s]   Buffer unit delay: 20.7ps
[02/16 00:24:59   1417s]   Buffer max distance: 184.176um
[02/16 00:24:59   1417s] Fastest wire driving cells and distances:
[02/16 00:24:59   1417s]   Buffer    : {lib_cell:BUFx16f_ASAP7_75t_SL, fastest_considered_half_corner=dc_typical:both.late, optimalDrivingDistance=170.286um, saturatedSlew=33.8ps, speed=5528.750um per ns, cellArea=30.139um^2 per 1000um}
[02/16 00:24:59   1417s]   Inverter  : {lib_cell:CKINVDCx20_ASAP7_75t_SL, fastest_considered_half_corner=dc_typical:both.late, optimalDrivingDistance=143.721um, saturatedSlew=34.7ps, speed=6843.857um per ns, cellArea=61.680um^2 per 1000um}
[02/16 00:24:59   1417s]   Clock gate: {lib_cell:ICGx8DC_ASAP7_75t_SL, fastest_considered_half_corner=dc_typical:both.late, optimalDrivingDistance=112.367um, saturatedSlew=34.7ps, speed=4208.483um per ns, cellArea=99.651um^2 per 1000um}
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] Logic Sizing Table:
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] ----------------------------------------------------------
[02/16 00:24:59   1417s] Cell    Instance count    Source    Eligible library cells
[02/16 00:24:59   1417s] ----------------------------------------------------------
[02/16 00:24:59   1417s]   (empty table)
[02/16 00:24:59   1417s] ----------------------------------------------------------
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] Clock tree balancer configuration for skew_group clk/func_mode:
[02/16 00:24:59   1417s]  Created from constraint modes: {[]}
[02/16 00:24:59   1417s]   Sources:                     pin clk
[02/16 00:24:59   1417s]   Total number of sinks:       4424
[02/16 00:24:59   1417s]   Delay constrained sinks:     4424
[02/16 00:24:59   1417s]   Constrains:                  default
[02/16 00:24:59   1417s]   Non-leaf sinks:              0
[02/16 00:24:59   1417s]   Ignore pins:                 0
[02/16 00:24:59   1417s]  Timing corner dc_typical:both.late:
[02/16 00:24:59   1417s]   Skew target:                 20.7ps
[02/16 00:24:59   1417s] Primary reporting skew groups are:
[02/16 00:24:59   1417s] skew_group clk/func_mode with 4424 clock sinks
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] Constraint summary
[02/16 00:24:59   1417s] ==================
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] Transition constraints are active in the following delay corners:
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] dc_typical:both.late
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] Cap constraints are active in the following delay corners:
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] dc_typical:both.late
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] Transition constraint summary:
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] -------------------------------------------------------------------------------------------
[02/16 00:24:59   1417s] Delay corner                      Target (ps)    Num pins    Target source    Clock tree(s)
[02/16 00:24:59   1417s] -------------------------------------------------------------------------------------------
[02/16 00:24:59   1417s] dc_typical:both.late (primary)         -            -              -                -
[02/16 00:24:59   1417s]               -                      44.4          4426      auto computed    all
[02/16 00:24:59   1417s] -------------------------------------------------------------------------------------------
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] Capacitance constraint summary:
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] ------------------------------------------------------------------------------------------------------
[02/16 00:24:59   1417s] Delay corner                      Limit (fF)    Num nets    Target source                Clock tree(s)
[02/16 00:24:59   1417s] ------------------------------------------------------------------------------------------------------
[02/16 00:24:59   1417s] dc_typical:both.late (primary)        -            -                    -                      -
[02/16 00:24:59   1417s]               -                     46.080         1        library_or_sdc_constraint    all
[02/16 00:24:59   1417s] ------------------------------------------------------------------------------------------------------
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] 
[02/16 00:24:59   1417s] Clock DAG hash initial state: 259aac726ddd74b1 9823390b226aac9b
[02/16 00:24:59   1417s] CTS services accumulated run-time stats initial state:
[02/16 00:24:59   1417s]   delay calculator: calls=14885, total_wall_time=0.333s, mean_wall_time=0.022ms
[02/16 00:24:59   1417s]   steiner router: calls=13368, total_wall_time=0.118s, mean_wall_time=0.009ms
[02/16 00:24:59   1417s] Clock DAG stats initial state:
[02/16 00:24:59   1417s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/16 00:24:59   1417s]   sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:24:59   1417s]   misc counts      : r=1, pp=0, mci=0
[02/16 00:24:59   1417s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 00:24:59   1417s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/16 00:25:00   1417s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:25:00   1417s] UM:*                                                                   InitialState
[02/16 00:25:00   1417s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:25:00   1417s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Layer information for route type default_route_type_leaf:
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] --------------------------------------------------------------------
[02/16 00:25:00   1417s] Layer    Preferred    Route    Res.          Cap.          RC
[02/16 00:25:00   1417s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/16 00:25:00   1417s] --------------------------------------------------------------------
[02/16 00:25:00   1417s] M1       N            V          1.056         0.397         0.419
[02/16 00:25:00   1417s] M2       N            H          1.056         0.397         0.419
[02/16 00:25:00   1417s] M3       Y            V          1.056         0.397         0.419
[02/16 00:25:00   1417s] M4       Y            H          0.792         0.320         0.254
[02/16 00:25:00   1417s] M5       N            V          0.458         0.320         0.147
[02/16 00:25:00   1417s] M6       N            H          0.594         0.265         0.158
[02/16 00:25:00   1417s] M7       N            V          0.594         0.265         0.158
[02/16 00:25:00   1417s] M8       N            H          0.475         0.233         0.111
[02/16 00:25:00   1417s] M9       N            V          0.475         0.233         0.111
[02/16 00:25:00   1417s] Pad      N            H          0.009         0.463         0.004
[02/16 00:25:00   1417s] --------------------------------------------------------------------
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:25:00   1417s] Unshielded; Mask Constraint: 0; Source: route_type.
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Layer information for route type default_route_type_nonleaf:
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] --------------------------------------------------------------------
[02/16 00:25:00   1417s] Layer    Preferred    Route    Res.          Cap.          RC
[02/16 00:25:00   1417s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/16 00:25:00   1417s] --------------------------------------------------------------------
[02/16 00:25:00   1417s] M1       N            V          1.056         0.732         0.772
[02/16 00:25:00   1417s] M2       N            H          1.056         0.732         0.772
[02/16 00:25:00   1417s] M3       Y            V          1.056         0.732         0.772
[02/16 00:25:00   1417s] M4       Y            H          0.792         0.572         0.453
[02/16 00:25:00   1417s] M5       N            V          0.458         0.572         0.262
[02/16 00:25:00   1417s] M6       N            H          0.594         0.454         0.270
[02/16 00:25:00   1417s] M7       N            V          0.594         0.454         0.270
[02/16 00:25:00   1417s] M8       N            H          0.475         0.382         0.182
[02/16 00:25:00   1417s] M9       N            V          0.475         0.382         0.182
[02/16 00:25:00   1417s] Pad      N            H          0.009         0.465         0.004
[02/16 00:25:00   1417s] --------------------------------------------------------------------
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:25:00   1417s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Layer information for route type default_route_type_nonleaf:
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] --------------------------------------------------------------------
[02/16 00:25:00   1417s] Layer    Preferred    Route    Res.          Cap.          RC
[02/16 00:25:00   1417s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/16 00:25:00   1417s] --------------------------------------------------------------------
[02/16 00:25:00   1417s] M1       N            V          1.056         0.397         0.419
[02/16 00:25:00   1417s] M2       N            H          1.056         0.397         0.419
[02/16 00:25:00   1417s] M3       Y            V          1.056         0.397         0.419
[02/16 00:25:00   1417s] M4       Y            H          0.792         0.320         0.254
[02/16 00:25:00   1417s] M5       N            V          0.458         0.320         0.147
[02/16 00:25:00   1417s] M6       N            H          0.594         0.265         0.158
[02/16 00:25:00   1417s] M7       N            V          0.594         0.265         0.158
[02/16 00:25:00   1417s] M8       N            H          0.475         0.233         0.111
[02/16 00:25:00   1417s] M9       N            V          0.475         0.233         0.111
[02/16 00:25:00   1417s] Pad      N            H          0.009         0.463         0.004
[02/16 00:25:00   1417s] --------------------------------------------------------------------
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA78' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/16 00:25:00   1417s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA89' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/16 00:25:00   1417s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA9Pad' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Via selection for estimated routes (rule default):
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] -------------------------------------------------------------
[02/16 00:25:00   1417s] Layer     Via Cell    Res.     Cap.     RC       Top of Stack
[02/16 00:25:00   1417s] Range                 (Ohm)    (fF)     (fs)     Only
[02/16 00:25:00   1417s] -------------------------------------------------------------
[02/16 00:25:00   1417s] M1-M2     VIA12       4.000    0.000    0.000    false
[02/16 00:25:00   1417s] M2-M3     VIA23       4.000    0.000    0.000    false
[02/16 00:25:00   1417s] M3-M4     VIA34       4.000    0.000    0.000    false
[02/16 00:25:00   1417s] M4-M5     VIA45       4.000    0.000    0.000    false
[02/16 00:25:00   1417s] M5-M6     VIA56       4.000    0.000    0.000    false
[02/16 00:25:00   1417s] M6-M7     VIA67       4.000    0.000    0.000    false
[02/16 00:25:00   1417s] M7-M8     VIA78       4.000    0.000    0.000    false
[02/16 00:25:00   1417s] M8-M9     VIA89       4.000    0.000    0.000    false
[02/16 00:25:00   1417s] M9-Pad    VIA9Pad     4.000    0.000    0.000    false
[02/16 00:25:00   1417s] -------------------------------------------------------------
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[02/16 00:25:00   1417s] No ideal or dont_touch nets found in the clock tree
[02/16 00:25:00   1417s] No dont_touch hnets found in the clock tree
[02/16 00:25:00   1417s] No dont_touch hpins found in the clock network.
[02/16 00:25:00   1417s] Checking for illegal sizes of clock logic instances...
[02/16 00:25:00   1417s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Filtering reasons for cell type: buffer
[02/16 00:25:00   1417s] =======================================
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] ----------------------------------------------------------------------------------------------------------------------------------
[02/16 00:25:00   1417s] Clock trees    Power domain    Reason              Library cells
[02/16 00:25:00   1417s] ----------------------------------------------------------------------------------------------------------------------------------
[02/16 00:25:00   1417s] all            auto-default    Library trimming    { BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L
[02/16 00:25:00   1417s]                                                      BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L
[02/16 00:25:00   1417s]                                                      BUFx4f_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx6f_ASAP7_75t_L
[02/16 00:25:00   1417s]                                                      BUFx8_ASAP7_75t_L HB2xp67_ASAP7_75t_SL }
[02/16 00:25:00   1417s] ----------------------------------------------------------------------------------------------------------------------------------
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Filtering reasons for cell type: inverter
[02/16 00:25:00   1417s] =========================================
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] --------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:25:00   1417s] Clock trees    Power domain    Reason              Library cells
[02/16 00:25:00   1417s] --------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:25:00   1417s] all            auto-default    Library trimming    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L
[02/16 00:25:00   1417s]                                                      CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL
[02/16 00:25:00   1417s]                                                      CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L
[02/16 00:25:00   1417s]                                                      CKINVDCx20_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL
[02/16 00:25:00   1417s]                                                      CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L
[02/16 00:25:00   1417s]                                                      CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL
[02/16 00:25:00   1417s]                                                      INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L
[02/16 00:25:00   1417s]                                                      INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L
[02/16 00:25:00   1417s]                                                      INVx8_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_SL }
[02/16 00:25:00   1417s] --------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.5)
[02/16 00:25:00   1417s] CCOpt configuration status: all checks passed.
[02/16 00:25:00   1417s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[02/16 00:25:00   1417s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/16 00:25:00   1417s]   No exclusion drivers are needed.
[02/16 00:25:00   1417s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[02/16 00:25:00   1417s] Antenna diode management...
[02/16 00:25:00   1417s]   Found 0 antenna diodes in the clock trees.
[02/16 00:25:00   1417s]   
[02/16 00:25:00   1417s] Antenna diode management done.
[02/16 00:25:00   1417s] Adding driver cells for primary IOs...
[02/16 00:25:00   1417s] Adding driver cells for primary IOs done.
[02/16 00:25:00   1417s] Adding driver cells for primary IOs...
[02/16 00:25:00   1417s] Adding driver cells for primary IOs done.
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] ----------------------------------------------------------------------------------------------
[02/16 00:25:00   1417s] CCOpt reported the following when adding drivers below input ports and above output ports     
[02/16 00:25:00   1417s] ----------------------------------------------------------------------------------------------
[02/16 00:25:00   1417s]   (empty table)
[02/16 00:25:00   1417s] ----------------------------------------------------------------------------------------------
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Adding driver cell for primary IO roots...
[02/16 00:25:00   1417s] Adding driver cell for primary IO roots done.
[02/16 00:25:00   1417s] Maximizing clock DAG abstraction...
[02/16 00:25:00   1417s]   Removing clock DAG drivers
[02/16 00:25:00   1417s] Maximizing clock DAG abstraction done.
[02/16 00:25:00   1417s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:11.0 real=0:00:06.5)
[02/16 00:25:00   1417s] Synthesizing clock trees...
[02/16 00:25:00   1417s]   Preparing To Balance...
[02/16 00:25:00   1417s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/16 00:25:00   1417s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6867.0M, EPOCH TIME: 1771223100.211208
[02/16 00:25:00   1417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:00   1417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:00   1417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:00   1417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:00   1417s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.198, REAL:0.045, MEM:6867.0M, EPOCH TIME: 1771223100.256617
[02/16 00:25:00   1417s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
[02/16 00:25:00   1417s]   Leaving CCOpt scope - Initializing placement interface...
[02/16 00:25:00   1417s] OPERPROF: Starting DPlace-Init at level 1, MEM:6867.0M, EPOCH TIME: 1771223100.256901
[02/16 00:25:00   1417s] Processing tracks to init pin-track alignment.
[02/16 00:25:00   1417s] z: 1, totalTracks: 0
[02/16 00:25:00   1417s] z: 3, totalTracks: 1
[02/16 00:25:00   1417s] z: 5, totalTracks: 1
[02/16 00:25:00   1417s] z: 7, totalTracks: 1
[02/16 00:25:00   1417s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:25:00   1417s] #spOpts: rpCkHalo=4 
[02/16 00:25:00   1417s] Initializing Route Infrastructure for color support ...
[02/16 00:25:00   1417s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6867.0M, EPOCH TIME: 1771223100.257161
[02/16 00:25:00   1417s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6867.0M, EPOCH TIME: 1771223100.257693
[02/16 00:25:00   1417s] Route Infrastructure Initialized for color support successfully.
[02/16 00:25:00   1417s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6867.0M, EPOCH TIME: 1771223100.282051
[02/16 00:25:00   1417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:00   1417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:25:00   1417s] OPERPROF:     Starting CMU at level 3, MEM:6867.0M, EPOCH TIME: 1771223100.308769
[02/16 00:25:00   1417s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:6867.0M, EPOCH TIME: 1771223100.311396
[02/16 00:25:00   1417s] 
[02/16 00:25:00   1417s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:25:00   1417s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.042, REAL:0.036, MEM:6867.0M, EPOCH TIME: 1771223100.317786
[02/16 00:25:00   1417s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6867.0M, EPOCH TIME: 1771223100.317922
[02/16 00:25:00   1417s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6867.0M, EPOCH TIME: 1771223100.318178
[02/16 00:25:00   1417s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6867.0MB).
[02/16 00:25:00   1417s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.070, MEM:6867.0M, EPOCH TIME: 1771223100.326625
[02/16 00:25:00   1417s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:25:00   1417s]   Merging duplicate siblings in DAG...
[02/16 00:25:00   1417s]     Clock DAG hash before merging: 259aac726ddd74b1 9823390b226aac9b
[02/16 00:25:00   1417s]     CTS services accumulated run-time stats before merging:
[02/16 00:25:00   1417s]       delay calculator: calls=14885, total_wall_time=0.333s, mean_wall_time=0.022ms
[02/16 00:25:00   1417s]       steiner router: calls=13368, total_wall_time=0.118s, mean_wall_time=0.009ms
[02/16 00:25:00   1417s]     Clock DAG stats before merging:
[02/16 00:25:00   1417s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/16 00:25:00   1417s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:25:00   1417s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:25:00   1417s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 00:25:00   1417s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/16 00:25:00   1417s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:25:00   1417s] UM:*                                                                   before merging
[02/16 00:25:00   1417s]     Resynthesising clock tree into netlist...
[02/16 00:25:00   1417s]       Reset timing graph...
[02/16 00:25:00   1417s] Ignoring AAE DB Resetting ...
[02/16 00:25:00   1417s]       Reset timing graph done.
[02/16 00:25:00   1417s]     Resynthesising clock tree into netlist done.
[02/16 00:25:00   1417s]     Merging duplicate clock dag driver clones in DAG...
[02/16 00:25:00   1417s]     Merging duplicate clock dag driver clones in DAG done.
[02/16 00:25:00   1417s]     
[02/16 00:25:00   1417s]     Disconnecting clock tree from netlist...
[02/16 00:25:00   1417s]     Disconnecting clock tree from netlist done.
[02/16 00:25:00   1417s]   Merging duplicate siblings in DAG done.
[02/16 00:25:00   1417s]   Applying movement limits...
[02/16 00:25:00   1417s]   Applying movement limits done.
[02/16 00:25:00   1417s]   Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.3)
[02/16 00:25:00   1417s]   CCOpt::Phase::Construction...
[02/16 00:25:00   1417s]   Stage::Clustering...
[02/16 00:25:00   1417s]   Clustering...
[02/16 00:25:00   1417s]     Clock DAG hash before 'Clustering': 259aac726ddd74b1 9823390b226aac9b
[02/16 00:25:00   1417s]     CTS services accumulated run-time stats before 'Clustering':
[02/16 00:25:00   1417s]       delay calculator: calls=14885, total_wall_time=0.333s, mean_wall_time=0.022ms
[02/16 00:25:00   1417s]       steiner router: calls=13368, total_wall_time=0.118s, mean_wall_time=0.009ms
[02/16 00:25:00   1417s]     Initialize for clustering...
[02/16 00:25:00   1417s]     Clock DAG hash before clustering: 259aac726ddd74b1 9823390b226aac9b
[02/16 00:25:00   1417s]     CTS services accumulated run-time stats before clustering:
[02/16 00:25:00   1417s]       delay calculator: calls=14885, total_wall_time=0.333s, mean_wall_time=0.022ms
[02/16 00:25:00   1417s]       steiner router: calls=13368, total_wall_time=0.118s, mean_wall_time=0.009ms
[02/16 00:25:00   1417s]     Clock DAG stats before clustering:
[02/16 00:25:00   1417s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/16 00:25:00   1417s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:25:00   1417s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:25:00   1417s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 00:25:00   1417s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/16 00:25:00   1417s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:25:00   1417s] UM:*                                                                   before clustering
[02/16 00:25:00   1417s]     Computing max distances from locked parents...
[02/16 00:25:00   1417s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/16 00:25:00   1417s]     Computing max distances from locked parents done.
[02/16 00:25:00   1417s]     Preplacing multi-input logics...
[02/16 00:25:00   1417s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:25:00   1417s]     Computing optimal clock node locations...
[02/16 00:25:00   1417s]     : End AAE Lib Interpolated Model. (MEM=3492.000000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:25:00   1417s] ...20% ...40% ...60% ...80% ...100% 
[02/16 00:25:00   1417s]     Optimal path computation stats:
[02/16 00:25:00   1417s]       Successful          : 0
[02/16 00:25:00   1417s]       Unsuccessful        : 0
[02/16 00:25:00   1417s]       Immovable           : 1
[02/16 00:25:00   1417s]       lockedParentLocation: 0
[02/16 00:25:00   1417s]       Region hash         : e4d0d11cb7a6f7ec
[02/16 00:25:00   1417s]     Unsuccessful details:
[02/16 00:25:00   1417s]     
[02/16 00:25:00   1417s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:25:00   1417s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:25:00   1417s]     Bottom-up phase...
[02/16 00:25:00   1417s]     Clustering bottom-up starting from leaves...
[02/16 00:25:00   1417s]       Clustering clock_tree clk...
[02/16 00:25:02   1421s]           Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:25:02   1421s]           Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:25:03   1424s]       Clustering clock_tree clk done.
[02/16 00:25:03   1424s]     Clustering bottom-up starting from leaves done.
[02/16 00:25:03   1424s]     Rebuilding the clock tree after clustering...
[02/16 00:25:03   1424s]     Rebuilding the clock tree after clustering done.
[02/16 00:25:03   1424s]     Clock DAG hash after bottom-up phase: 737e3cc3a0ced5fa d1873663f47d1885
[02/16 00:25:03   1424s]     CTS services accumulated run-time stats after bottom-up phase:
[02/16 00:25:03   1424s]       delay calculator: calls=16553, total_wall_time=0.773s, mean_wall_time=0.047ms
[02/16 00:25:03   1424s]       legalizer: calls=1511, total_wall_time=0.037s, mean_wall_time=0.025ms
[02/16 00:25:03   1424s]       steiner router: calls=14867, total_wall_time=1.230s, mean_wall_time=0.083ms
[02/16 00:25:03   1424s]     Clock DAG stats after bottom-up phase:
[02/16 00:25:03   1424s]       cell counts      : b=85, i=0, icg=0, dcg=0, l=0, total=85
[02/16 00:25:03   1424s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:25:03   1424s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:25:03   1424s]       cell areas       : b=535.144um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=535.144um^2
[02/16 00:25:03   1424s]       hp wire lengths  : top=0.000um, trunk=2230.200um, leaf=5677.452um, total=7907.652um
[02/16 00:25:03   1424s]     Clock DAG library cell distribution after bottom-up phase {count}:
[02/16 00:25:03   1424s]        Bufs: BUFx24_ASAP7_75t_SL: 53 BUFx16f_ASAP7_75t_SL: 32 
[02/16 00:25:03   1424s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:25:03   1424s] UM:*                                                                   after bottom-up phase
[02/16 00:25:03   1424s]     Bottom-up phase done. (took cpu=0:00:06.6 real=0:00:03.2)
[02/16 00:25:03   1424s]     Legalizing clock trees...
[02/16 00:25:03   1424s]     Resynthesising clock tree into netlist...
[02/16 00:25:03   1424s]       Reset timing graph...
[02/16 00:25:03   1424s] Ignoring AAE DB Resetting ...
[02/16 00:25:03   1424s]       Reset timing graph done.
[02/16 00:25:03   1424s]     Resynthesising clock tree into netlist done.
[02/16 00:25:03   1424s]     Commiting net attributes....
[02/16 00:25:03   1424s]     Commiting net attributes. done.
[02/16 00:25:03   1424s]     Leaving CCOpt scope - ClockRefiner...
[02/16 00:25:03   1424s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6871.0M, EPOCH TIME: 1771223103.957989
[02/16 00:25:03   1424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:03   1424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:04   1424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:04   1424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:04   1424s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.221, REAL:0.050, MEM:6871.0M, EPOCH TIME: 1771223104.008267
[02/16 00:25:04   1424s]     Assigned high priority to 4509 instances.
[02/16 00:25:04   1424s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/16 00:25:04   1424s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/16 00:25:04   1424s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6871.0M, EPOCH TIME: 1771223104.036576
[02/16 00:25:04   1424s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223104.036707
[02/16 00:25:04   1424s] Processing tracks to init pin-track alignment.
[02/16 00:25:04   1424s] z: 1, totalTracks: 0
[02/16 00:25:04   1424s] z: 3, totalTracks: 1
[02/16 00:25:04   1424s] z: 5, totalTracks: 1
[02/16 00:25:04   1424s] z: 7, totalTracks: 1
[02/16 00:25:04   1424s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:25:04   1424s] #spOpts: rpCkHalo=4 
[02/16 00:25:04   1424s] Initializing Route Infrastructure for color support ...
[02/16 00:25:04   1424s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6871.0M, EPOCH TIME: 1771223104.036989
[02/16 00:25:04   1424s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6871.0M, EPOCH TIME: 1771223104.037580
[02/16 00:25:04   1424s] Route Infrastructure Initialized for color support successfully.
[02/16 00:25:04   1424s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6871.0M, EPOCH TIME: 1771223104.064317
[02/16 00:25:04   1424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:04   1424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:04   1424s] 
[02/16 00:25:04   1424s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:25:04   1424s] 
[02/16 00:25:04   1424s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:25:04   1424s] OPERPROF:       Starting CMU at level 4, MEM:6871.0M, EPOCH TIME: 1771223104.093520
[02/16 00:25:04   1424s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223104.096923
[02/16 00:25:04   1424s] 
[02/16 00:25:04   1424s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:25:04   1424s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.048, REAL:0.041, MEM:6871.0M, EPOCH TIME: 1771223104.105208
[02/16 00:25:04   1424s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6871.0M, EPOCH TIME: 1771223104.105345
[02/16 00:25:04   1424s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223104.105593
[02/16 00:25:04   1424s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6871.0MB).
[02/16 00:25:04   1424s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.085, REAL:0.077, MEM:6871.0M, EPOCH TIME: 1771223104.113838
[02/16 00:25:04   1424s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.085, REAL:0.077, MEM:6871.0M, EPOCH TIME: 1771223104.113886
[02/16 00:25:04   1424s] TDRefine: refinePlace mode is spiral
[02/16 00:25:04   1424s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:25:04   1424s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.4
[02/16 00:25:04   1424s] OPERPROF: Starting Refine-Place at level 1, MEM:6871.0M, EPOCH TIME: 1771223104.118303
[02/16 00:25:04   1424s] *** Starting refinePlace (0:23:45 mem=6871.0M) ***
[02/16 00:25:04   1425s] Total net bbox length = 4.933e+05 (1.840e+05 3.093e+05) (ext = 3.086e+04)
[02/16 00:25:04   1425s] 
[02/16 00:25:04   1425s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:25:04   1425s] 
[02/16 00:25:04   1425s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:25:04   1425s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6871.0M, EPOCH TIME: 1771223104.156535
[02/16 00:25:04   1425s] # Found 0 legal fixed insts to color.
[02/16 00:25:04   1425s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.002, REAL:0.002, MEM:6871.0M, EPOCH TIME: 1771223104.158489
[02/16 00:25:04   1425s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:25:04   1425s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223104.209575
[02/16 00:25:04   1425s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6871.0M, EPOCH TIME: 1771223104.212072
[02/16 00:25:04   1425s] Set min layer with design mode ( 2 )
[02/16 00:25:04   1425s] Set max layer with design mode ( 7 )
[02/16 00:25:04   1425s] Set min layer with design mode ( 2 )
[02/16 00:25:04   1425s] Set max layer with design mode ( 7 )
[02/16 00:25:04   1425s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223104.232879
[02/16 00:25:04   1425s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.003, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223104.235949
[02/16 00:25:04   1425s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6871.0M, EPOCH TIME: 1771223104.236057
[02/16 00:25:04   1425s] Starting refinePlace ...
[02/16 00:25:04   1425s] Set min layer with design mode ( 2 )
[02/16 00:25:04   1425s] Set max layer with design mode ( 7 )
[02/16 00:25:04   1425s] One DDP V2 for no tweak run.
[02/16 00:25:04   1425s] 
[02/16 00:25:04   1425s]  === Spiral for Logical I: (movable: 85) ===
[02/16 00:25:04   1425s] 
[02/16 00:25:04   1425s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[02/16 00:25:04   1425s] Set min layer with design mode ( 2 )
[02/16 00:25:04   1425s] Set max layer with design mode ( 7 )
[02/16 00:25:04   1425s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:25:04   1425s] DDP markSite nrRow 331 nrJob 331
[02/16 00:25:04   1425s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:25:04   1425s]  ** Cut row section real time 0:00:00.0.
[02/16 00:25:04   1425s]    Spread Effort: high, standalone mode, useDDP on.
[02/16 00:25:04   1427s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.3, real=0:00:00.0, mem=6839.0MB) @(0:23:45 - 0:23:47).
[02/16 00:25:04   1427s] Move report: preRPlace moves 644 insts, mean move: 0.92 um, max move: 3.67 um 
[02/16 00:25:04   1427s] 	Max move on inst (u_array_gen_row[1].gen_col[5].u_pe_b_out_reg[0]): (132.34, 262.15) --> (132.77, 258.91)
[02/16 00:25:04   1427s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[02/16 00:25:04   1427s] 	Violation at original loc: Overlapping with other instance
[02/16 00:25:04   1427s] wireLenOptFixPriorityInst 4424 inst fixed
[02/16 00:25:04   1427s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:25:04   1427s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=6839.0MB) @(0:23:47 - 0:23:47).
[02/16 00:25:05   1427s] 
[02/16 00:25:05   1427s]  === Spiral for Logical I: (movable: 33417) ===
[02/16 00:25:05   1427s] 
[02/16 00:25:05   1427s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:25:05   1430s] 
[02/16 00:25:05   1430s]  Info: 0 filler has been deleted!
[02/16 00:25:05   1430s] Move report: legalization moves 3 insts, mean move: 2.52 um, max move: 3.46 um spiral
[02/16 00:25:05   1430s] 	Max move on inst (g25483): (350.28, 122.83) --> (346.82, 122.83)
[02/16 00:25:05   1430s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[02/16 00:25:05   1430s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.6, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:25:05   1430s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:01.0, mem=6839.0MB) @(0:23:47 - 0:23:50).
[02/16 00:25:05   1430s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:25:05   1430s] Move report: Detail placement moves 644 insts, mean move: 0.93 um, max move: 5.18 um 
[02/16 00:25:05   1430s] 	Max move on inst (g25483): (350.93, 123.91) --> (346.82, 122.83)
[02/16 00:25:05   1430s] 	Runtime: CPU: 0:00:05.2 REAL: 0:00:01.0 MEM: 6839.0MB
[02/16 00:25:05   1430s] Statistics of distance of Instance movement in refine placement:
[02/16 00:25:05   1430s]   maximum (X+Y) =         5.18 um
[02/16 00:25:05   1430s]   inst (g25483) with max move: (350.928, 123.912) -> (346.824, 122.832)
[02/16 00:25:05   1430s]   mean    (X+Y) =         0.93 um
[02/16 00:25:05   1430s] Total instances flipped for legalization: 3
[02/16 00:25:05   1430s] Summary Report:
[02/16 00:25:05   1430s] Instances move: 644 (out of 33502 movable)
[02/16 00:25:05   1430s] Instances flipped: 3
[02/16 00:25:05   1430s] Mean displacement: 0.93 um
[02/16 00:25:05   1430s] Max displacement: 5.18 um (Instance: g25483) (350.928, 123.912) -> (346.824, 122.832)
[02/16 00:25:05   1430s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_SL
[02/16 00:25:05   1430s] 	Violation at original loc: Overlapping with other instance
[02/16 00:25:05   1430s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:25:05   1430s] Total instances moved : 644
[02/16 00:25:05   1430s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:5.193, REAL:1.663, MEM:6839.0M, EPOCH TIME: 1771223105.898839
[02/16 00:25:05   1430s] Total net bbox length = 4.937e+05 (1.842e+05 3.095e+05) (ext = 3.086e+04)
[02/16 00:25:05   1430s] Runtime: CPU: 0:00:05.3 REAL: 0:00:01.0 MEM: 6839.0MB
[02/16 00:25:05   1430s] [CPU] RefinePlace/total (cpu=0:00:05.3, real=0:00:01.0, mem=6839.0MB) @(0:23:45 - 0:23:50).
[02/16 00:25:05   1430s] *** Finished refinePlace (0:23:50 mem=6839.0M) ***
[02/16 00:25:05   1430s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.4
[02/16 00:25:05   1430s] OPERPROF: Finished Refine-Place at level 1, CPU:5.353, REAL:1.823, MEM:6839.0M, EPOCH TIME: 1771223105.941188
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 5.18 um
RPlace-Summary:     Max move: inst g25483 cell AND2x2_ASAP7_75t_SL loc (350.93, 123.91) -> (346.82, 122.83)
RPlace-Summary:     Average move dist: 0.93
RPlace-Summary:     Number of inst moved: 644
RPlace-Summary:     Number of movable inst: 33502
[02/16 00:25:05   1430s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:25:05   1430s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6839.0M, EPOCH TIME: 1771223105.948595
[02/16 00:25:05   1430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33502).
[02/16 00:25:05   1430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.227, REAL:0.060, MEM:6871.0M, EPOCH TIME: 1771223106.008543
[02/16 00:25:06   1430s]     ClockRefiner summary
[02/16 00:25:06   1430s]     All clock instances: Moved 149, flipped 62 and cell swapped 0 (out of a total of 4509).
[02/16 00:25:06   1430s]     All Clock instances: Average move = 1.06um
[02/16 00:25:06   1430s]     The largest move was 3.67 um for u_array_gen_row[1].gen_col[5].u_pe_b_out_reg[0].
[02/16 00:25:06   1430s]     Non-sink clock instances: Moved 10, flipped 5 and cell swapped 0 (out of a total of 85).
[02/16 00:25:06   1430s]     Non-sink clock instances: Average move = 2.05um
[02/16 00:25:06   1430s]     The largest move was 3.24 um for CTS_ccl_buf_00083.
[02/16 00:25:06   1430s]     Clock sinks: Moved 139, flipped 57 and cell swapped 0 (out of a total of 4424).
[02/16 00:25:06   1430s]     Clock sinks: Average move = 0.985um
[02/16 00:25:06   1430s]     The largest move was 3.67 um for u_array_gen_row[1].gen_col[5].u_pe_b_out_reg[0].
[02/16 00:25:06   1430s]     Revert refine place priority changes on 0 instances.
[02/16 00:25:06   1430s] OPERPROF: Starting DPlace-Init at level 1, MEM:6871.0M, EPOCH TIME: 1771223106.045174
[02/16 00:25:06   1430s] Processing tracks to init pin-track alignment.
[02/16 00:25:06   1430s] z: 1, totalTracks: 0
[02/16 00:25:06   1430s] z: 3, totalTracks: 1
[02/16 00:25:06   1430s] z: 5, totalTracks: 1
[02/16 00:25:06   1430s] z: 7, totalTracks: 1
[02/16 00:25:06   1430s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:25:06   1430s] #spOpts: rpCkHalo=4 
[02/16 00:25:06   1430s] Initializing Route Infrastructure for color support ...
[02/16 00:25:06   1430s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223106.045615
[02/16 00:25:06   1430s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6871.0M, EPOCH TIME: 1771223106.046446
[02/16 00:25:06   1430s] Route Infrastructure Initialized for color support successfully.
[02/16 00:25:06   1430s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223106.075486
[02/16 00:25:06   1430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] 
[02/16 00:25:06   1430s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:25:06   1430s] 
[02/16 00:25:06   1430s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:25:06   1430s] OPERPROF:     Starting CMU at level 3, MEM:6871.0M, EPOCH TIME: 1771223106.107623
[02/16 00:25:06   1430s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223106.110699
[02/16 00:25:06   1430s] 
[02/16 00:25:06   1430s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:25:06   1430s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.044, MEM:6871.0M, EPOCH TIME: 1771223106.119316
[02/16 00:25:06   1430s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6871.0M, EPOCH TIME: 1771223106.119709
[02/16 00:25:06   1430s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223106.120049
[02/16 00:25:06   1430s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6871.0MB).
[02/16 00:25:06   1430s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.090, MEM:6871.0M, EPOCH TIME: 1771223106.134715
[02/16 00:25:06   1430s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.1 real=0:00:02.2)
[02/16 00:25:06   1430s]     Disconnecting clock tree from netlist...
[02/16 00:25:06   1430s]     Disconnecting clock tree from netlist done.
[02/16 00:25:06   1430s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/16 00:25:06   1430s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6871.0M, EPOCH TIME: 1771223106.158350
[02/16 00:25:06   1430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.236, REAL:0.049, MEM:6871.0M, EPOCH TIME: 1771223106.207491
[02/16 00:25:06   1430s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:25:06   1430s]     Leaving CCOpt scope - Initializing placement interface...
[02/16 00:25:06   1430s] OPERPROF: Starting DPlace-Init at level 1, MEM:6871.0M, EPOCH TIME: 1771223106.208664
[02/16 00:25:06   1430s] Processing tracks to init pin-track alignment.
[02/16 00:25:06   1430s] z: 1, totalTracks: 0
[02/16 00:25:06   1430s] z: 3, totalTracks: 1
[02/16 00:25:06   1430s] z: 5, totalTracks: 1
[02/16 00:25:06   1430s] z: 7, totalTracks: 1
[02/16 00:25:06   1430s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:25:06   1430s] #spOpts: rpCkHalo=4 
[02/16 00:25:06   1430s] Initializing Route Infrastructure for color support ...
[02/16 00:25:06   1430s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223106.208958
[02/16 00:25:06   1430s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6871.0M, EPOCH TIME: 1771223106.209563
[02/16 00:25:06   1430s] Route Infrastructure Initialized for color support successfully.
[02/16 00:25:06   1430s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223106.240897
[02/16 00:25:06   1430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1431s] 
[02/16 00:25:06   1431s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:25:06   1431s] 
[02/16 00:25:06   1431s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:25:06   1431s] OPERPROF:     Starting CMU at level 3, MEM:6871.0M, EPOCH TIME: 1771223106.286058
[02/16 00:25:06   1431s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223106.289263
[02/16 00:25:06   1431s] 
[02/16 00:25:06   1431s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:25:06   1431s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.062, REAL:0.055, MEM:6871.0M, EPOCH TIME: 1771223106.295706
[02/16 00:25:06   1431s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6871.0M, EPOCH TIME: 1771223106.295828
[02/16 00:25:06   1431s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223106.295986
[02/16 00:25:06   1431s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6871.0MB).
[02/16 00:25:06   1431s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.105, REAL:0.098, MEM:6871.0M, EPOCH TIME: 1771223106.306441
[02/16 00:25:06   1431s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:25:06   1431s]     Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:25:06   1431s] End AAE Lib Interpolated Model. (MEM=3597.636719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:25:06   1431s]     Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:25:06   1431s]     
[02/16 00:25:06   1431s]     Clock tree legalization - Histogram:
[02/16 00:25:06   1431s]     ====================================
[02/16 00:25:06   1431s]     
[02/16 00:25:06   1431s]     --------------------------------
[02/16 00:25:06   1431s]     Movement (um)    Number of cells
[02/16 00:25:06   1431s]     --------------------------------
[02/16 00:25:06   1431s]     [1.08,1.8)              3
[02/16 00:25:06   1431s]     [1.8,2.52)              5
[02/16 00:25:06   1431s]     [2.52,3.24)             2
[02/16 00:25:06   1431s]     --------------------------------
[02/16 00:25:06   1431s]     
[02/16 00:25:06   1431s]     
[02/16 00:25:06   1431s]     Clock tree legalization - Top 10 Movements:
[02/16 00:25:06   1431s]     ===========================================
[02/16 00:25:06   1431s]     
[02/16 00:25:06   1431s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:25:06   1431s]     Movement (um)    Desired              Achieved             Node
[02/16 00:25:06   1431s]                      location             location             
[02/16 00:25:06   1431s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:25:06   1431s]         3.24         (210.096,103.392)    (210.096,100.152)    CTS_ccl_a_buf_00077 (a lib_cell BUFx24_ASAP7_75t_SL) at (210.096,100.152), in power domain auto-default
[02/16 00:25:06   1431s]         3.24         (210.096,103.392)    (210.096,106.632)    CTS_ccl_buf_00083 (a lib_cell BUFx24_ASAP7_75t_SL) at (210.096,106.632), in power domain auto-default
[02/16 00:25:06   1431s]         2.16         (73.152,122.832)     (73.152,120.672)     CTS_ccl_a_buf_00064 (a lib_cell BUFx16f_ASAP7_75t_SL) at (73.152,120.672), in power domain auto-default
[02/16 00:25:06   1431s]         2.16         (293.688,226.512)    (293.688,224.352)    CTS_ccl_a_buf_00074 (a lib_cell BUFx24_ASAP7_75t_SL) at (293.688,224.352), in power domain auto-default
[02/16 00:25:06   1431s]         2.16         (219.168,226.512)    (219.168,224.352)    CTS_ccl_a_buf_00073 (a lib_cell BUFx24_ASAP7_75t_SL) at (219.168,224.352), in power domain auto-default
[02/16 00:25:06   1431s]         2.16         (298.008,226.512)    (298.008,228.672)    CTS_ccl_a_buf_00071 (a lib_cell BUFx24_ASAP7_75t_SL) at (298.008,228.672), in power domain auto-default
[02/16 00:25:06   1431s]         2.16         (96.480,120.672)     (96.480,118.512)     CTS_ccl_buf_00084 (a lib_cell BUFx24_ASAP7_75t_SL) at (96.480,118.512), in power domain auto-default
[02/16 00:25:06   1431s]         1.08         (96.480,210.312)     (96.480,211.392)     CTS_ccl_a_buf_00002 (a lib_cell BUFx24_ASAP7_75t_SL) at (96.480,211.392), in power domain auto-default
[02/16 00:25:06   1431s]         1.08         (96.480,151.992)     (96.480,150.912)     CTS_ccl_a_buf_00079 (a lib_cell BUFx24_ASAP7_75t_SL) at (96.480,150.912), in power domain auto-default
[02/16 00:25:06   1431s]         1.08         (210.096,103.392)    (210.096,104.472)    CTS_ccl_a_buf_00075 (a lib_cell BUFx24_ASAP7_75t_SL) at (210.096,104.472), in power domain auto-default
[02/16 00:25:06   1431s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:25:06   1431s]     
[02/16 00:25:06   1431s]     Legalizing clock trees done. (took cpu=0:00:06.9 real=0:00:02.6)
[02/16 00:25:06   1431s]     Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:25:06   1431s]     Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[02/16 00:25:06   1432s]     Clock DAG hash after 'Clustering': 43d60ec2b1b89c7d bade8b471c52b4ba dfc889c8f466d58 8bf6686217ecc7bb d888938456d64634
[02/16 00:25:06   1432s]     CTS services accumulated run-time stats after 'Clustering':
[02/16 00:25:06   1432s]       delay calculator: calls=16725, total_wall_time=0.847s, mean_wall_time=0.051ms
[02/16 00:25:06   1432s]       legalizer: calls=1766, total_wall_time=0.042s, mean_wall_time=0.024ms
[02/16 00:25:06   1432s]       steiner router: calls=15039, total_wall_time=1.680s, mean_wall_time=0.112ms
[02/16 00:25:06   1432s]     Clock DAG stats after 'Clustering':
[02/16 00:25:06   1432s]       cell counts      : b=85, i=0, icg=0, dcg=0, l=0, total=85
[02/16 00:25:06   1432s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:25:06   1432s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:25:06   1432s]       cell areas       : b=535.144um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=535.144um^2
[02/16 00:25:06   1432s]       cell capacitance : b=215.851fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=215.851fF
[02/16 00:25:06   1432s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:25:06   1432s]       wire capacitance : top=0.000fF, trunk=569.574fF, leaf=2735.282fF, total=3304.857fF
[02/16 00:25:06   1432s]       wire lengths     : top=0.000um, trunk=3078.844um, leaf=14926.270um, total=18005.114um
[02/16 00:25:06   1432s]       hp wire lengths  : top=0.000um, trunk=2246.400um, leaf=5680.044um, total=7926.444um
[02/16 00:25:06   1432s]     Clock DAG net violations after 'Clustering':
[02/16 00:25:06   1432s]       Remaining Transition : {count=9, worst=[2.0ps, 1.7ps, 1.5ps, 0.9ps, 0.5ps, 0.2ps, 0.2ps, 0.1ps, 0.1ps]} avg=0.8ps sd=0.8ps sum=7.2ps
[02/16 00:25:06   1432s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/16 00:25:06   1432s]       Trunk : target=44.4ps count=16 avg=31.4ps sd=10.0ps min=4.0ps max=41.4ps {4 <= 26.6ps, 6 <= 35.5ps, 3 <= 40.0ps, 3 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:25:06   1432s]       Leaf  : target=44.4ps count=70 avg=42.6ps sd=1.5ps min=39.2ps max=46.4ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 26 <= 42.2ps, 33 <= 44.4ps} {9 <= 46.6ps, 0 <= 48.8ps, 0 <= 53.3ps, 0 <= 66.6ps, 0 > 66.6ps}
[02/16 00:25:06   1432s]     Clock DAG library cell distribution after 'Clustering' {count}:
[02/16 00:25:06   1432s]        Bufs: BUFx24_ASAP7_75t_SL: 53 BUFx16f_ASAP7_75t_SL: 32 
[02/16 00:25:06   1432s]     Primary reporting skew groups after 'Clustering':
[02/16 00:25:06   1432s]       skew_group clk/func_mode: insertion delay [min=110.8, max=129.4, avg=119.0, sd=4.2, skn=0.488, kur=-0.737], skew [18.6 vs 20.7], 100% {110.8, 129.4} (wid=18.0 ws=14.8) (gid=114.0 gs=10.7)
[02/16 00:25:06   1432s]           min path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/16 00:25:06   1432s]           max path sink: u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_reg[29]/CLK
[02/16 00:25:06   1432s]     Skew group summary after 'Clustering':
[02/16 00:25:06   1432s]       skew_group clk/func_mode: insertion delay [min=110.8, max=129.4, avg=119.0, sd=4.2, skn=0.488, kur=-0.737], skew [18.6 vs 20.7], 100% {110.8, 129.4} (wid=18.0 ws=14.8) (gid=114.0 gs=10.7)
[02/16 00:25:06   1432s]     Legalizer API calls during this step: 1766 succeeded with high effort: 1766 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:25:06   1432s]   Clustering done. (took cpu=0:00:14.3 real=0:00:06.2)
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   Post-Clustering Statistics Report
[02/16 00:25:06   1432s]   =================================
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   Fanout Statistics:
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   ----------------------------------------------------------------------------------------------------------------
[02/16 00:25:06   1432s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/16 00:25:06   1432s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/16 00:25:06   1432s]   ----------------------------------------------------------------------------------------------------------------
[02/16 00:25:06   1432s]   Trunk        17       5.059       1         8        2.045      {2 <= 2, 4 <= 4, 8 <= 6, 3 <= 8}
[02/16 00:25:06   1432s]   Leaf         70      63.200      50        80        6.820      {12 <= 56, 24 <= 63, 25 <= 70, 8 <= 77, 1 <= 84}
[02/16 00:25:06   1432s]   ----------------------------------------------------------------------------------------------------------------
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   Clustering Failure Statistics:
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   ----------------------------------------------------------
[02/16 00:25:06   1432s]   Net Type    Clusters    Clusters    Net Skew    Transition
[02/16 00:25:06   1432s]               Tried       Failed      Failures    Failures
[02/16 00:25:06   1432s]   ----------------------------------------------------------
[02/16 00:25:06   1432s]   Trunk         143          51          12           51
[02/16 00:25:06   1432s]   Leaf          243          95           0           95
[02/16 00:25:06   1432s]   ----------------------------------------------------------
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   Clustering Partition Statistics:
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   --------------------------------------------------------------------------------------
[02/16 00:25:06   1432s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[02/16 00:25:06   1432s]               Fraction    Fraction    Count        Size        Size    Size    Size
[02/16 00:25:06   1432s]   --------------------------------------------------------------------------------------
[02/16 00:25:06   1432s]   Trunk        0.000       1.000          3          28.000       3      70     36.592
[02/16 00:25:06   1432s]   Leaf         0.000       1.000          1        4424.000    4424    4424      0.000
[02/16 00:25:06   1432s]   --------------------------------------------------------------------------------------
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   Longest 5 runtime clustering solutions:
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   ------------------------------------------------------------------------------
[02/16 00:25:06   1432s]   Wall time      Fanout    Instances Added    Iterations    Clock Tree    Driver
[02/16 00:25:06   1432s]   ------------------------------------------------------------------------------
[02/16 00:25:06   1432s]   3037267.666     4424        1                  5          clk           clk
[02/16 00:25:06   1432s]   ------------------------------------------------------------------------------
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   Bottom-up runtime statistics:
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   --------------------------------------------------------------
[02/16 00:25:06   1432s]   Mean           Min            Max            Std. Dev    Count
[02/16 00:25:06   1432s]   --------------------------------------------------------------
[02/16 00:25:06   1432s]   3037267.666    3037267.666    3037267.666     0.000         1
[02/16 00:25:06   1432s]   --------------------------------------------------------------
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   
[02/16 00:25:06   1432s]   Looking for fanout violations...
[02/16 00:25:06   1432s]   Looking for fanout violations done.
[02/16 00:25:06   1432s]   Removing clustering added virtual delays...
[02/16 00:25:06   1432s]     Resynthesising clock tree into netlist...
[02/16 00:25:06   1432s]       Reset timing graph...
[02/16 00:25:06   1432s] Ignoring AAE DB Resetting ...
[02/16 00:25:06   1432s]       Reset timing graph done.
[02/16 00:25:06   1432s]     Resynthesising clock tree into netlist done.
[02/16 00:25:06   1432s]     Disconnecting clock tree from netlist...
[02/16 00:25:06   1432s]     Disconnecting clock tree from netlist done.
[02/16 00:25:06   1432s]   Removing clustering added virtual delays done.
[02/16 00:25:06   1432s]   CongRepair After Initial Clustering...
[02/16 00:25:06   1432s]   Reset timing graph...
[02/16 00:25:06   1432s] Ignoring AAE DB Resetting ...
[02/16 00:25:06   1432s]   Reset timing graph done.
[02/16 00:25:06   1432s]   Leaving CCOpt scope - Early Global Route...
[02/16 00:25:06   1432s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6871.0M, EPOCH TIME: 1771223106.884376
[02/16 00:25:06   1432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4424).
[02/16 00:25:06   1432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1432s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:25:06   1432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:06   1432s] # Resetting pin-track-align track data.
[02/16 00:25:06   1432s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.233, REAL:0.056, MEM:6871.0M, EPOCH TIME: 1771223106.940478
[02/16 00:25:06   1432s]   Clock implementation routing...
[02/16 00:25:07   1432s] Net route status summary:
[02/16 00:25:07   1432s]   Clock:        86 (unrouted=86, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:25:07   1432s]   Non-clock: 36397 (unrouted=2571, trialRouted=33826, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:25:07   1432s]     Routing using eGR only...
[02/16 00:25:07   1432s]       Early Global Route - eGR only step...
[02/16 00:25:07   1432s] (ccopt eGR): There are 86 nets to be routed. 0 nets have skip routing designation.
[02/16 00:25:07   1432s] (ccopt eGR): There are 86 nets for routing of which 86 have one or more fixed wires.
[02/16 00:25:07   1432s] (ccopt eGR): Start to route 86 all nets
[02/16 00:25:07   1432s] (I)      Running eGR regular flow
[02/16 00:25:07   1432s] Running assign ptn pin
[02/16 00:25:07   1432s] Running config msv constraints
[02/16 00:25:07   1432s] Running pre-eGR process
[02/16 00:25:07   1432s] [PSP]    Started Early Global Route ( Curr Mem: 5.69 MB )
[02/16 00:25:07   1432s] (I)      Initializing eGR engine (clean)
[02/16 00:25:07   1432s] Set min layer with design mode ( 2 )
[02/16 00:25:07   1432s] Set max layer with design mode ( 7 )
[02/16 00:25:07   1432s] (I)      clean place blk overflow:
[02/16 00:25:07   1432s] (I)      H : enabled 1.00 0
[02/16 00:25:07   1432s] (I)      V : enabled 1.00 0
[02/16 00:25:07   1432s] (I)      Initializing eGR engine (clean)
[02/16 00:25:07   1432s] Set min layer with design mode ( 2 )
[02/16 00:25:07   1432s] Set max layer with design mode ( 7 )
[02/16 00:25:07   1432s] (I)      clean place blk overflow:
[02/16 00:25:07   1432s] (I)      H : enabled 1.00 0
[02/16 00:25:07   1432s] (I)      V : enabled 1.00 0
[02/16 00:25:07   1432s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5.69 MB )
[02/16 00:25:07   1432s] (I)      Running eGR Cong Clean flow
[02/16 00:25:07   1432s] (I)      # wire layers (front) : 11
[02/16 00:25:07   1432s] (I)      # wire layers (back)  : 0
[02/16 00:25:07   1432s] (I)      min wire layer : 1
[02/16 00:25:07   1432s] (I)      max wire layer : 10
[02/16 00:25:07   1432s] (I)      # cut layers (front) : 10
[02/16 00:25:07   1432s] (I)      # cut layers (back)  : 0
[02/16 00:25:07   1432s] (I)      min cut layer : 1
[02/16 00:25:07   1432s] (I)      max cut layer : 9
[02/16 00:25:07   1432s] (I)      ================================ Layers ================================
[02/16 00:25:07   1432s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:07   1432s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:25:07   1432s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:07   1432s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:25:07   1432s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:25:07   1432s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:25:07   1432s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:25:07   1432s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:25:07   1432s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:25:07   1432s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:25:07   1432s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:25:07   1432s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:25:07   1432s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:25:07   1432s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:25:07   1432s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:07   1432s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:25:07   1432s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:25:07   1432s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:25:07   1432s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:25:07   1432s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:07   1432s] (I)      Started Import and model ( Curr Mem: 5.69 MB )
[02/16 00:25:07   1433s] (I)      == Non-default Options ==
[02/16 00:25:07   1433s] (I)      Clean congestion better                            : true
[02/16 00:25:07   1433s] (I)      Estimate vias on DPT layer                         : true
[02/16 00:25:07   1433s] (I)      Rerouting rounds                                   : 10
[02/16 00:25:07   1433s] (I)      Clean congestion layer assignment rounds           : 3
[02/16 00:25:07   1433s] (I)      Layer constraints as soft constraints              : true
[02/16 00:25:07   1433s] (I)      Soft top layer                                     : true
[02/16 00:25:07   1433s] (I)      Skip prospective layer relax nets                  : true
[02/16 00:25:07   1433s] (I)      Better NDR handling                                : true
[02/16 00:25:07   1433s] (I)      Improved NDR modeling in LA                        : true
[02/16 00:25:07   1433s] (I)      Routing cost fix for NDR handling                  : true
[02/16 00:25:07   1433s] (I)      Block tracks for preroutes                         : true
[02/16 00:25:07   1433s] (I)      Assign IRoute by net group key                     : true
[02/16 00:25:07   1433s] (I)      Block unroutable channels                          : true
[02/16 00:25:07   1433s] (I)      Block unroutable channels 3D                       : true
[02/16 00:25:07   1433s] (I)      Bound layer relaxed segment wl                     : true
[02/16 00:25:07   1433s] (I)      Blocked pin reach length threshold                 : 2
[02/16 00:25:07   1433s] (I)      Check blockage within NDR space in TA              : true
[02/16 00:25:07   1433s] (I)      Skip must join for term with via pillar            : true
[02/16 00:25:07   1433s] (I)      Model find APA for IO pin                          : true
[02/16 00:25:07   1433s] (I)      On pin location for off pin term                   : true
[02/16 00:25:07   1433s] (I)      Handle EOL spacing                                 : true
[02/16 00:25:07   1433s] (I)      Merge PG vias by gap                               : true
[02/16 00:25:07   1433s] (I)      Maximum routing layer                              : 7
[02/16 00:25:07   1433s] (I)      Top routing layer                                  : 7
[02/16 00:25:07   1433s] (I)      Ignore routing layer                               : true
[02/16 00:25:07   1433s] (I)      Route selected nets only                           : true
[02/16 00:25:07   1433s] (I)      Refine MST                                         : true
[02/16 00:25:07   1433s] (I)      Honor PRL                                          : true
[02/16 00:25:07   1433s] (I)      Strong congestion aware                            : true
[02/16 00:25:07   1433s] (I)      Improved initial location for IRoutes              : true
[02/16 00:25:07   1433s] (I)      Multi panel TA                                     : true
[02/16 00:25:07   1433s] (I)      Penalize wire overlap                              : true
[02/16 00:25:07   1433s] (I)      Expand small instance blockage                     : true
[02/16 00:25:07   1433s] (I)      Reduce via in TA                                   : true
[02/16 00:25:07   1433s] (I)      SS-aware routing                                   : true
[02/16 00:25:07   1433s] (I)      Improve tree edge sharing                          : true
[02/16 00:25:07   1433s] (I)      Improve 2D via estimation                          : true
[02/16 00:25:07   1433s] (I)      Refine Steiner tree                                : true
[02/16 00:25:07   1433s] (I)      Build spine tree                                   : true
[02/16 00:25:07   1433s] (I)      Model pass through capacity                        : true
[02/16 00:25:07   1433s] (I)      Extend blockages by a half GCell                   : true
[02/16 00:25:07   1433s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[02/16 00:25:07   1433s] (I)      Consider pin shapes                                : true
[02/16 00:25:07   1433s] (I)      Consider pin shapes for all nodes                  : true
[02/16 00:25:07   1433s] (I)      Consider NR APA                                    : true
[02/16 00:25:07   1433s] (I)      Consider IO pin shape                              : true
[02/16 00:25:07   1433s] (I)      Fix pin connection bug                             : true
[02/16 00:25:07   1433s] (I)      Consider layer RC for local wires                  : true
[02/16 00:25:07   1433s] (I)      Honor layer constraint                             : true
[02/16 00:25:07   1433s] (I)      Route to clock mesh pin                            : true
[02/16 00:25:07   1433s] (I)      LA-aware pin escape length                         : 2
[02/16 00:25:07   1433s] (I)      Connect multiple ports                             : true
[02/16 00:25:07   1433s] (I)      Split for must join                                : true
[02/16 00:25:07   1433s] (I)      Number of threads                                  : 8
[02/16 00:25:07   1433s] (I)      Routing effort level                               : 10000
[02/16 00:25:07   1433s] (I)      Prefer layer length threshold                      : 8
[02/16 00:25:07   1433s] (I)      Overflow penalty cost                              : 10
[02/16 00:25:07   1433s] (I)      A-star cost                                        : 0.300000
[02/16 00:25:07   1433s] (I)      Misalignment cost                                  : 10.000000
[02/16 00:25:07   1433s] (I)      Threshold for short IRoute                         : 6
[02/16 00:25:07   1433s] (I)      Via cost during post routing                       : 1.000000
[02/16 00:25:07   1433s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/16 00:25:07   1433s] (I)      Source-to-sink ratio                               : 0.300000
[02/16 00:25:07   1433s] (I)      Scenic ratio bound                                 : 3.000000
[02/16 00:25:07   1433s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/16 00:25:07   1433s] (I)      Net layer relax scenic ratio                       : 1.250000
[02/16 00:25:07   1433s] (I)      Layer demotion scenic scale                        : 1.000000
[02/16 00:25:07   1433s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/16 00:25:07   1433s] (I)      PG-aware similar topology routing                  : true
[02/16 00:25:07   1433s] (I)      Maze routing via cost fix                          : true
[02/16 00:25:07   1433s] (I)      Apply PRL on PG terms                              : true
[02/16 00:25:07   1433s] (I)      Apply PRL on obs objects                           : true
[02/16 00:25:07   1433s] (I)      Handle range-type spacing rules                    : true
[02/16 00:25:07   1433s] (I)      PG gap threshold multiplier                        : 10.000000
[02/16 00:25:07   1433s] (I)      Parallel spacing query fix                         : true
[02/16 00:25:07   1433s] (I)      Force source to root IR                            : true
[02/16 00:25:07   1433s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/16 00:25:07   1433s] (I)      Multi-pass Schedule                                : {{} {} {}}
[02/16 00:25:07   1433s] (I)      Route tie net to shape                             : auto
[02/16 00:25:07   1433s] (I)      Do not relax to DPT layer                          : true
[02/16 00:25:07   1433s] (I)      No DPT in post routing                             : true
[02/16 00:25:07   1433s] (I)      Modeling PG via merging fix                        : true
[02/16 00:25:07   1433s] (I)      Shield aware TA                                    : true
[02/16 00:25:07   1433s] (I)      Strong shield aware TA                             : true
[02/16 00:25:07   1433s] (I)      Overflow calculation fix in LA                     : true
[02/16 00:25:07   1433s] (I)      Post routing fix                                   : true
[02/16 00:25:07   1433s] (I)      Strong post routing                                : true
[02/16 00:25:07   1433s] (I)      Violation on path threshold                        : 1
[02/16 00:25:07   1433s] (I)      Pass through capacity modeling                     : true
[02/16 00:25:07   1433s] (I)      Read layer and via RC                              : true
[02/16 00:25:07   1433s] (I)      Select the non-relaxed segments in post routing stage : true
[02/16 00:25:07   1433s] (I)      Select term pin box for io pin                     : true
[02/16 00:25:07   1433s] (I)      Penalize NDR sharing                               : true
[02/16 00:25:07   1433s] (I)      Enable special modeling                            : false
[02/16 00:25:07   1433s] (I)      Keep fixed segments                                : true
[02/16 00:25:07   1433s] (I)      Reorder net groups by key                          : true
[02/16 00:25:07   1433s] (I)      Increase net scenic ratio                          : true
[02/16 00:25:07   1433s] (I)      Method to set GCell size                           : row
[02/16 00:25:07   1433s] (I)      Connect multiple ports and must join fix           : true
[02/16 00:25:07   1433s] (I)      Avoid high resistance layers                       : true
[02/16 00:25:07   1433s] (I)      Segment length threshold                           : 1
[02/16 00:25:07   1433s] (I)      Model find APA for IO pin fix                      : true
[02/16 00:25:07   1433s] (I)      Avoid connecting non-metal layers                  : true
[02/16 00:25:07   1433s] (I)      Use track pitch for NDR                            : true
[02/16 00:25:07   1433s] (I)      Decide max and min layer to relax with layer difference : true
[02/16 00:25:07   1433s] (I)      Handle non-default track width                     : false
[02/16 00:25:07   1433s] (I)      Block unroutable channels fix                      : true
[02/16 00:25:07   1433s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:25:07   1433s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:25:07   1433s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:25:07   1433s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:07   1433s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:07   1433s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:07   1433s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:07   1433s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:07   1433s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:07   1433s] (I)      ============== Pin Summary ==============
[02/16 00:25:07   1433s] (I)      +-------+--------+---------+------------+
[02/16 00:25:07   1433s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:25:07   1433s] (I)      +-------+--------+---------+------------+
[02/16 00:25:07   1433s] (I)      |     1 | 110343 |   86.83 |        Pin |
[02/16 00:25:07   1433s] (I)      |     2 |  16740 |   13.17 |        Pin |
[02/16 00:25:07   1433s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:25:07   1433s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:25:07   1433s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:25:07   1433s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:25:07   1433s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:25:07   1433s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:25:07   1433s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:25:07   1433s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:25:07   1433s] (I)      +-------+--------+---------+------------+
[02/16 00:25:07   1433s] (I)      Custom ignore net properties:
[02/16 00:25:07   1433s] (I)      1 : NotLegal
[02/16 00:25:07   1433s] (I)      2 : NotSelected
[02/16 00:25:07   1433s] (I)      Default ignore net properties:
[02/16 00:25:07   1433s] (I)      1 : Special
[02/16 00:25:07   1433s] (I)      2 : Analog
[02/16 00:25:07   1433s] (I)      3 : Fixed
[02/16 00:25:07   1433s] (I)      4 : Skipped
[02/16 00:25:07   1433s] (I)      5 : MixedSignal
[02/16 00:25:07   1433s] (I)      Prerouted net properties:
[02/16 00:25:07   1433s] (I)      1 : NotLegal
[02/16 00:25:07   1433s] (I)      2 : Special
[02/16 00:25:07   1433s] (I)      3 : Analog
[02/16 00:25:07   1433s] (I)      4 : Fixed
[02/16 00:25:07   1433s] (I)      5 : Skipped
[02/16 00:25:07   1433s] (I)      6 : MixedSignal
[02/16 00:25:07   1433s] [NR-eGR] Early global route reroute 86 out of 33912 routable nets
[02/16 00:25:07   1433s] (I)      Use row-based GCell size
[02/16 00:25:07   1433s] (I)      Use row-based GCell align
[02/16 00:25:07   1433s] (I)      layer 0 area = 170496
[02/16 00:25:07   1433s] (I)      layer 1 area = 170496
[02/16 00:25:07   1433s] (I)      layer 2 area = 170496
[02/16 00:25:07   1433s] (I)      layer 3 area = 512000
[02/16 00:25:07   1433s] (I)      layer 4 area = 512000
[02/16 00:25:07   1433s] (I)      layer 5 area = 560000
[02/16 00:25:07   1433s] (I)      layer 6 area = 560000
[02/16 00:25:07   1433s] (I)      GCell unit size   : 4320
[02/16 00:25:07   1433s] (I)      GCell multiplier  : 1
[02/16 00:25:07   1433s] (I)      GCell row height  : 4320
[02/16 00:25:07   1433s] (I)      Actual row height : 4320
[02/16 00:25:07   1433s] (I)      GCell align ref   : 24768 24768
[02/16 00:25:07   1433s] missing default track structure on layer 1
[02/16 00:25:07   1433s] [NR-eGR] Track table information for default rule: 
[02/16 00:25:07   1433s] [NR-eGR] M1 has no routable track
[02/16 00:25:07   1433s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:25:07   1433s] [NR-eGR] M3 has single uniform track structure
[02/16 00:25:07   1433s] [NR-eGR] M4 has single uniform track structure
[02/16 00:25:07   1433s] [NR-eGR] M5 has single uniform track structure
[02/16 00:25:07   1433s] [NR-eGR] M6 has single uniform track structure
[02/16 00:25:07   1433s] [NR-eGR] M7 has single uniform track structure
[02/16 00:25:07   1433s] [NR-eGR] M8 has single uniform track structure
[02/16 00:25:07   1433s] [NR-eGR] M9 has single uniform track structure
[02/16 00:25:07   1433s] [NR-eGR] Pad has single uniform track structure
[02/16 00:25:07   1433s] (I)      ============== Default via ===============
[02/16 00:25:07   1433s] (I)      +---+------------------+-----------------+
[02/16 00:25:07   1433s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:25:07   1433s] (I)      +---+------------------+-----------------+
[02/16 00:25:07   1433s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:25:07   1433s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:25:07   1433s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:25:07   1433s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:25:07   1433s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:25:07   1433s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:25:07   1433s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:25:07   1433s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:25:07   1433s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:25:07   1433s] (I)      +---+------------------+-----------------+
[02/16 00:25:07   1433s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:25:07   1433s] [NR-eGR] Read 4253 PG shapes
[02/16 00:25:07   1433s] [NR-eGR] Read 0 clock shapes
[02/16 00:25:07   1433s] [NR-eGR] Read 0 other shapes
[02/16 00:25:07   1433s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:25:07   1433s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:25:07   1433s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:25:07   1433s] [NR-eGR] #PG Blockages       : 4253
[02/16 00:25:07   1433s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:25:07   1433s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:25:07   1433s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:25:07   1433s] [NR-eGR] #Other Blockages    : 0
[02/16 00:25:07   1433s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:25:07   1433s] [NR-eGR] #prerouted nets         : 0
[02/16 00:25:07   1433s] [NR-eGR] #prerouted special nets : 0
[02/16 00:25:07   1433s] [NR-eGR] #prerouted wires        : 0
[02/16 00:25:07   1433s] [NR-eGR] Read 33912 nets ( ignored 33826 )
[02/16 00:25:07   1433s] (I)        Front-side 33912 ( ignored 33826 )
[02/16 00:25:07   1433s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:25:07   1433s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:25:07   1433s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[02/16 00:25:07   1433s] [NR-eGR] #via pillars        : 0
[02/16 00:25:07   1433s] [NR-eGR] #must join all port : 0
[02/16 00:25:07   1433s] [NR-eGR] #multiple ports     : 0
[02/16 00:25:07   1433s] [NR-eGR] #has must join      : 0
[02/16 00:25:07   1433s] (I)      handle routing halo
[02/16 00:25:07   1433s] (I)      Reading macro buffers
[02/16 00:25:07   1433s] (I)      Number of macro buffers: 0
[02/16 00:25:07   1433s] (I)      ========== RC Report:  ===========
[02/16 00:25:07   1433s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/16 00:25:07   1433s] (I)      ----------------------------------
[02/16 00:25:07   1433s] (I)          M2         1.056        0.397 
[02/16 00:25:07   1433s] (I)          M3         1.056        0.397 
[02/16 00:25:07   1433s] (I)          M4         0.792        0.320 
[02/16 00:25:07   1433s] (I)          M5         0.458        0.320 
[02/16 00:25:07   1433s] (I)          M6         0.594        0.265 
[02/16 00:25:07   1433s] (I)          M7         0.594        0.265 
[02/16 00:25:07   1433s] (I)      ========== RC Report:  ===========
[02/16 00:25:07   1433s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/16 00:25:07   1433s] (I)      ----------------------------------
[02/16 00:25:07   1433s] (I)          M2         1.056        0.732 
[02/16 00:25:07   1433s] (I)          M3         1.056        0.732 
[02/16 00:25:07   1433s] (I)          M4         0.792        0.572 
[02/16 00:25:07   1433s] (I)          M5         0.458        0.572 
[02/16 00:25:07   1433s] (I)          M6         0.594        0.454 
[02/16 00:25:07   1433s] (I)          M7         0.594        0.454 
[02/16 00:25:07   1433s] (I)      early_global_route_priority property id does not exist.
[02/16 00:25:07   1433s] (I)      Read Num Blocks=50633  Num Prerouted Wires=0  Num CS=0
[02/16 00:25:07   1433s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 0
[02/16 00:25:07   1433s] (I)      Layer 2 (V) : #blockages 5572 : #preroutes 0
[02/16 00:25:07   1433s] (I)      Layer 3 (H) : #blockages 1705 : #preroutes 0
[02/16 00:25:07   1433s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:25:07   1433s] (I)      Layer 5 (H) : #blockages 36 : #preroutes 0
[02/16 00:25:07   1433s] (I)      Layer 6 (V) : #blockages 36 : #preroutes 0
[02/16 00:25:07   1433s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:25:07   1433s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:25:07   1433s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:25:07   1433s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:25:07   1433s] (I)      Moved 86 terms for better access 
[02/16 00:25:07   1433s] (I)      Number of ignored nets                =  33826
[02/16 00:25:07   1433s] (I)      Number of connected nets              =      0
[02/16 00:25:07   1433s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:25:07   1433s] (I)      Number of clock nets                  =     86.  Ignored: No
[02/16 00:25:07   1433s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:25:07   1433s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:25:07   1433s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:25:07   1433s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:25:07   1433s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:25:07   1433s] [NR-eGR] There are 86 clock nets ( 86 with NDR ).
[02/16 00:25:07   1433s] (I)      Ndr track 0 does not exist
[02/16 00:25:07   1433s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:25:07   1433s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:25:07   1433s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:25:07   1433s] (I)      Site width          :   864  (dbu)
[02/16 00:25:07   1433s] (I)      Row height          :  4320  (dbu)
[02/16 00:25:07   1433s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:25:07   1433s] (I)      GCell width         :  4320  (dbu)
[02/16 00:25:07   1433s] (I)      GCell height        :  4320  (dbu)
[02/16 00:25:07   1433s] (I)      Grid                :   343   343     7
[02/16 00:25:07   1433s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:25:07   1433s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:25:07   1433s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:25:07   1433s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:25:07   1433s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:25:07   1433s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:25:07   1433s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:25:07   1433s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:25:07   1433s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:25:07   1433s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:25:07   1433s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:25:07   1433s] (I)      --------------------------------------------------------
[02/16 00:25:07   1433s] 
[02/16 00:25:07   1433s] [NR-eGR] ============ Routing rule table ============
[02/16 00:25:07   1433s] [NR-eGR] Rule id: 0  Rule name:   Nets: 86
[02/16 00:25:07   1433s] [NR-eGR] ========================================
[02/16 00:25:07   1433s] [NR-eGR] 
[02/16 00:25:07   1433s] (I)      ======== NDR :  =========
[02/16 00:25:07   1433s] (I)      +--------------+--------+
[02/16 00:25:07   1433s] (I)      |           ID |      0 |
[02/16 00:25:07   1433s] (I)      |      Default |     no |
[02/16 00:25:07   1433s] (I)      |  Clk Special |     no |
[02/16 00:25:07   1433s] (I)      | Hard spacing |     no |
[02/16 00:25:07   1433s] (I)      |    NDR track | (none) |
[02/16 00:25:07   1433s] (I)      |      NDR via | (none) |
[02/16 00:25:07   1433s] (I)      |  Extra space |      1 |
[02/16 00:25:07   1433s] (I)      |      Shields |      0 |
[02/16 00:25:07   1433s] (I)      |   Demand (H) |      2 |
[02/16 00:25:07   1433s] (I)      |   Demand (V) |      2 |
[02/16 00:25:07   1433s] (I)      |        #Nets |     86 |
[02/16 00:25:07   1433s] (I)      +--------------+--------+
[02/16 00:25:07   1433s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:25:07   1433s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:25:07   1433s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:25:07   1433s] (I)      |    M2    288      288   1152      576      2      1      1    200    100        yes |
[02/16 00:25:07   1433s] (I)      |    M3    288      288   1152      576      2      1      1    200    100        yes |
[02/16 00:25:07   1433s] (I)      |    M4    384      384   1536      768      2      1      1    200    100        yes |
[02/16 00:25:07   1433s] (I)      |    M5    384      384   1536      768      2      1      1    200    100        yes |
[02/16 00:25:07   1433s] (I)      |    M6    512      512   2048     1024      2      1      1    200    100        yes |
[02/16 00:25:07   1433s] (I)      |    M7    512      512   2048     1024      2      1      1    200    100        yes |
[02/16 00:25:07   1433s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:25:07   1433s] (I)      =============== Blocked Tracks ===============
[02/16 00:25:07   1433s] (I)      +-------+---------+----------+---------------+
[02/16 00:25:07   1433s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:25:07   1433s] (I)      +-------+---------+----------+---------------+
[02/16 00:25:07   1433s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:25:07   1433s] (I)      |     2 |  821828 |   149444 |        18.18% |
[02/16 00:25:07   1433s] (I)      |     3 |  881853 |    33320 |         3.78% |
[02/16 00:25:07   1433s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:25:07   1433s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:25:07   1433s] (I)      |     6 |  495978 |    15765 |         3.18% |
[02/16 00:25:07   1433s] (I)      |     7 |  495978 |    15802 |         3.19% |
[02/16 00:25:07   1433s] (I)      +-------+---------+----------+---------------+
[02/16 00:25:07   1433s] (I)      Finished Import and model ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 5.70 MB )
[02/16 00:25:07   1433s] (I)      Delete wires for 86 nets (async)
[02/16 00:25:07   1433s] (I)      Reset routing kernel
[02/16 00:25:07   1433s] (I)      Started Global Routing ( Curr Mem: 5.70 MB )
[02/16 00:25:07   1433s] (I)      totalPins=4595  totalGlobalPin=4577 (99.61%)
[02/16 00:25:07   1433s] (I)      ================= Net Group Info =================
[02/16 00:25:07   1433s] (I)      +----+----------------+--------------+-----------+
[02/16 00:25:07   1433s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:25:07   1433s] (I)      +----+----------------+--------------+-----------+
[02/16 00:25:07   1433s] (I)      |  1 |             86 |        M3(3) |     M4(4) |
[02/16 00:25:07   1433s] (I)      +----+----------------+--------------+-----------+
[02/16 00:25:07   1433s] (I)      total 2D Cap : 1298568 = (446144 H, 852424 V)
[02/16 00:25:07   1433s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/16 00:25:07   1433s] (I)      init route region map
[02/16 00:25:07   1433s] (I)      #blocked GCells = 0
[02/16 00:25:07   1433s] (I)      #regions = 1
[02/16 00:25:07   1433s] (I)      init safety region map
[02/16 00:25:07   1433s] (I)      #blocked GCells = 0
[02/16 00:25:07   1433s] (I)      #regions = 1
[02/16 00:25:07   1433s] (I)      Adjusted 6 GCells for pin access
[02/16 00:25:07   1433s] [NR-eGR] Layer group 1: route 86 net(s) in layer range [3, 4]
[02/16 00:25:07   1433s] (I)      
[02/16 00:25:07   1433s] (I)      ============  Phase 1a Route ============
[02/16 00:25:07   1433s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 82
[02/16 00:25:07   1433s] (I)      Usage: 16324 = (7620 H, 8704 V) = (1.71% H, 1.02% V) = (8.230e+03um H, 9.400e+03um V)
[02/16 00:25:07   1433s] (I)      
[02/16 00:25:07   1433s] (I)      ============  Phase 1b Route ============
[02/16 00:25:07   1433s] (I)      Usage: 16300 = (7614 H, 8686 V) = (1.71% H, 1.02% V) = (8.223e+03um H, 9.381e+03um V)
[02/16 00:25:07   1433s] (I)      Overflow of layer group 1: 0.85% H + 0.00% V. EstWL: 1.760400e+04um
[02/16 00:25:07   1433s] (I)      
[02/16 00:25:07   1433s] (I)      ============  Phase 1c Route ============
[02/16 00:25:07   1433s] (I)      Level2 Grid: 69 x 69
[02/16 00:25:07   1433s] (I)      Usage: 16300 = (7614 H, 8686 V) = (1.71% H, 1.02% V) = (8.223e+03um H, 9.381e+03um V)
[02/16 00:25:07   1433s] (I)      
[02/16 00:25:07   1433s] (I)      ============  Phase 1d Route ============
[02/16 00:25:07   1433s] (I)      Usage: 16614 = (7676 H, 8938 V) = (1.72% H, 1.05% V) = (8.290e+03um H, 9.653e+03um V)
[02/16 00:25:07   1433s] (I)      
[02/16 00:25:07   1433s] (I)      ============  Phase 1e Route ============
[02/16 00:25:07   1433s] (I)      Usage: 16614 = (7676 H, 8938 V) = (1.72% H, 1.05% V) = (8.290e+03um H, 9.653e+03um V)
[02/16 00:25:07   1433s] [NR-eGR] Early Global Route overflow of layer group 1: 0.32% H + 0.00% V. EstWL: 1.794312e+04um
[02/16 00:25:07   1433s] (I)      
[02/16 00:25:07   1433s] (I)      ============  Phase 1f Route ============
[02/16 00:25:08   1433s] (I)      Usage: 16661 = (7608 H, 9053 V) = (1.71% H, 1.06% V) = (8.217e+03um H, 9.777e+03um V)
[02/16 00:25:08   1433s] (I)      
[02/16 00:25:08   1433s] (I)      ============  Phase 1g Route ============
[02/16 00:25:08   1433s] (I)      Usage: 14806 = (6682 H, 8124 V) = (1.50% H, 0.95% V) = (7.217e+03um H, 8.774e+03um V)
[02/16 00:25:08   1433s] (I)      #Nets         : 86
[02/16 00:25:08   1433s] (I)      #Relaxed nets : 71
[02/16 00:25:08   1433s] (I)      Wire length   : 2573
[02/16 00:25:08   1433s] [NR-eGR] Create a new net group with 71 nets and layer range [3, 5]
[02/16 00:25:08   1433s] (I)      
[02/16 00:25:08   1433s] (I)      ============  Phase 1h Route ============
[02/16 00:25:08   1433s] (I)      Usage: 14808 = (6682 H, 8126 V) = (1.50% H, 0.95% V) = (7.217e+03um H, 8.776e+03um V)
[02/16 00:25:08   1433s] (I)      
[02/16 00:25:08   1433s] (I)      ============  Phase 1l Route ============
[02/16 00:25:08   1433s] (I)      total 2D Cap : 1860745 = (446144 H, 1414601 V)
[02/16 00:25:08   1433s] (I)      total 2D Demand : 5190 = (2606 H, 2584 V)
[02/16 00:25:08   1433s] (I)      init route region map
[02/16 00:25:08   1433s] (I)      #blocked GCells = 0
[02/16 00:25:08   1434s] (I)      #regions = 1
[02/16 00:25:08   1434s] (I)      init safety region map
[02/16 00:25:08   1434s] (I)      #blocked GCells = 0
[02/16 00:25:08   1434s] (I)      #regions = 1
[02/16 00:25:08   1434s] (I)      Adjusted 5 GCells for pin access
[02/16 00:25:08   1434s] [NR-eGR] Layer group 2: route 71 net(s) in layer range [3, 5]
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1a Route ============
[02/16 00:25:08   1434s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 101
[02/16 00:25:08   1434s] (I)      Usage: 28580 = (12976 H, 15604 V) = (2.91% H, 1.10% V) = (1.401e+04um H, 1.685e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1b Route ============
[02/16 00:25:08   1434s] (I)      Usage: 28559 = (12968 H, 15591 V) = (2.91% H, 1.10% V) = (1.401e+04um H, 1.684e+04um V)
[02/16 00:25:08   1434s] (I)      Overflow of layer group 2: 0.79% H + 0.00% V. EstWL: 3.084372e+04um
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1c Route ============
[02/16 00:25:08   1434s] (I)      Level2 Grid: 69 x 69
[02/16 00:25:08   1434s] (I)      Usage: 28559 = (12968 H, 15591 V) = (2.91% H, 1.10% V) = (1.401e+04um H, 1.684e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1d Route ============
[02/16 00:25:08   1434s] (I)      Usage: 28944 = (13046 H, 15898 V) = (2.92% H, 1.12% V) = (1.409e+04um H, 1.717e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1e Route ============
[02/16 00:25:08   1434s] (I)      Usage: 28944 = (13046 H, 15898 V) = (2.92% H, 1.12% V) = (1.409e+04um H, 1.717e+04um V)
[02/16 00:25:08   1434s] [NR-eGR] Early Global Route overflow of layer group 2: 0.28% H + 0.00% V. EstWL: 3.125952e+04um
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1f Route ============
[02/16 00:25:08   1434s] (I)      Usage: 28988 = (13028 H, 15960 V) = (2.92% H, 1.13% V) = (1.407e+04um H, 1.724e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1g Route ============
[02/16 00:25:08   1434s] (I)      Usage: 27156 = (12048 H, 15108 V) = (2.70% H, 1.07% V) = (1.301e+04um H, 1.632e+04um V)
[02/16 00:25:08   1434s] (I)      #Nets         : 71
[02/16 00:25:08   1434s] (I)      #Relaxed nets : 69
[02/16 00:25:08   1434s] (I)      Wire length   : 462
[02/16 00:25:08   1434s] [NR-eGR] Create a new net group with 69 nets and layer range [3, 7]
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1h Route ============
[02/16 00:25:08   1434s] (I)      Usage: 27156 = (12048 H, 15108 V) = (2.70% H, 1.07% V) = (1.301e+04um H, 1.632e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1l Route ============
[02/16 00:25:08   1434s] (I)      total 2D Cap : 2679347 = (855318 H, 1824029 V)
[02/16 00:25:08   1434s] (I)      total 2D Demand : 6130 = (2972 H, 3158 V)
[02/16 00:25:08   1434s] (I)      init route region map
[02/16 00:25:08   1434s] (I)      #blocked GCells = 0
[02/16 00:25:08   1434s] (I)      #regions = 1
[02/16 00:25:08   1434s] (I)      init safety region map
[02/16 00:25:08   1434s] (I)      #blocked GCells = 0
[02/16 00:25:08   1434s] (I)      #regions = 1
[02/16 00:25:08   1434s] [NR-eGR] Layer group 3: route 69 net(s) in layer range [3, 7]
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1a Route ============
[02/16 00:25:08   1434s] (I)      Usage: 40345 = (18130 H, 22215 V) = (2.12% H, 1.22% V) = (1.958e+04um H, 2.399e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1b Route ============
[02/16 00:25:08   1434s] (I)      Usage: 40345 = (18130 H, 22215 V) = (2.12% H, 1.22% V) = (1.958e+04um H, 2.399e+04um V)
[02/16 00:25:08   1434s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.357260e+04um
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1c Route ============
[02/16 00:25:08   1434s] (I)      Usage: 40345 = (18130 H, 22215 V) = (2.12% H, 1.22% V) = (1.958e+04um H, 2.399e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1d Route ============
[02/16 00:25:08   1434s] (I)      Usage: 40345 = (18130 H, 22215 V) = (2.12% H, 1.22% V) = (1.958e+04um H, 2.399e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1e Route ============
[02/16 00:25:08   1434s] (I)      Usage: 40345 = (18130 H, 22215 V) = (2.12% H, 1.22% V) = (1.958e+04um H, 2.399e+04um V)
[02/16 00:25:08   1434s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.357260e+04um
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1f Route ============
[02/16 00:25:08   1434s] (I)      Usage: 40345 = (18130 H, 22215 V) = (2.12% H, 1.22% V) = (1.958e+04um H, 2.399e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1g Route ============
[02/16 00:25:08   1434s] (I)      Usage: 40174 = (18028 H, 22146 V) = (2.11% H, 1.21% V) = (1.947e+04um H, 2.392e+04um V)
[02/16 00:25:08   1434s] (I)      #Nets         : 69
[02/16 00:25:08   1434s] (I)      #Relaxed nets : 20
[02/16 00:25:08   1434s] (I)      Wire length   : 9335
[02/16 00:25:08   1434s] [NR-eGR] Create a new net group with 20 nets and layer range [2, 7]
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1h Route ============
[02/16 00:25:08   1434s] (I)      Usage: 40167 = (18025 H, 22142 V) = (2.11% H, 1.21% V) = (1.947e+04um H, 2.391e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1l Route ============
[02/16 00:25:08   1434s] (I)      routed 1218 hard fixed segments
[02/16 00:25:08   1434s] (I)      total 2D Cap : 3363017 = (1538988 H, 1824029 V)
[02/16 00:25:08   1434s] (I)      total 2D Demand : 29686 = (15022 H, 14664 V)
[02/16 00:25:08   1434s] (I)      init route region map
[02/16 00:25:08   1434s] (I)      #blocked GCells = 0
[02/16 00:25:08   1434s] (I)      #regions = 1
[02/16 00:25:08   1434s] (I)      init safety region map
[02/16 00:25:08   1434s] (I)      #blocked GCells = 0
[02/16 00:25:08   1434s] (I)      #regions = 1
[02/16 00:25:08   1434s] [NR-eGR] Layer group 4: route 20 net(s) in layer range [2, 7]
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1a Route ============
[02/16 00:25:08   1434s] (I)      Usage: 47721 = (21466 H, 26255 V) = (1.39% H, 1.44% V) = (2.318e+04um H, 2.836e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1b Route ============
[02/16 00:25:08   1434s] (I)      Usage: 47721 = (21466 H, 26255 V) = (1.39% H, 1.44% V) = (2.318e+04um H, 2.836e+04um V)
[02/16 00:25:08   1434s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.153868e+04um
[02/16 00:25:08   1434s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/16 00:25:08   1434s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1c Route ============
[02/16 00:25:08   1434s] (I)      Usage: 47721 = (21466 H, 26255 V) = (1.39% H, 1.44% V) = (2.318e+04um H, 2.836e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1d Route ============
[02/16 00:25:08   1434s] (I)      Usage: 47721 = (21466 H, 26255 V) = (1.39% H, 1.44% V) = (2.318e+04um H, 2.836e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1e Route ============
[02/16 00:25:08   1434s] (I)      Usage: 47721 = (21466 H, 26255 V) = (1.39% H, 1.44% V) = (2.318e+04um H, 2.836e+04um V)
[02/16 00:25:08   1434s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.153868e+04um
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1f Route ============
[02/16 00:25:08   1434s] (I)      Usage: 47721 = (21466 H, 26255 V) = (1.39% H, 1.44% V) = (2.318e+04um H, 2.836e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1g Route ============
[02/16 00:25:08   1434s] (I)      Usage: 47712 = (21470 H, 26242 V) = (1.40% H, 1.44% V) = (2.319e+04um H, 2.834e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1h Route ============
[02/16 00:25:08   1434s] (I)      Usage: 47713 = (21469 H, 26244 V) = (1.40% H, 1.44% V) = (2.319e+04um H, 2.834e+04um V)
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] (I)      ============  Phase 1l Route ============
[02/16 00:25:08   1434s] (I)      
[02/16 00:25:08   1434s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:25:08   1434s] [NR-eGR]                        OverCon            
[02/16 00:25:08   1434s] [NR-eGR]                         #Gcell     %Gcell
[02/16 00:25:08   1434s] [NR-eGR]        Layer               (1)    OverCon
[02/16 00:25:08   1434s] [NR-eGR] ----------------------------------------------
[02/16 00:25:08   1434s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/16 00:25:08   1434s] [NR-eGR]      M2 ( 2)        15( 0.01%)   ( 0.01%) 
[02/16 00:25:08   1434s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/16 00:25:08   1434s] [NR-eGR]      M4 ( 4)        45( 0.04%)   ( 0.04%) 
[02/16 00:25:08   1434s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/16 00:25:08   1434s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/16 00:25:08   1434s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/16 00:25:08   1434s] [NR-eGR] ----------------------------------------------
[02/16 00:25:08   1434s] [NR-eGR]        Total        60( 0.01%)   ( 0.01%) 
[02/16 00:25:08   1434s] [NR-eGR] 
[02/16 00:25:08   1434s] (I)      Finished Global Routing ( CPU: 1.59 sec, Real: 0.87 sec, Curr Mem: 5.70 MB )
[02/16 00:25:08   1434s] (I)      Updating congestion map
[02/16 00:25:08   1434s] (I)      total 2D Cap : 3386430 = (1560188 H, 1826242 V)
[02/16 00:25:08   1434s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:25:08   1434s] (I)      Running track assignment and export wires
[02/16 00:25:08   1434s] (I)      ============= Track Assignment ============
[02/16 00:25:08   1434s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.70 MB )
[02/16 00:25:08   1434s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:25:08   1434s] (I)      Run Multi-thread track assignment
[02/16 00:25:08   1435s] (I)      Finished Track Assignment (8T) ( CPU: 0.16 sec, Real: 0.04 sec, Curr Mem: 5.73 MB )
[02/16 00:25:08   1435s] (I)      Started Export ( Curr Mem: 5.73 MB )
[02/16 00:25:08   1435s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:25:08   1435s] [NR-eGR] Total eGR-routed clock nets wire length: 18306um, number of vias: 14179
[02/16 00:25:08   1435s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:25:08   1435s] [NR-eGR] Report for selected net(s) only.
[02/16 00:25:08   1435s] [NR-eGR]              Length (um)   Vias 
[02/16 00:25:08   1435s] [NR-eGR] --------------------------------
[02/16 00:25:08   1435s] [NR-eGR]  M1   (1V)             0   4594 
[02/16 00:25:08   1435s] [NR-eGR]  M2   (2H)          1696   5148 
[02/16 00:25:08   1435s] [NR-eGR]  M3   (3V)          7715   3120 
[02/16 00:25:08   1435s] [NR-eGR]  M4   (4H)          6210    853 
[02/16 00:25:08   1435s] [NR-eGR]  M5   (5V)          1724    464 
[02/16 00:25:08   1435s] [NR-eGR]  M6   (6H)           960      0 
[02/16 00:25:08   1435s] [NR-eGR]  M7   (7V)             0      0 
[02/16 00:25:08   1435s] [NR-eGR]  M8   (8H)             0      0 
[02/16 00:25:08   1435s] [NR-eGR]  M9   (9V)             0      0 
[02/16 00:25:08   1435s] [NR-eGR]  Pad  (10H)            0      0 
[02/16 00:25:08   1435s] [NR-eGR] --------------------------------
[02/16 00:25:08   1435s] [NR-eGR]       Total        18306  14179 
[02/16 00:25:08   1435s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:25:08   1435s] [NR-eGR] Total half perimeter of net bounding box: 8044um
[02/16 00:25:08   1435s] [NR-eGR] Total length: 18306um, number of vias: 14179
[02/16 00:25:08   1435s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:25:08   1435s] [NR-eGR] Total routed clock nets wire length: 18306um, number of vias: 14179
[02/16 00:25:08   1435s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:25:08   1435s] [NR-eGR]              Length (um)    Vias 
[02/16 00:25:08   1435s] [NR-eGR] ---------------------------------
[02/16 00:25:08   1435s] [NR-eGR]  M1   (1V)             0  110343 
[02/16 00:25:08   1435s] [NR-eGR]  M2   (2H)        127137  187349 
[02/16 00:25:08   1435s] [NR-eGR]  M3   (3V)        235467   24962 
[02/16 00:25:08   1435s] [NR-eGR]  M4   (4H)         76120    8549 
[02/16 00:25:08   1435s] [NR-eGR]  M5   (5V)         97297    4060 
[02/16 00:25:08   1435s] [NR-eGR]  M6   (6H)         32185     826 
[02/16 00:25:08   1435s] [NR-eGR]  M7   (7V)         22393       0 
[02/16 00:25:08   1435s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:25:08   1435s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:25:08   1435s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:25:08   1435s] [NR-eGR] ---------------------------------
[02/16 00:25:08   1435s] [NR-eGR]       Total       590599  336089 
[02/16 00:25:08   1435s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:25:08   1435s] [NR-eGR] Total half perimeter of net bounding box: 493669um
[02/16 00:25:08   1435s] [NR-eGR] Total length: 590599um, number of vias: 336089
[02/16 00:25:08   1435s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:25:08   1435s] (I)      == Layer wire length by net rule ==
[02/16 00:25:08   1435s] (I)                    Default 
[02/16 00:25:08   1435s] (I)      ----------------------
[02/16 00:25:08   1435s] (I)       M1   (1V)        0um 
[02/16 00:25:08   1435s] (I)       M2   (2H)   127137um 
[02/16 00:25:08   1435s] (I)       M3   (3V)   235467um 
[02/16 00:25:08   1435s] (I)       M4   (4H)    76120um 
[02/16 00:25:08   1435s] (I)       M5   (5V)    97297um 
[02/16 00:25:08   1435s] (I)       M6   (6H)    32185um 
[02/16 00:25:08   1435s] (I)       M7   (7V)    22393um 
[02/16 00:25:08   1435s] (I)       M8   (8H)        0um 
[02/16 00:25:08   1435s] (I)       M9   (9V)        0um 
[02/16 00:25:08   1435s] (I)       Pad  (10H)       0um 
[02/16 00:25:08   1435s] (I)      ----------------------
[02/16 00:25:08   1435s] (I)            Total  590599um 
[02/16 00:25:08   1435s] (I)      == Layer via count by net rule ==
[02/16 00:25:08   1435s] (I)                   Default 
[02/16 00:25:08   1435s] (I)      ---------------------
[02/16 00:25:08   1435s] (I)       M1   (1V)    110343 
[02/16 00:25:08   1435s] (I)       M2   (2H)    187349 
[02/16 00:25:08   1435s] (I)       M3   (3V)     24962 
[02/16 00:25:08   1435s] (I)       M4   (4H)      8549 
[02/16 00:25:08   1435s] (I)       M5   (5V)      4060 
[02/16 00:25:08   1435s] (I)       M6   (6H)       826 
[02/16 00:25:08   1435s] (I)       M7   (7V)         0 
[02/16 00:25:08   1435s] (I)       M8   (8H)         0 
[02/16 00:25:08   1435s] (I)       M9   (9V)         0 
[02/16 00:25:08   1435s] (I)       Pad  (10H)        0 
[02/16 00:25:08   1435s] (I)      ---------------------
[02/16 00:25:08   1435s] (I)            Total   336089 
[02/16 00:25:09   1435s] (I)      Finished Export ( CPU: 0.42 sec, Real: 0.25 sec, Curr Mem: 5.72 MB )
[02/16 00:25:09   1435s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:25:09   1435s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.68 sec, Real: 1.66 sec, Curr Mem: 5.72 MB )
[02/16 00:25:09   1435s] [NR-eGR] Finished Early Global Route ( CPU: 2.69 sec, Real: 1.67 sec, Curr Mem: 5.69 MB )
[02/16 00:25:09   1435s] (I)      ========================================= Runtime Summary ==========================================
[02/16 00:25:09   1435s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/16 00:25:09   1435s] (I)      ----------------------------------------------------------------------------------------------------
[02/16 00:25:09   1435s] (I)       Early Global Route                             100.00%  395.32 sec  396.99 sec  1.67 sec  2.69 sec 
[02/16 00:25:09   1435s] (I)       +-Early Global Route kernel                     99.19%  395.32 sec  396.98 sec  1.66 sec  2.68 sec 
[02/16 00:25:09   1435s] (I)       | +-Import and model                            25.75%  395.33 sec  395.76 sec  0.43 sec  0.43 sec 
[02/16 00:25:09   1435s] (I)       | | +-Create place DB                           12.20%  395.33 sec  395.53 sec  0.20 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Import place data                       12.20%  395.33 sec  395.53 sec  0.20 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Read instances and placement           2.68%  395.33 sec  395.38 sec  0.04 sec  0.04 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Read nets                              9.41%  395.38 sec  395.53 sec  0.16 sec  0.16 sec 
[02/16 00:25:09   1435s] (I)       | | +-Create route DB                           12.81%  395.53 sec  395.75 sec  0.21 sec  0.22 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Import route data (8T)                  12.73%  395.54 sec  395.75 sec  0.21 sec  0.22 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.57%  395.60 sec  395.63 sec  0.03 sec  0.03 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Read routing blockages               0.00%  395.60 sec  395.60 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Read bump blockages                  0.00%  395.60 sec  395.60 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Read instance blockages              1.36%  395.60 sec  395.63 sec  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Read PG blockages                    0.12%  395.63 sec  395.63 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  395.63 sec  395.63 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Read clock blockages                 0.00%  395.63 sec  395.63 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Read other blockages                 0.00%  395.63 sec  395.63 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Read halo blockages                  0.03%  395.63 sec  395.63 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Read boundary cut boxes              0.00%  395.63 sec  395.63 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Read blackboxes                        0.00%  395.63 sec  395.63 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Read prerouted                         0.02%  395.63 sec  395.63 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Read nets                              0.07%  395.63 sec  395.63 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Set up via pillars                     0.05%  395.63 sec  395.64 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Set up RC info                         0.05%  395.64 sec  395.64 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Initialize 3D grid graph               0.39%  395.64 sec  395.64 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Model blockage capacity                5.52%  395.64 sec  395.74 sec  0.09 sec  0.09 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Initialize 3D capacity               4.95%  395.64 sec  395.73 sec  0.08 sec  0.08 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Move terms for access (8T)             0.05%  395.75 sec  395.75 sec  0.00 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | +-Read aux data                              0.00%  395.75 sec  395.75 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | +-Others data preparation                    0.00%  395.75 sec  395.75 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | +-Create route kernel                        0.49%  395.75 sec  395.76 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | +-Global Routing                              52.12%  395.76 sec  396.63 sec  0.87 sec  1.59 sec 
[02/16 00:25:09   1435s] (I)       | | +-Initialization                             0.30%  395.76 sec  395.77 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | +-Net group 1                               19.01%  395.77 sec  396.08 sec  0.32 sec  0.58 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Generate topology (8T)                   0.98%  395.77 sec  395.78 sec  0.02 sec  0.05 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1a                                 0.82%  395.83 sec  395.84 sec  0.01 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Pattern routing (8T)                   0.29%  395.83 sec  395.84 sec  0.00 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.25%  395.84 sec  395.84 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1b                                 0.51%  395.84 sec  395.85 sec  0.01 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Monotonic routing (8T)                 0.26%  395.84 sec  395.85 sec  0.00 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1c                                 0.56%  395.85 sec  395.86 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Two level Routing                      0.55%  395.85 sec  395.86 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Two Level Routing (Regular)          0.33%  395.86 sec  395.86 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  395.86 sec  395.86 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1d                                 5.26%  395.86 sec  395.95 sec  0.09 sec  0.30 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Detoured routing (8T)                  5.24%  395.86 sec  395.95 sec  0.09 sec  0.30 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1e                                 0.10%  395.95 sec  395.95 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Route legalization                     0.04%  395.95 sec  395.95 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Legalize Blockage Violations         0.03%  395.95 sec  395.95 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1f                                 2.27%  395.95 sec  395.99 sec  0.04 sec  0.04 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Congestion clean                       2.25%  395.95 sec  395.99 sec  0.04 sec  0.04 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1g                                 4.29%  395.99 sec  396.06 sec  0.07 sec  0.07 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Post Routing                           4.28%  395.99 sec  396.06 sec  0.07 sec  0.07 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1h                                 1.14%  396.06 sec  396.08 sec  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Post Routing                           1.13%  396.06 sec  396.08 sec  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1l                                 0.11%  396.08 sec  396.08 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Layer assignment (8T)                  0.10%  396.08 sec  396.08 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | +-Net group 2                               16.12%  396.08 sec  396.35 sec  0.27 sec  0.51 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Generate topology (8T)                   0.53%  396.08 sec  396.09 sec  0.01 sec  0.05 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1a                                 0.79%  396.15 sec  396.16 sec  0.01 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Pattern routing (8T)                   0.23%  396.15 sec  396.15 sec  0.00 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.32%  396.15 sec  396.16 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1b                                 0.41%  396.16 sec  396.17 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Monotonic routing (8T)                 0.20%  396.16 sec  396.16 sec  0.00 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1c                                 0.56%  396.17 sec  396.18 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Two level Routing                      0.55%  396.17 sec  396.18 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Two Level Routing (Regular)          0.37%  396.17 sec  396.17 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Two Level Routing (Strong)           0.08%  396.17 sec  396.18 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1d                                 5.27%  396.18 sec  396.26 sec  0.09 sec  0.28 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Detoured routing (8T)                  5.26%  396.18 sec  396.26 sec  0.09 sec  0.27 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1e                                 0.10%  396.26 sec  396.27 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Route legalization                     0.04%  396.26 sec  396.26 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | | +-Legalize Blockage Violations         0.03%  396.26 sec  396.26 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1f                                 1.83%  396.27 sec  396.30 sec  0.03 sec  0.03 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Congestion clean                       1.81%  396.27 sec  396.30 sec  0.03 sec  0.03 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1g                                 2.86%  396.30 sec  396.34 sec  0.05 sec  0.05 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Post Routing                           2.85%  396.30 sec  396.34 sec  0.05 sec  0.05 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1h                                 0.34%  396.35 sec  396.35 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Post Routing                           0.32%  396.35 sec  396.35 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1l                                 0.08%  396.35 sec  396.35 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Layer assignment (8T)                  0.07%  396.35 sec  396.35 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | +-Net group 3                                8.84%  396.35 sec  396.50 sec  0.15 sec  0.29 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Generate topology (8T)                   0.55%  396.35 sec  396.36 sec  0.01 sec  0.06 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1a                                 0.37%  396.42 sec  396.43 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Pattern routing (8T)                   0.18%  396.43 sec  396.43 sec  0.00 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1b                                 0.21%  396.43 sec  396.43 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1c                                 0.00%  396.43 sec  396.43 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1d                                 0.00%  396.43 sec  396.43 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1e                                 0.07%  396.43 sec  396.43 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Route legalization                     0.00%  396.43 sec  396.43 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1f                                 0.00%  396.43 sec  396.43 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1g                                 1.12%  396.43 sec  396.45 sec  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Post Routing                           1.11%  396.43 sec  396.45 sec  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1h                                 0.95%  396.45 sec  396.47 sec  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Post Routing                           0.93%  396.45 sec  396.47 sec  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1l                                 1.94%  396.47 sec  396.50 sec  0.03 sec  0.12 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Layer assignment (8T)                  1.91%  396.47 sec  396.50 sec  0.03 sec  0.12 sec 
[02/16 00:25:09   1435s] (I)       | | +-Net group 4                                6.73%  396.50 sec  396.61 sec  0.11 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Generate topology (8T)                   0.01%  396.50 sec  396.50 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1a                                 0.43%  396.56 sec  396.57 sec  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Pattern routing (8T)                   0.11%  396.56 sec  396.56 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Add via demand to 2D                   0.28%  396.56 sec  396.57 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1b                                 0.18%  396.57 sec  396.57 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1c                                 0.00%  396.57 sec  396.57 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1d                                 0.00%  396.57 sec  396.57 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1e                                 0.08%  396.57 sec  396.57 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Route legalization                     0.00%  396.57 sec  396.57 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1f                                 0.00%  396.57 sec  396.57 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1g                                 0.07%  396.57 sec  396.57 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Post Routing                           0.06%  396.57 sec  396.57 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1h                                 0.08%  396.57 sec  396.58 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Post Routing                           0.07%  396.58 sec  396.58 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Phase 1l                                 2.25%  396.58 sec  396.61 sec  0.04 sec  0.12 sec 
[02/16 00:25:09   1435s] (I)       | | | | +-Layer assignment (8T)                  1.56%  396.59 sec  396.61 sec  0.03 sec  0.11 sec 
[02/16 00:25:09   1435s] (I)       | +-Export cong map                              3.50%  396.63 sec  396.69 sec  0.06 sec  0.06 sec 
[02/16 00:25:09   1435s] (I)       | | +-Export 2D cong map                         1.17%  396.67 sec  396.69 sec  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | +-Extract Global 3D Wires                      0.03%  396.69 sec  396.69 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | +-Track Assignment (8T)                        2.28%  396.69 sec  396.73 sec  0.04 sec  0.16 sec 
[02/16 00:25:09   1435s] (I)       | | +-Initialization                             0.00%  396.69 sec  396.69 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | +-Track Assignment Kernel                    2.23%  396.69 sec  396.73 sec  0.04 sec  0.16 sec 
[02/16 00:25:09   1435s] (I)       | | +-Free Memory                                0.00%  396.73 sec  396.73 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | +-Export                                      14.88%  396.73 sec  396.98 sec  0.25 sec  0.42 sec 
[02/16 00:25:09   1435s] (I)       | | +-Export DB wires                            0.52%  396.73 sec  396.74 sec  0.01 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Export all nets (8T)                     0.45%  396.73 sec  396.74 sec  0.01 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)       | | | +-Set wire vias (8T)                       0.04%  396.74 sec  396.74 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | | +-Report wirelength                         11.95%  396.74 sec  396.94 sec  0.20 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)       | | +-Update net boxes                           2.37%  396.94 sec  396.98 sec  0.04 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)       | | +-Update timing                              0.00%  396.98 sec  396.98 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)       | +-Postprocess design                           0.03%  396.98 sec  396.98 sec  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)      ======================= Summary by functions ========================
[02/16 00:25:09   1435s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:25:09   1435s] (I)      ---------------------------------------------------------------------
[02/16 00:25:09   1435s] (I)        0  Early Global Route                  100.00%  1.67 sec  2.69 sec 
[02/16 00:25:09   1435s] (I)        1  Early Global Route kernel            99.19%  1.66 sec  2.68 sec 
[02/16 00:25:09   1435s] (I)        2  Global Routing                       52.12%  0.87 sec  1.59 sec 
[02/16 00:25:09   1435s] (I)        2  Import and model                     25.75%  0.43 sec  0.43 sec 
[02/16 00:25:09   1435s] (I)        2  Export                               14.88%  0.25 sec  0.42 sec 
[02/16 00:25:09   1435s] (I)        2  Export cong map                       3.50%  0.06 sec  0.06 sec 
[02/16 00:25:09   1435s] (I)        2  Track Assignment (8T)                 2.28%  0.04 sec  0.16 sec 
[02/16 00:25:09   1435s] (I)        2  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        3  Net group 1                          19.01%  0.32 sec  0.58 sec 
[02/16 00:25:09   1435s] (I)        3  Net group 2                          16.12%  0.27 sec  0.51 sec 
[02/16 00:25:09   1435s] (I)        3  Create route DB                      12.81%  0.21 sec  0.22 sec 
[02/16 00:25:09   1435s] (I)        3  Create place DB                      12.20%  0.20 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)        3  Report wirelength                    11.95%  0.20 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)        3  Net group 3                           8.84%  0.15 sec  0.29 sec 
[02/16 00:25:09   1435s] (I)        3  Net group 4                           6.73%  0.11 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)        3  Update net boxes                      2.37%  0.04 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)        3  Track Assignment Kernel               2.23%  0.04 sec  0.16 sec 
[02/16 00:25:09   1435s] (I)        3  Export 2D cong map                    1.17%  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)        3  Export DB wires                       0.52%  0.01 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)        3  Create route kernel                   0.49%  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)        3  Initialization                        0.30%  0.01 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        4  Import route data (8T)               12.73%  0.21 sec  0.22 sec 
[02/16 00:25:09   1435s] (I)        4  Import place data                    12.20%  0.20 sec  0.20 sec 
[02/16 00:25:09   1435s] (I)        4  Phase 1d                             10.53%  0.18 sec  0.57 sec 
[02/16 00:25:09   1435s] (I)        4  Phase 1g                              8.35%  0.14 sec  0.14 sec 
[02/16 00:25:09   1435s] (I)        4  Phase 1l                              4.38%  0.07 sec  0.24 sec 
[02/16 00:25:09   1435s] (I)        4  Phase 1f                              4.10%  0.07 sec  0.07 sec 
[02/16 00:25:09   1435s] (I)        4  Phase 1h                              2.51%  0.04 sec  0.04 sec 
[02/16 00:25:09   1435s] (I)        4  Phase 1a                              2.40%  0.04 sec  0.06 sec 
[02/16 00:25:09   1435s] (I)        4  Generate topology (8T)                2.06%  0.03 sec  0.16 sec 
[02/16 00:25:09   1435s] (I)        4  Phase 1b                              1.31%  0.02 sec  0.03 sec 
[02/16 00:25:09   1435s] (I)        4  Phase 1c                              1.12%  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)        4  Export all nets (8T)                  0.45%  0.01 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)        4  Phase 1e                              0.35%  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)        4  Set wire vias (8T)                    0.04%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        5  Post Routing                         10.75%  0.18 sec  0.18 sec 
[02/16 00:25:09   1435s] (I)        5  Detoured routing (8T)                10.50%  0.18 sec  0.57 sec 
[02/16 00:25:09   1435s] (I)        5  Read nets                             9.48%  0.16 sec  0.16 sec 
[02/16 00:25:09   1435s] (I)        5  Model blockage capacity               5.52%  0.09 sec  0.09 sec 
[02/16 00:25:09   1435s] (I)        5  Congestion clean                      4.06%  0.07 sec  0.07 sec 
[02/16 00:25:09   1435s] (I)        5  Layer assignment (8T)                 3.63%  0.06 sec  0.23 sec 
[02/16 00:25:09   1435s] (I)        5  Read instances and placement          2.68%  0.04 sec  0.04 sec 
[02/16 00:25:09   1435s] (I)        5  Read blockages ( Layer 2-7 )          1.57%  0.03 sec  0.03 sec 
[02/16 00:25:09   1435s] (I)        5  Two level Routing                     1.10%  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)        5  Pattern routing (8T)                  0.81%  0.01 sec  0.03 sec 
[02/16 00:25:09   1435s] (I)        5  Pattern Routing Avoiding Blockages    0.57%  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)        5  Monotonic routing (8T)                0.46%  0.01 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)        5  Initialize 3D grid graph              0.39%  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)        5  Add via demand to 2D                  0.28%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        5  Route legalization                    0.07%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        5  Move terms for access (8T)            0.05%  0.00 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)        5  Set up RC info                        0.05%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        5  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        6  Initialize 3D capacity                4.95%  0.08 sec  0.08 sec 
[02/16 00:25:09   1435s] (I)        6  Read instance blockages               1.36%  0.02 sec  0.02 sec 
[02/16 00:25:09   1435s] (I)        6  Two Level Routing (Regular)           0.70%  0.01 sec  0.01 sec 
[02/16 00:25:09   1435s] (I)        6  Two Level Routing (Strong)            0.14%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        6  Read PG blockages                     0.12%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        6  Legalize Blockage Violations          0.06%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] (I)        7  Allocate memory for PG via list       0.02%  0.00 sec  0.00 sec 
[02/16 00:25:09   1435s] Running post-eGR process
[02/16 00:25:09   1435s]       Early Global Route - eGR only step done. (took cpu=0:00:02.9 real=0:00:01.9)
[02/16 00:25:09   1435s]     Routing using eGR only done.
[02/16 00:25:09   1435s] Net route status summary:
[02/16 00:25:09   1435s]   Clock:        86 (unrouted=0, trialRouted=0, noStatus=0, routed=86, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:25:09   1435s]   Non-clock: 36397 (unrouted=2571, trialRouted=33826, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:25:09   1435s] 
[02/16 00:25:09   1435s] CCOPT: Done with clock implementation routing.
[02/16 00:25:09   1435s] 
[02/16 00:25:09   1435s]   Clock implementation routing done.
[02/16 00:25:09   1435s]   Fixed 86 wires.
[02/16 00:25:09   1435s]   CCOpt: Starting congestion repair using flow wrapper...
[02/16 00:25:09   1435s]     Congestion Repair...
[02/16 00:25:09   1435s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:23:55.8/0:08:00.0 (3.0), mem = 6871.0M
[02/16 00:25:09   1435s] Info: Enable timing driven in postCTS congRepair.
[02/16 00:25:09   1435s] 
[02/16 00:25:09   1435s] *** Start incrementalPlace ***
[02/16 00:25:09   1435s] User Input Parameters:
[02/16 00:25:09   1435s] - Congestion Driven    : On
[02/16 00:25:09   1435s] - Timing Driven        : On
[02/16 00:25:09   1435s] - Area-Violation Based : On
[02/16 00:25:09   1435s] - Start Rollback Level : -5
[02/16 00:25:09   1435s] - Legalized            : On
[02/16 00:25:09   1435s] - Window Based         : Off
[02/16 00:25:09   1435s] - eDen incr mode       : Off
[02/16 00:25:09   1435s] - Small incr mode      : Off
[02/16 00:25:09   1435s] 
[02/16 00:25:09   1435s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:6871.0M, EPOCH TIME: 1771223109.233711
[02/16 00:25:09   1435s] Enable eGR PG blockage caching
[02/16 00:25:09   1435s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223109.233830
[02/16 00:25:09   1435s] no activity file in design. spp won't run.
[02/16 00:25:09   1435s] Effort level <high> specified for reg2reg path_group
[02/16 00:25:09   1439s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/16 00:25:09   1439s] No Views given, use default active views for adaptive view pruning
[02/16 00:25:09   1439s] Active views:
[02/16 00:25:09   1439s]   view_tt
[02/16 00:25:09   1439s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:6871.0M, EPOCH TIME: 1771223109.964539
[02/16 00:25:09   1439s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.021, MEM:6871.0M, EPOCH TIME: 1771223109.985126
[02/16 00:25:09   1439s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6871.0M, EPOCH TIME: 1771223109.985301
[02/16 00:25:09   1439s] Starting Early Global Route congestion estimation: mem = 6871.0M
[02/16 00:25:09   1439s] (I)      Initializing eGR engine (regular)
[02/16 00:25:09   1439s] Set min layer with design mode ( 2 )
[02/16 00:25:09   1439s] Set max layer with design mode ( 7 )
[02/16 00:25:09   1439s] (I)      clean place blk overflow:
[02/16 00:25:09   1439s] (I)      H : enabled 1.00 0
[02/16 00:25:09   1439s] (I)      V : enabled 1.00 0
[02/16 00:25:09   1439s] (I)      Initializing eGR engine (regular)
[02/16 00:25:09   1439s] Set min layer with design mode ( 2 )
[02/16 00:25:09   1439s] Set max layer with design mode ( 7 )
[02/16 00:25:09   1439s] (I)      clean place blk overflow:
[02/16 00:25:09   1439s] (I)      H : enabled 1.00 0
[02/16 00:25:09   1439s] (I)      V : enabled 1.00 0
[02/16 00:25:09   1439s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.78 MB )
[02/16 00:25:09   1439s] (I)      Running eGR Regular flow
[02/16 00:25:09   1439s] (I)      # wire layers (front) : 11
[02/16 00:25:09   1439s] (I)      # wire layers (back)  : 0
[02/16 00:25:09   1439s] (I)      min wire layer : 1
[02/16 00:25:09   1439s] (I)      max wire layer : 10
[02/16 00:25:09   1439s] (I)      # cut layers (front) : 10
[02/16 00:25:09   1439s] (I)      # cut layers (back)  : 0
[02/16 00:25:09   1439s] (I)      min cut layer : 1
[02/16 00:25:09   1439s] (I)      max cut layer : 9
[02/16 00:25:09   1439s] (I)      ================================ Layers ================================
[02/16 00:25:09   1439s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:09   1439s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:25:09   1439s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:09   1439s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:25:09   1439s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:25:09   1439s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:25:09   1439s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:25:09   1439s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:25:09   1439s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:25:09   1439s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:25:09   1439s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:25:09   1439s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:25:09   1439s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:25:09   1439s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:25:09   1439s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:25:09   1439s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:25:09   1439s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:25:09   1439s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:25:09   1439s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:25:10   1439s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:25:10   1439s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:25:10   1439s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:25:10   1439s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:25:10   1439s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:25:10   1439s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:10   1439s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:25:10   1439s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:25:10   1439s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:25:10   1439s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:25:10   1439s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:10   1439s] (I)      Started Import and model ( Curr Mem: 5.78 MB )
[02/16 00:25:10   1439s] (I)      == Non-default Options ==
[02/16 00:25:10   1439s] (I)      Maximum routing layer                              : 7
[02/16 00:25:10   1439s] (I)      Top routing layer                                  : 7
[02/16 00:25:10   1439s] (I)      Number of threads                                  : 8
[02/16 00:25:10   1439s] (I)      Route tie net to shape                             : auto
[02/16 00:25:10   1439s] (I)      Use non-blocking free Dbs wires                    : false
[02/16 00:25:10   1439s] (I)      Method to set GCell size                           : row
[02/16 00:25:10   1439s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:25:10   1439s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:25:10   1439s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:25:10   1439s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:10   1439s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:10   1439s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:10   1439s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:10   1439s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:10   1439s] Removed 1 out of boundary tracks from layer 2
[02/16 00:25:10   1439s] (I)      ============== Pin Summary ==============
[02/16 00:25:10   1439s] (I)      +-------+--------+---------+------------+
[02/16 00:25:10   1439s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:25:10   1439s] (I)      +-------+--------+---------+------------+
[02/16 00:25:10   1439s] (I)      |     1 | 110343 |   86.83 |        Pin |
[02/16 00:25:10   1439s] (I)      |     2 |  16740 |   13.17 |        Pin |
[02/16 00:25:10   1439s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:25:10   1439s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:25:10   1439s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:25:10   1439s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:25:10   1439s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:25:10   1439s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:25:10   1439s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:25:10   1439s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:25:10   1439s] (I)      +-------+--------+---------+------------+
[02/16 00:25:10   1439s] (I)      Custom ignore net properties:
[02/16 00:25:10   1439s] (I)      1 : NotLegal
[02/16 00:25:10   1439s] (I)      Default ignore net properties:
[02/16 00:25:10   1439s] (I)      1 : Special
[02/16 00:25:10   1439s] (I)      2 : Analog
[02/16 00:25:10   1439s] (I)      3 : Fixed
[02/16 00:25:10   1439s] (I)      4 : Skipped
[02/16 00:25:10   1439s] (I)      5 : MixedSignal
[02/16 00:25:10   1439s] (I)      Prerouted net properties:
[02/16 00:25:10   1439s] (I)      1 : NotLegal
[02/16 00:25:10   1439s] (I)      2 : Special
[02/16 00:25:10   1439s] (I)      3 : Analog
[02/16 00:25:10   1439s] (I)      4 : Fixed
[02/16 00:25:10   1439s] (I)      5 : Skipped
[02/16 00:25:10   1439s] (I)      6 : MixedSignal
[02/16 00:25:10   1439s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:25:10   1439s] (I)      Use row-based GCell size
[02/16 00:25:10   1439s] (I)      Use row-based GCell align
[02/16 00:25:10   1439s] (I)      layer 0 area = 170496
[02/16 00:25:10   1439s] (I)      layer 1 area = 170496
[02/16 00:25:10   1439s] (I)      layer 2 area = 170496
[02/16 00:25:10   1439s] (I)      layer 3 area = 512000
[02/16 00:25:10   1439s] (I)      layer 4 area = 512000
[02/16 00:25:10   1439s] (I)      layer 5 area = 560000
[02/16 00:25:10   1439s] (I)      layer 6 area = 560000
[02/16 00:25:10   1439s] (I)      GCell unit size   : 4320
[02/16 00:25:10   1439s] (I)      GCell multiplier  : 1
[02/16 00:25:10   1439s] (I)      GCell row height  : 4320
[02/16 00:25:10   1439s] (I)      Actual row height : 4320
[02/16 00:25:10   1439s] (I)      GCell align ref   : 24768 24768
[02/16 00:25:10   1439s] missing default track structure on layer 1
[02/16 00:25:10   1439s] [NR-eGR] Track table information for default rule: 
[02/16 00:25:10   1439s] [NR-eGR] M1 has no routable track
[02/16 00:25:10   1439s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:25:10   1439s] [NR-eGR] M3 has single uniform track structure
[02/16 00:25:10   1439s] [NR-eGR] M4 has single uniform track structure
[02/16 00:25:10   1439s] [NR-eGR] M5 has single uniform track structure
[02/16 00:25:10   1439s] [NR-eGR] M6 has single uniform track structure
[02/16 00:25:10   1439s] [NR-eGR] M7 has single uniform track structure
[02/16 00:25:10   1439s] [NR-eGR] M8 has single uniform track structure
[02/16 00:25:10   1439s] [NR-eGR] M9 has single uniform track structure
[02/16 00:25:10   1439s] [NR-eGR] Pad has single uniform track structure
[02/16 00:25:10   1439s] (I)      ============== Default via ===============
[02/16 00:25:10   1439s] (I)      +---+------------------+-----------------+
[02/16 00:25:10   1439s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:25:10   1439s] (I)      +---+------------------+-----------------+
[02/16 00:25:10   1439s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:25:10   1439s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:25:10   1439s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:25:10   1439s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:25:10   1439s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:25:10   1439s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:25:10   1439s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:25:10   1439s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:25:10   1439s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:25:10   1439s] (I)      +---+------------------+-----------------+
[02/16 00:25:10   1439s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:25:10   1439s] [NR-eGR] Read 1667 PG shapes
[02/16 00:25:10   1439s] [NR-eGR] Read 0 clock shapes
[02/16 00:25:10   1439s] [NR-eGR] Read 0 other shapes
[02/16 00:25:10   1439s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:25:10   1439s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:25:10   1439s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:25:10   1439s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:25:10   1439s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:25:10   1439s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:25:10   1439s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:25:10   1439s] [NR-eGR] #Other Blockages    : 0
[02/16 00:25:10   1439s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:25:10   1439s] [NR-eGR] #prerouted nets         : 86
[02/16 00:25:10   1439s] [NR-eGR] #prerouted special nets : 0
[02/16 00:25:10   1439s] [NR-eGR] #prerouted wires        : 19489
[02/16 00:25:10   1439s] [NR-eGR] Read 33912 nets ( ignored 86 )
[02/16 00:25:10   1439s] (I)        Front-side 33912 ( ignored 86 )
[02/16 00:25:10   1439s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:25:10   1439s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:25:10   1439s] (I)      handle routing halo
[02/16 00:25:10   1439s] (I)      Reading macro buffers
[02/16 00:25:10   1439s] (I)      Number of macro buffers: 0
[02/16 00:25:10   1439s] (I)      early_global_route_priority property id does not exist.
[02/16 00:25:10   1439s] (I)      Read Num Blocks=46499  Num Prerouted Wires=19489  Num CS=0
[02/16 00:25:10   1439s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 10429
[02/16 00:25:10   1439s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 5696
[02/16 00:25:10   1439s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 2185
[02/16 00:25:10   1439s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 1031
[02/16 00:25:10   1439s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 148
[02/16 00:25:10   1439s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:25:10   1439s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:25:10   1439s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:25:10   1439s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:25:10   1439s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:25:10   1439s] (I)      Number of ignored nets                =     86
[02/16 00:25:10   1439s] (I)      Number of connected nets              =      0
[02/16 00:25:10   1439s] (I)      Number of fixed nets                  =     86.  Ignored: Yes
[02/16 00:25:10   1439s] (I)      Number of clock nets                  =     86.  Ignored: No
[02/16 00:25:10   1439s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:25:10   1439s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:25:10   1439s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:25:10   1439s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:25:10   1439s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:25:10   1439s] (I)      Ndr track 0 does not exist
[02/16 00:25:10   1439s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:25:10   1439s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:25:10   1439s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:25:10   1439s] (I)      Site width          :   864  (dbu)
[02/16 00:25:10   1439s] (I)      Row height          :  4320  (dbu)
[02/16 00:25:10   1439s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:25:10   1439s] (I)      GCell width         :  4320  (dbu)
[02/16 00:25:10   1439s] (I)      GCell height        :  4320  (dbu)
[02/16 00:25:10   1439s] (I)      Grid                :   343   343     7
[02/16 00:25:10   1439s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:25:10   1439s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:25:10   1439s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:25:10   1439s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:25:10   1439s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:25:10   1439s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:25:10   1439s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:25:10   1439s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:25:10   1439s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:25:10   1439s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:25:10   1439s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:25:10   1439s] (I)      --------------------------------------------------------
[02/16 00:25:10   1439s] 
[02/16 00:25:10   1439s] [NR-eGR] ============ Routing rule table ============
[02/16 00:25:10   1439s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 33826
[02/16 00:25:10   1439s] [NR-eGR] ========================================
[02/16 00:25:10   1439s] [NR-eGR] 
[02/16 00:25:10   1439s] (I)      ==== NDR : (Default) ====
[02/16 00:25:10   1439s] (I)      +--------------+--------+
[02/16 00:25:10   1439s] (I)      |           ID |      1 |
[02/16 00:25:10   1439s] (I)      |      Default |    yes |
[02/16 00:25:10   1439s] (I)      |  Clk Special |     no |
[02/16 00:25:10   1439s] (I)      | Hard spacing |     no |
[02/16 00:25:10   1439s] (I)      |    NDR track | (none) |
[02/16 00:25:10   1439s] (I)      |      NDR via | (none) |
[02/16 00:25:10   1439s] (I)      |  Extra space |      0 |
[02/16 00:25:10   1439s] (I)      |      Shields |      0 |
[02/16 00:25:10   1439s] (I)      |   Demand (H) |      1 |
[02/16 00:25:10   1439s] (I)      |   Demand (V) |      1 |
[02/16 00:25:10   1439s] (I)      |        #Nets |  33826 |
[02/16 00:25:10   1439s] (I)      +--------------+--------+
[02/16 00:25:10   1439s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:25:10   1439s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:25:10   1439s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:25:10   1439s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:25:10   1439s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:25:10   1439s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:25:10   1439s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:25:10   1439s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:25:10   1439s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:25:10   1439s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:25:10   1439s] (I)      =============== Blocked Tracks ===============
[02/16 00:25:10   1439s] (I)      +-------+---------+----------+---------------+
[02/16 00:25:10   1439s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:25:10   1439s] (I)      +-------+---------+----------+---------------+
[02/16 00:25:10   1439s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:25:10   1439s] (I)      |     2 |  821828 |   149444 |        18.18% |
[02/16 00:25:10   1439s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:25:10   1439s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:25:10   1439s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:25:10   1439s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:25:10   1439s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:25:10   1439s] (I)      +-------+---------+----------+---------------+
[02/16 00:25:10   1439s] (I)      Finished Import and model ( CPU: 0.64 sec, Real: 0.55 sec, Curr Mem: 5.80 MB )
[02/16 00:25:10   1439s] (I)      Reset routing kernel
[02/16 00:25:10   1439s] (I)      Started Global Routing ( Curr Mem: 5.80 MB )
[02/16 00:25:10   1439s] (I)      totalPins=121176  totalGlobalPin=120577 (99.51%)
[02/16 00:25:10   1439s] (I)      ================= Net Group Info =================
[02/16 00:25:10   1439s] (I)      +----+----------------+--------------+-----------+
[02/16 00:25:10   1439s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:25:10   1439s] (I)      +----+----------------+--------------+-----------+
[02/16 00:25:10   1439s] (I)      |  1 |          33826 |        M2(2) |     M7(7) |
[02/16 00:25:10   1439s] (I)      +----+----------------+--------------+-----------+
[02/16 00:25:10   1439s] (I)      total 2D Cap : 3362984 = (1538986 H, 1823998 V)
[02/16 00:25:10   1439s] (I)      total 2D Demand : 61138 = (30098 H, 31040 V)
[02/16 00:25:10   1439s] (I)      init route region map
[02/16 00:25:10   1439s] (I)      #blocked GCells = 0
[02/16 00:25:10   1439s] (I)      #regions = 1
[02/16 00:25:10   1439s] (I)      init safety region map
[02/16 00:25:10   1440s] (I)      #blocked GCells = 0
[02/16 00:25:10   1440s] (I)      #regions = 1
[02/16 00:25:10   1440s] [NR-eGR] Layer group 1: route 33826 net(s) in layer range [2, 7]
[02/16 00:25:10   1440s] (I)      
[02/16 00:25:10   1440s] (I)      ============  Phase 1a Route ============
[02/16 00:25:10   1440s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:25:10   1440s] (I)      Usage: 510009 = (197135 H, 312874 V) = (12.81% H, 17.15% V) = (2.129e+05um H, 3.379e+05um V)
[02/16 00:25:10   1440s] (I)      
[02/16 00:25:10   1440s] (I)      ============  Phase 1b Route ============
[02/16 00:25:10   1440s] (I)      Usage: 510069 = (197157 H, 312912 V) = (12.81% H, 17.16% V) = (2.129e+05um H, 3.379e+05um V)
[02/16 00:25:10   1440s] (I)      Overflow of layer group 1: 0.04% H + 0.02% V. EstWL: 5.508745e+05um
[02/16 00:25:10   1440s] (I)      Congestion metric : 0.06%H 0.03%V, 0.09%HV
[02/16 00:25:10   1440s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:25:11   1440s] (I)      
[02/16 00:25:11   1440s] (I)      ============  Phase 1c Route ============
[02/16 00:25:11   1440s] (I)      Level2 Grid: 69 x 69
[02/16 00:25:11   1440s] (I)      Usage: 510069 = (197157 H, 312912 V) = (12.81% H, 17.16% V) = (2.129e+05um H, 3.379e+05um V)
[02/16 00:25:11   1440s] (I)      
[02/16 00:25:11   1440s] (I)      ============  Phase 1d Route ============
[02/16 00:25:11   1441s] (I)      Usage: 510142 = (197179 H, 312963 V) = (12.81% H, 17.16% V) = (2.130e+05um H, 3.380e+05um V)
[02/16 00:25:11   1441s] (I)      
[02/16 00:25:11   1441s] (I)      ============  Phase 1e Route ============
[02/16 00:25:11   1441s] (I)      Usage: 510142 = (197179 H, 312963 V) = (12.81% H, 17.16% V) = (2.130e+05um H, 3.380e+05um V)
[02/16 00:25:11   1441s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.01% V. EstWL: 5.509534e+05um
[02/16 00:25:11   1441s] (I)      
[02/16 00:25:11   1441s] (I)      ============  Phase 1l Route ============
[02/16 00:25:11   1443s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:25:11   1443s] (I)      Layer  2:     697813    163626       350           0      879795    ( 0.00%) 
[02/16 00:25:11   1443s] (I)      Layer  3:     851401    225147        82           0      879795    ( 0.00%) 
[02/16 00:25:11   1443s] (I)      Layer  4:     444567     78767       213       52132      607714    ( 7.90%) 
[02/16 00:25:11   1443s] (I)      Layer  5:     560538     93396        11           0      659846    ( 0.00%) 
[02/16 00:25:11   1443s] (I)      Layer  6:     408851     42802        25       10079      484806    ( 2.04%) 
[02/16 00:25:11   1443s] (I)      Layer  7:     409109     35484         0       10083      484802    ( 2.04%) 
[02/16 00:25:11   1443s] (I)      Total:       3372279    639222       681       72292     3996756    ( 1.78%) 
[02/16 00:25:11   1443s] (I)      
[02/16 00:25:11   1443s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:25:11   1443s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:25:11   1443s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:25:11   1443s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/16 00:25:11   1443s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:25:11   1443s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:25:11   1443s] [NR-eGR]      M2 ( 2)       286( 0.24%)         7( 0.01%)   ( 0.25%) 
[02/16 00:25:11   1443s] [NR-eGR]      M3 ( 3)        70( 0.06%)         2( 0.00%)   ( 0.06%) 
[02/16 00:25:11   1443s] [NR-eGR]      M4 ( 4)       200( 0.19%)         1( 0.00%)   ( 0.19%) 
[02/16 00:25:11   1443s] [NR-eGR]      M5 ( 5)         7( 0.01%)         1( 0.00%)   ( 0.01%) 
[02/16 00:25:11   1443s] [NR-eGR]      M6 ( 6)        24( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/16 00:25:11   1443s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:25:11   1443s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:25:11   1443s] [NR-eGR]        Total       587( 0.09%)        11( 0.00%)   ( 0.09%) 
[02/16 00:25:11   1443s] [NR-eGR] 
[02/16 00:25:11   1443s] (I)      Finished Global Routing ( CPU: 3.90 sec, Real: 1.30 sec, Curr Mem: 5.82 MB )
[02/16 00:25:11   1443s] (I)      Updating congestion map
[02/16 00:25:11   1443s] (I)      total 2D Cap : 3385661 = (1560183 H, 1825478 V)
[02/16 00:25:11   1443s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[02/16 00:25:11   1443s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.63 sec, Real: 1.93 sec, Curr Mem: 5.82 MB )
[02/16 00:25:11   1443s] Early Global Route congestion estimation runtime: 1.94 seconds, mem = 6871.0M
[02/16 00:25:11   1443s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:4.641, REAL:1.943, MEM:6871.0M, EPOCH TIME: 1771223111.928798
[02/16 00:25:11   1443s] OPERPROF: Starting HotSpotCal at level 1, MEM:6871.0M, EPOCH TIME: 1771223111.928890
[02/16 00:25:11   1443s] [hotspot] +------------+---------------+---------------+
[02/16 00:25:11   1443s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:25:11   1443s] [hotspot] +------------+---------------+---------------+
[02/16 00:25:11   1443s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:25:11   1443s] [hotspot] +------------+---------------+---------------+
[02/16 00:25:11   1443s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:25:11   1443s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:25:11   1443s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.027, REAL:0.018, MEM:6871.0M, EPOCH TIME: 1771223111.946747
[02/16 00:25:11   1443s] 
[02/16 00:25:11   1443s] === incrementalPlace Internal Loop 1 ===
[02/16 00:25:12   1443s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:25:12   1443s] UM:*                                                                   incrNP_iter_start
[02/16 00:25:12   1443s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[02/16 00:25:12   1443s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:6871.0M, EPOCH TIME: 1771223112.104838
[02/16 00:25:12   1443s] Processing tracks to init pin-track alignment.
[02/16 00:25:12   1443s] z: 1, totalTracks: 0
[02/16 00:25:12   1443s] z: 3, totalTracks: 1
[02/16 00:25:12   1443s] z: 5, totalTracks: 1
[02/16 00:25:12   1443s] z: 7, totalTracks: 1
[02/16 00:25:12   1443s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:25:12   1443s] #spOpts: rpCkHalo=4 
[02/16 00:25:12   1443s] Initializing Route Infrastructure for color support ...
[02/16 00:25:12   1443s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223112.105123
[02/16 00:25:12   1443s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6871.0M, EPOCH TIME: 1771223112.105790
[02/16 00:25:12   1443s] Route Infrastructure Initialized for color support successfully.
[02/16 00:25:12   1443s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:25:12   1443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:12   1443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:12   1443s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:25:12   1443s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223112.139426
[02/16 00:25:12   1443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:12   1443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:12   1443s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6871.0M, EPOCH TIME: 1771223112.139758
[02/16 00:25:12   1443s] Max number of tech site patterns supported in site array is 256.
[02/16 00:25:12   1443s] Core basic site is asap7sc7p5t
[02/16 00:25:12   1443s] Processing tracks to init pin-track alignment.
[02/16 00:25:12   1443s] z: 1, totalTracks: 0
[02/16 00:25:12   1443s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:25:12   1443s] z: 3, totalTracks: 1
[02/16 00:25:12   1443s] z: 5, totalTracks: 1
[02/16 00:25:12   1443s] z: 7, totalTracks: 1
[02/16 00:25:12   1443s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:25:12   1443s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:25:12   1443s] Fast DP-INIT is on for default
[02/16 00:25:12   1443s] Keep-away cache is enable on metals: 1-10
[02/16 00:25:12   1443s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:25:12   1443s] Atter site array init, number of instance map data is 0.
[02/16 00:25:12   1443s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.051, REAL:0.034, MEM:6871.0M, EPOCH TIME: 1771223112.173835
[02/16 00:25:12   1443s] 
[02/16 00:25:12   1443s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:25:12   1443s] 
[02/16 00:25:12   1443s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:25:12   1443s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.066, REAL:0.049, MEM:6871.0M, EPOCH TIME: 1771223112.188009
[02/16 00:25:12   1443s] OPERPROF:   Starting post-place ADS at level 2, MEM:6871.0M, EPOCH TIME: 1771223112.188139
[02/16 00:25:12   1444s] ADSU 0.568 -> 0.568. site 546173.000 -> 546037.000. GS 8.640
[02/16 00:25:12   1444s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.220, REAL:0.219, MEM:6871.0M, EPOCH TIME: 1771223112.407110
[02/16 00:25:12   1444s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:6871.0M, EPOCH TIME: 1771223112.430039
[02/16 00:25:12   1444s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:6871.0M, EPOCH TIME: 1771223112.432238
[02/16 00:25:12   1444s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223112.432318
[02/16 00:25:12   1444s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.024, REAL:0.020, MEM:6871.0M, EPOCH TIME: 1771223112.449915
[02/16 00:25:12   1444s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:6871.0M, EPOCH TIME: 1771223112.469291
[02/16 00:25:12   1444s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.002, REAL:0.002, MEM:6871.0M, EPOCH TIME: 1771223112.471302
[02/16 00:25:12   1444s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:6871.0M, EPOCH TIME: 1771223112.477478
[02/16 00:25:12   1444s] no activity file in design. spp won't run.
[02/16 00:25:12   1444s] [spp] 0
[02/16 00:25:12   1444s] [adp] 0:1:1:3
[02/16 00:25:12   1444s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.012, REAL:0.012, MEM:6871.0M, EPOCH TIME: 1771223112.489452
[02/16 00:25:12   1444s] SP #FI/SF FL/PI 85/0 28993/4424
[02/16 00:25:12   1444s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.419, REAL:0.396, MEM:6871.0M, EPOCH TIME: 1771223112.500451
[02/16 00:25:12   1444s] PP off. flexM 0
[02/16 00:25:12   1444s] OPERPROF: Starting CDPad at level 1, MEM:6871.0M, EPOCH TIME: 1771223112.545539
[02/16 00:25:12   1444s] 3DP is on.
[02/16 00:25:12   1444s] design sh 0.078. rd 0.200
[02/16 00:25:12   1444s] design sh 0.078. rd 0.200
[02/16 00:25:12   1444s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/16 00:25:12   1444s] design sh 0.052. rd 0.200
[02/16 00:25:12   1445s] CDPadU 0.681 -> 0.634. R=0.568, N=33417, GS=1.080
[02/16 00:25:12   1446s] OPERPROF: Finished CDPad at level 1, CPU:1.612, REAL:0.363, MEM:6871.0M, EPOCH TIME: 1771223112.908777
[02/16 00:25:12   1446s] OPERPROF: Starting InitSKP at level 1, MEM:6871.0M, EPOCH TIME: 1771223112.908959
[02/16 00:25:12   1446s] no activity file in design. spp won't run.
[02/16 00:25:13   1446s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:25:13   1446s] #################################################################################
[02/16 00:25:13   1446s] # Design Stage: PreRoute
[02/16 00:25:13   1446s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:25:13   1446s] # Design Mode: 45nm
[02/16 00:25:13   1446s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:25:13   1446s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:25:13   1446s] # Signoff Settings: SI Off 
[02/16 00:25:13   1446s] #################################################################################
[02/16 00:25:13   1446s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33502 and nets=36483 using extraction engine 'preRoute' .
[02/16 00:25:13   1446s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:25:13   1446s] RC Extraction called in multi-corner(1) mode.
[02/16 00:25:13   1446s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:25:13   1446s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:25:13   1446s] RCMode: PreRoute
[02/16 00:25:13   1446s]       RC Corner Indexes            0   
[02/16 00:25:13   1446s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:25:13   1446s] Resistance Scaling Factor    : 1.00000 
[02/16 00:25:13   1446s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:25:13   1446s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:25:13   1446s] Shrink Factor                : 1.00000
[02/16 00:25:13   1446s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:25:13   1446s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:25:13   1446s] eee: pegSigSF=1.070000
[02/16 00:25:13   1446s] Initializing multi-corner resistance tables ...
[02/16 00:25:13   1446s] eee: Grid unit RC data computation started
[02/16 00:25:13   1446s] eee: Grid unit RC data computation completed
[02/16 00:25:13   1446s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:25:13   1446s] eee: l=2 avDens=0.157075 usedTrk=11792.375782 availTrk=75075.000000 sigTrk=11792.375782
[02/16 00:25:13   1446s] eee: l=3 avDens=0.271367 usedTrk=23710.715457 availTrk=87375.000000 sigTrk=23710.715457
[02/16 00:25:13   1446s] eee: l=4 avDens=0.145145 usedTrk=9364.567606 availTrk=64518.750000 sigTrk=9364.567606
[02/16 00:25:13   1446s] eee: l=5 avDens=0.165355 usedTrk=9031.463148 availTrk=54618.750000 sigTrk=9031.463148
[02/16 00:25:13   1446s] eee: l=6 avDens=0.074632 usedTrk=3016.297822 availTrk=40415.625000 sigTrk=3016.297822
[02/16 00:25:13   1446s] eee: l=7 avDens=0.059180 usedTrk=2109.687824 availTrk=35648.437500 sigTrk=2109.687824
[02/16 00:25:13   1446s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:25:13   1446s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:25:13   1446s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:25:13   1446s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:25:13   1446s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:25:13   1446s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.243871 uaWl=1.000000 uaWlH=0.382800 aWlH=0.000000 lMod=0 pMax=0.869700 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:25:13   1446s] eee: NetCapCache creation started. (Current Mem: 6869.023M) 
[02/16 00:25:13   1446s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 6869.023M) 
[02/16 00:25:13   1446s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:25:13   1446s] eee: Metal Layers Info:
[02/16 00:25:13   1446s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:25:13   1446s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:25:13   1446s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:25:13   1446s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:25:13   1446s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:25:13   1446s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:25:13   1446s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:25:13   1446s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:25:13   1446s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:25:13   1446s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:25:13   1446s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:25:13   1446s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:25:13   1446s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:25:13   1446s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:25:13   1446s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:25:13   1446s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:25:13   1446s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:25:13   1446s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 6869.023M)
[02/16 00:25:14   1449s] Calculate delays in Single mode...
[02/16 00:25:14   1449s] Topological Sorting (REAL = 0:00:00.0, MEM = 6869.0M, InitMEM = 6869.0M)
[02/16 00:25:14   1449s] Start delay calculation (fullDC) (8 T). (MEM=3676.85)
[02/16 00:25:14   1449s] End AAE Lib Interpolated Model. (MEM=3688.304688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:25:18   1476s] Total number of fetched objects 35557
[02/16 00:25:18   1477s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:00.0)
[02/16 00:25:18   1477s] End delay calculation. (MEM=3704.71 CPU=0:00:24.4 REAL=0:00:03.0)
[02/16 00:25:18   1477s] End delay calculation (fullDC). (MEM=3704.71 CPU=0:00:27.9 REAL=0:00:04.0)
[02/16 00:25:18   1477s] *** CDM Built up (cpu=0:00:31.2  real=0:00:05.0  mem= 6848.5M) ***
[02/16 00:25:20   1483s] no activity file in design. spp won't run.
[02/16 00:25:23   1490s] *** Finished SKP initialization (cpu=0:00:44.7, real=0:00:11.0)***
[02/16 00:25:23   1490s] OPERPROF: Finished InitSKP at level 1, CPU:44.694, REAL:10.276, MEM:7056.5M, EPOCH TIME: 1771223123.185273
[02/16 00:25:23   1490s] NP #FI/FS/SF FL/PI: 85/0/0 33417/4424
[02/16 00:25:23   1490s] no activity file in design. spp won't run.
[02/16 00:25:23   1490s] 
[02/16 00:25:23   1490s] AB Est...
[02/16 00:25:23   1490s] OPERPROF: Starting NP-Place at level 1, MEM:7056.5M, EPOCH TIME: 1771223123.297424
[02/16 00:25:23   1491s] OPERPROF: Finished NP-Place at level 1, CPU:0.438, REAL:0.160, MEM:7056.5M, EPOCH TIME: 1771223123.457841
[02/16 00:25:23   1491s] Iteration  5: Skipped, with CDP Off
[02/16 00:25:23   1491s] 
[02/16 00:25:23   1491s] AB Est...
[02/16 00:25:23   1491s] OPERPROF: Starting NP-Place at level 1, MEM:7088.5M, EPOCH TIME: 1771223123.518617
[02/16 00:25:23   1491s] OPERPROF: Finished NP-Place at level 1, CPU:0.352, REAL:0.101, MEM:7056.5M, EPOCH TIME: 1771223123.619523
[02/16 00:25:23   1492s] Iteration  6: Skipped, with CDP Off
[02/16 00:25:23   1492s] 
[02/16 00:25:23   1492s] AB Est...
[02/16 00:25:23   1492s] OPERPROF: Starting NP-Place at level 1, MEM:7088.5M, EPOCH TIME: 1771223123.675361
[02/16 00:25:23   1492s] OPERPROF: Finished NP-Place at level 1, CPU:0.320, REAL:0.108, MEM:7056.5M, EPOCH TIME: 1771223123.782969
[02/16 00:25:23   1492s] Iteration  7: Skipped, with CDP Off
[02/16 00:25:23   1492s] 
[02/16 00:25:23   1492s] AB Est...
[02/16 00:25:23   1492s] OPERPROF: Starting NP-Place at level 1, MEM:7088.5M, EPOCH TIME: 1771223123.837619
[02/16 00:25:23   1493s] OPERPROF: Finished NP-Place at level 1, CPU:0.346, REAL:0.103, MEM:7056.5M, EPOCH TIME: 1771223123.940677
[02/16 00:25:23   1493s] Iteration  8: Skipped, with CDP Off
[02/16 00:25:23   1493s] 
[02/16 00:25:23   1493s] AB Est...
[02/16 00:25:23   1493s] OPERPROF: Starting NP-Place at level 1, MEM:7088.5M, EPOCH TIME: 1771223123.998816
[02/16 00:25:24   1493s] OPERPROF: Finished NP-Place at level 1, CPU:0.360, REAL:0.135, MEM:7056.5M, EPOCH TIME: 1771223124.134189
[02/16 00:25:24   1493s] Iteration  9: Skipped, with CDP Off
[02/16 00:25:24   1493s] Legalizing MH Cells... 0 / 0 (level 7) on systolic_top_ARRAY_SIZE8
[02/16 00:25:24   1493s] MH legal: No MH instances from GP
[02/16 00:25:24   1493s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/16 00:25:24   1493s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=7088.5M, DRC: 0)
[02/16 00:25:24   1494s] OPERPROF: Starting NP-Place at level 1, MEM:7184.5M, EPOCH TIME: 1771223124.292087
[02/16 00:25:24   1494s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:25:24   1494s] Starting Early Global Route supply map. mem = 7184.5M
[02/16 00:25:24   1494s] (I)      Initializing eGR engine (regular)
[02/16 00:25:24   1494s] Set min layer with design mode ( 2 )
[02/16 00:25:24   1494s] Set max layer with design mode ( 7 )
[02/16 00:25:24   1494s] (I)      clean place blk overflow:
[02/16 00:25:24   1494s] (I)      H : enabled 1.00 0
[02/16 00:25:24   1494s] (I)      V : enabled 1.00 0
[02/16 00:25:24   1494s] (I)      Initializing eGR engine (regular)
[02/16 00:25:24   1494s] Set min layer with design mode ( 2 )
[02/16 00:25:24   1494s] Set max layer with design mode ( 7 )
[02/16 00:25:24   1494s] (I)      clean place blk overflow:
[02/16 00:25:24   1494s] (I)      H : enabled 1.00 0
[02/16 00:25:24   1494s] (I)      V : enabled 1.00 0
[02/16 00:25:24   1494s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.29 MB )
[02/16 00:25:24   1494s] (I)      Running eGR Regular flow
[02/16 00:25:24   1494s] (I)      # wire layers (front) : 11
[02/16 00:25:24   1494s] (I)      # wire layers (back)  : 0
[02/16 00:25:24   1494s] (I)      min wire layer : 1
[02/16 00:25:24   1494s] (I)      max wire layer : 10
[02/16 00:25:24   1494s] (I)      # cut layers (front) : 10
[02/16 00:25:24   1494s] (I)      # cut layers (back)  : 0
[02/16 00:25:24   1494s] (I)      min cut layer : 1
[02/16 00:25:24   1494s] (I)      max cut layer : 9
[02/16 00:25:24   1494s] (I)      ================================ Layers ================================
[02/16 00:25:24   1494s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:24   1494s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:25:24   1494s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:24   1494s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:25:24   1494s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:25:24   1494s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:25:24   1494s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:25:24   1494s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:25:24   1494s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:25:24   1494s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:25:24   1494s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:25:24   1494s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:25:24   1494s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:25:24   1494s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:25:24   1494s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:24   1494s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:25:24   1494s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:25:24   1494s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:25:24   1494s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:25:24   1494s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:25:24   1495s] Finished Early Global Route supply map. mem = 7184.5M
[02/16 00:25:25   1496s] SKP will use view:
[02/16 00:25:25   1496s]   view_tt
[02/16 00:25:34   1548s] Iteration 10: Total net bbox = 4.862e+05 (1.88e+05 2.99e+05)
[02/16 00:25:34   1548s]               Est.  stn bbox = 6.067e+05 (2.35e+05 3.72e+05)
[02/16 00:25:34   1548s]               cpu = 0:00:53.8 real = 0:00:10.0 mem = 7312.5M
[02/16 00:25:34   1548s] OPERPROF: Finished NP-Place at level 1, CPU:54.051, REAL:10.202, MEM:7216.5M, EPOCH TIME: 1771223134.494196
[02/16 00:25:34   1548s] Legalizing MH Cells... 0 / 0 (level 8) on systolic_top_ARRAY_SIZE8
[02/16 00:25:34   1548s] MH legal: No MH instances from GP
[02/16 00:25:34   1548s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/16 00:25:34   1548s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=7088.5M, DRC: 0)
[02/16 00:25:34   1548s] no activity file in design. spp won't run.
[02/16 00:25:34   1548s] NP #FI/FS/SF FL/PI: 85/0/0 33417/4424
[02/16 00:25:34   1549s] no activity file in design. spp won't run.
[02/16 00:25:34   1549s] OPERPROF: Starting NP-Place at level 1, MEM:7184.5M, EPOCH TIME: 1771223134.985665
[02/16 00:25:35   1549s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:25:54   1655s] Iteration 11: Total net bbox = 5.018e+05 (1.95e+05 3.07e+05)
[02/16 00:25:54   1655s]               Est.  stn bbox = 6.230e+05 (2.43e+05 3.80e+05)
[02/16 00:25:54   1655s]               cpu = 0:01:45 real = 0:00:19.0 mem = 7312.5M
[02/16 00:25:54   1655s] OPERPROF: Finished NP-Place at level 1, CPU:105.579, REAL:19.558, MEM:7216.5M, EPOCH TIME: 1771223154.544010
[02/16 00:25:54   1655s] Legalizing MH Cells... 0 / 0 (level 9) on systolic_top_ARRAY_SIZE8
[02/16 00:25:54   1655s] MH legal: No MH instances from GP
[02/16 00:25:54   1655s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/16 00:25:54   1655s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=7088.5M, DRC: 0)
[02/16 00:25:54   1655s] no activity file in design. spp won't run.
[02/16 00:25:54   1655s] NP #FI/FS/SF FL/PI: 85/0/0 33417/4424
[02/16 00:25:54   1655s] no activity file in design. spp won't run.
[02/16 00:25:54   1656s] OPERPROF: Starting NP-Place at level 1, MEM:7184.5M, EPOCH TIME: 1771223154.907088
[02/16 00:25:54   1656s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/16 00:25:54   1656s] GP RA stats: MHOnly 0 nrInst 33417 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/16 00:25:58   1673s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:7440.5M, EPOCH TIME: 1771223158.188473
[02/16 00:25:58   1673s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.006, REAL:0.006, MEM:7440.5M, EPOCH TIME: 1771223158.194951
[02/16 00:25:58   1673s] Iteration 12: Total net bbox = 4.986e+05 (1.93e+05 3.05e+05)
[02/16 00:25:58   1673s]               Est.  stn bbox = 6.194e+05 (2.41e+05 3.78e+05)
[02/16 00:25:58   1673s]               cpu = 0:00:16.6 real = 0:00:04.0 mem = 7344.5M
[02/16 00:25:58   1673s] OPERPROF: Finished NP-Place at level 1, CPU:16.933, REAL:3.317, MEM:7216.5M, EPOCH TIME: 1771223158.224006
[02/16 00:25:58   1673s] Legalizing MH Cells... 0 / 0 (level 10) on systolic_top_ARRAY_SIZE8
[02/16 00:25:58   1673s] MH legal: No MH instances from GP
[02/16 00:25:58   1673s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/16 00:25:58   1673s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=7088.5M, DRC: 0)
[02/16 00:25:58   1673s] Move report: Timing Driven Placement moves 33417 insts, mean move: 1.31 um, max move: 10.57 um 
[02/16 00:25:58   1673s] 	Max move on inst (u_array_gen_row[5].gen_col[1].u_pe_u_mac_acc_reg_reg[7]): (191.74, 18.07) --> (182.22, 19.12)
[02/16 00:25:58   1673s] no activity file in design. spp won't run.
[02/16 00:25:58   1673s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:7088.5M, EPOCH TIME: 1771223158.345878
[02/16 00:25:58   1673s] Saved padding area to DB
[02/16 00:25:58   1673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:85).
[02/16 00:25:58   1673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:58   1673s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.026, REAL:0.024, MEM:7088.5M, EPOCH TIME: 1771223158.370022
[02/16 00:25:58   1673s] 
[02/16 00:25:58   1673s] Finished Incremental Placement (cpu=0:03:50, real=0:00:47.0, mem=7088.5M)
[02/16 00:25:58   1673s] CongRepair sets shifter mode to gplace
[02/16 00:25:58   1673s] TDRefine: refinePlace mode is spiral
[02/16 00:25:58   1673s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:7088.5M, EPOCH TIME: 1771223158.370311
[02/16 00:25:58   1673s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:7088.5M, EPOCH TIME: 1771223158.370411
[02/16 00:25:58   1673s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7088.5M, EPOCH TIME: 1771223158.370513
[02/16 00:25:58   1673s] Processing tracks to init pin-track alignment.
[02/16 00:25:58   1673s] z: 1, totalTracks: 0
[02/16 00:25:58   1673s] z: 3, totalTracks: 1
[02/16 00:25:58   1673s] z: 5, totalTracks: 1
[02/16 00:25:58   1673s] z: 7, totalTracks: 1
[02/16 00:25:58   1673s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:25:58   1673s] #spOpts: rpCkHalo=4 
[02/16 00:25:58   1673s] Initializing Route Infrastructure for color support ...
[02/16 00:25:58   1673s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7088.5M, EPOCH TIME: 1771223158.370899
[02/16 00:25:58   1673s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:7088.5M, EPOCH TIME: 1771223158.371621
[02/16 00:25:58   1673s] Route Infrastructure Initialized for color support successfully.
[02/16 00:25:58   1673s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:25:58   1673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:58   1673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:58   1673s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:25:58   1673s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7088.5M, EPOCH TIME: 1771223158.405042
[02/16 00:25:58   1673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:58   1673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:25:58   1673s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:7088.5M, EPOCH TIME: 1771223158.407078
[02/16 00:25:58   1673s] Max number of tech site patterns supported in site array is 256.
[02/16 00:25:58   1673s] Core basic site is asap7sc7p5t
[02/16 00:25:58   1673s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:25:58   1673s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:25:58   1673s] Fast DP-INIT is on for default
[02/16 00:25:58   1673s] Keep-away cache is enable on metals: 1-10
[02/16 00:25:58   1673s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:25:58   1673s] Atter site array init, number of instance map data is 0.
[02/16 00:25:58   1673s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.054, REAL:0.033, MEM:7088.5M, EPOCH TIME: 1771223158.440385
[02/16 00:25:58   1673s] 
[02/16 00:25:58   1673s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:25:58   1673s] 
[02/16 00:25:58   1673s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:25:58   1673s] 
[02/16 00:25:58   1673s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:25:58   1673s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.076, REAL:0.055, MEM:7088.5M, EPOCH TIME: 1771223158.460337
[02/16 00:25:58   1673s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7088.5M, EPOCH TIME: 1771223158.460493
[02/16 00:25:58   1673s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7088.5M, EPOCH TIME: 1771223158.460787
[02/16 00:25:58   1673s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7088.5MB).
[02/16 00:25:58   1673s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.121, REAL:0.101, MEM:7088.5M, EPOCH TIME: 1771223158.471778
[02/16 00:25:58   1673s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.122, REAL:0.101, MEM:7088.5M, EPOCH TIME: 1771223158.471837
[02/16 00:25:58   1673s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:25:58   1673s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.5
[02/16 00:25:58   1673s] OPERPROF:   Starting Refine-Place at level 2, MEM:7088.5M, EPOCH TIME: 1771223158.476193
[02/16 00:25:58   1673s] *** Starting refinePlace (0:27:54 mem=7088.5M) ***
[02/16 00:25:58   1673s] Total net bbox length = 5.086e+05 (2.002e+05 3.085e+05) (ext = 3.081e+04)
[02/16 00:25:58   1673s] 
[02/16 00:25:58   1673s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:25:58   1673s] 
[02/16 00:25:58   1673s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:25:58   1673s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:7088.5M, EPOCH TIME: 1771223158.517213
[02/16 00:25:58   1673s] # Found 0 legal fixed insts to color.
[02/16 00:25:58   1673s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.002, REAL:0.002, MEM:7088.5M, EPOCH TIME: 1771223158.519643
[02/16 00:25:58   1673s] **WARN: (IMPSP-2041):	Found 85 fixed insts that could not be colored.
[02/16 00:25:58   1673s] Type 'man IMPSP-2041' for more detail.
[02/16 00:25:58   1673s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:25:58   1673s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7088.5M, EPOCH TIME: 1771223158.589434
[02/16 00:25:58   1673s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.002, REAL:0.002, MEM:7088.5M, EPOCH TIME: 1771223158.591813
[02/16 00:25:58   1673s] Set min layer with design mode ( 2 )
[02/16 00:25:58   1673s] Set max layer with design mode ( 7 )
[02/16 00:25:58   1673s] Set min layer with design mode ( 2 )
[02/16 00:25:58   1673s] Set max layer with design mode ( 7 )
[02/16 00:25:58   1673s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7088.5M, EPOCH TIME: 1771223158.609325
[02/16 00:25:58   1673s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.003, REAL:0.003, MEM:7088.5M, EPOCH TIME: 1771223158.612703
[02/16 00:25:58   1673s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:7088.5M, EPOCH TIME: 1771223158.613054
[02/16 00:25:58   1673s] Starting refinePlace ...
[02/16 00:25:58   1673s] Set min layer with design mode ( 2 )
[02/16 00:25:58   1673s] Set max layer with design mode ( 7 )
[02/16 00:25:58   1673s] Set min layer with design mode ( 2 )
[02/16 00:25:58   1673s] Set max layer with design mode ( 7 )
[02/16 00:25:58   1673s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:25:58   1673s] DDP markSite nrRow 331 nrJob 331
[02/16 00:25:58   1673s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/16 00:25:58   1673s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:25:58   1673s]  ** Cut row section real time 0:00:00.0.
[02/16 00:25:58   1673s]    Spread Effort: high, pre-route mode, useDDP on.
[02/16 00:25:59   1676s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.5, real=0:00:01.0, mem=7056.5MB) @(0:27:54 - 0:27:56).
[02/16 00:25:59   1676s] Move report: preRPlace moves 33417 insts, mean move: 0.08 um, max move: 1.98 um 
[02/16 00:25:59   1676s] 	Max move on inst (TIE_LTIEHI_465): (186.06, 207.70) --> (186.34, 205.99)
[02/16 00:25:59   1676s] 	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: TIEHIx1_ASAP7_75t_SL
[02/16 00:25:59   1676s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:7056.5M, EPOCH TIME: 1771223159.280018
[02/16 00:25:59   1676s] Tweakage: fix icg 1, fix clk 0.
[02/16 00:25:59   1676s] Tweakage: density cost 0, scale 0.4.
[02/16 00:25:59   1676s] Tweakage: activity cost 0, scale 1.0.
[02/16 00:25:59   1676s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:7184.5M, EPOCH TIME: 1771223159.408809
[02/16 00:25:59   1676s] Cut to 4 partitions.
[02/16 00:25:59   1676s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:7184.5M, EPOCH TIME: 1771223159.439139
[02/16 00:25:59   1676s] Tweakage perm 1589 insts, flip 11447 insts.
[02/16 00:25:59   1677s] Tweakage perm 404 insts, flip 1031 insts.
[02/16 00:25:59   1677s] Tweakage perm 113 insts, flip 142 insts.
[02/16 00:25:59   1677s] Tweakage perm 18 insts, flip 20 insts.
[02/16 00:26:00   1678s] Tweakage perm 546 insts, flip 2421 insts.
[02/16 00:26:00   1679s] Tweakage perm 76 insts, flip 159 insts.
[02/16 00:26:00   1679s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:3.425, REAL:1.420, MEM:7184.5M, EPOCH TIME: 1771223160.859414
[02/16 00:26:00   1679s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:3.464, REAL:1.460, MEM:7184.5M, EPOCH TIME: 1771223160.868718
[02/16 00:26:00   1679s] Cleanup congestion map
[02/16 00:26:00   1679s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:3.616, REAL:1.611, MEM:7088.5M, EPOCH TIME: 1771223160.890654
[02/16 00:26:00   1679s] Move report: Congestion aware Tweak moves 3205 insts, mean move: 1.85 um, max move: 11.88 um 
[02/16 00:26:00   1679s] 	Max move on inst (FE_OFC793_rd_data_7__4): (242.50, 313.99) --> (254.38, 313.99)
[02/16 00:26:00   1679s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:03.6, real=0:00:01.0, mem=7088.5mb) @(0:27:56 - 0:28:00).
[02/16 00:26:00   1679s] Cleanup congestion map
[02/16 00:26:00   1679s] Set min layer with design mode ( 2 )
[02/16 00:26:00   1679s] Set max layer with design mode ( 7 )
[02/16 00:26:00   1679s] Starting RTC Spread...
[02/16 00:26:01   1680s] move report: RTC Spread moves 1 insts, mean move: 0.22 um, max move: 0.22 um
[02/16 00:26:01   1680s] [CPU] RTC Spread cpu time =0:00:00.4, real time = 0:00:01.0. [MEM] = 0.0M.
[02/16 00:26:01   1680s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[02/16 00:26:01   1680s] Move report: Total RTC Spread moves 1 insts, mean move: 0.22 um, max move: 0.22 um 
[02/16 00:26:01   1680s] 	Max move on inst (g23834): (157.82, 177.91) --> (157.61, 177.91)
[02/16 00:26:01   1680s] [CPU] RefinePlace/RTC (cpu=0:00:00.4, real=0:00:01.0, mem=7088.5MB) @(0:28:00 - 0:28:00).
[02/16 00:26:01   1680s] 
[02/16 00:26:01   1680s]  === Spiral for Logical I: (movable: 33417) ===
[02/16 00:26:01   1680s] 
[02/16 00:26:01   1680s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:26:02   1682s] 
[02/16 00:26:02   1682s]  Info: 0 filler has been deleted!
[02/16 00:26:02   1682s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:26:02   1682s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[02/16 00:26:02   1682s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:26:02   1682s] [CPU] RefinePlace/Legalization (cpu=0:00:02.5, real=0:00:01.0, mem=7056.5MB) @(0:28:00 - 0:28:03).
[02/16 00:26:02   1682s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:02   1682s] Move report: Detail placement moves 33417 insts, mean move: 0.25 um, max move: 11.88 um 
[02/16 00:26:02   1682s] 	Max move on inst (FE_OFC793_rd_data_7__4): (242.57, 313.91) --> (254.38, 313.99)
[02/16 00:26:02   1682s] 	Runtime: CPU: 0:00:09.1 REAL: 0:00:04.0 MEM: 7056.5MB
[02/16 00:26:02   1682s] Statistics of distance of Instance movement in refine placement:
[02/16 00:26:02   1682s]   maximum (X+Y) =        11.88 um
[02/16 00:26:02   1682s]   inst (FE_OFC793_rd_data_7__4) with max move: (242.572, 313.914) -> (254.376, 313.992)
[02/16 00:26:02   1682s]   mean    (X+Y) =         0.25 um
[02/16 00:26:02   1682s] Summary Report:
[02/16 00:26:02   1682s] Instances move: 33417 (out of 33417 movable)
[02/16 00:26:02   1682s] Instances flipped: 0
[02/16 00:26:02   1682s] Mean displacement: 0.25 um
[02/16 00:26:02   1682s] Max displacement: 11.88 um (Instance: FE_OFC793_rd_data_7__4) (242.572, 313.914) -> (254.376, 313.992)
[02/16 00:26:02   1682s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
[02/16 00:26:02   1682s] 	Violation at original loc: Overlapping with other instance
[02/16 00:26:02   1682s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:26:02   1682s] Total instances moved : 33417
[02/16 00:26:02   1682s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:9.138, REAL:3.654, MEM:7056.5M, EPOCH TIME: 1771223162.266942
[02/16 00:26:02   1682s] Total net bbox length = 4.967e+05 (1.887e+05 3.080e+05) (ext = 3.082e+04)
[02/16 00:26:02   1682s] Runtime: CPU: 0:00:09.3 REAL: 0:00:04.0 MEM: 7056.5MB
[02/16 00:26:02   1682s] [CPU] RefinePlace/total (cpu=0:00:09.3, real=0:00:04.0, mem=7056.5MB) @(0:27:54 - 0:28:03).
[02/16 00:26:02   1682s] *** Finished refinePlace (0:28:03 mem=7056.5M) ***
[02/16 00:26:02   1682s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.5
[02/16 00:26:02   1682s] OPERPROF:   Finished Refine-Place at level 2, CPU:9.313, REAL:3.830, MEM:7056.5M, EPOCH TIME: 1771223162.306184
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 11.88 um
RPlace-Summary:     Max move: inst FE_OFC793_rd_data_7__4 cell BUFx2_ASAP7_75t_SL loc (242.57, 313.91) -> (254.38, 313.99)
RPlace-Summary:     Average move dist: 0.25
RPlace-Summary:     Number of inst moved: 33417
RPlace-Summary:     Number of movable inst: 33417
[02/16 00:26:02   1682s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:26:02   1682s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:7056.5M, EPOCH TIME: 1771223162.310431
[02/16 00:26:02   1682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33502).
[02/16 00:26:02   1682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:02   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:02   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:02   1683s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.246, REAL:0.065, MEM:7088.5M, EPOCH TIME: 1771223162.375484
[02/16 00:26:02   1683s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:9.689, REAL:4.005, MEM:7088.5M, EPOCH TIME: 1771223162.375598
[02/16 00:26:02   1683s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:7088.5M, EPOCH TIME: 1771223162.376427
[02/16 00:26:02   1683s] Starting Early Global Route congestion estimation: mem = 7088.5M
[02/16 00:26:02   1683s] (I)      Initializing eGR engine (regular)
[02/16 00:26:02   1683s] Set min layer with design mode ( 2 )
[02/16 00:26:02   1683s] Set max layer with design mode ( 7 )
[02/16 00:26:02   1683s] (I)      clean place blk overflow:
[02/16 00:26:02   1683s] (I)      H : enabled 1.00 0
[02/16 00:26:02   1683s] (I)      V : enabled 1.00 0
[02/16 00:26:02   1683s] (I)      Initializing eGR engine (regular)
[02/16 00:26:02   1683s] Set min layer with design mode ( 2 )
[02/16 00:26:02   1683s] Set max layer with design mode ( 7 )
[02/16 00:26:02   1683s] (I)      clean place blk overflow:
[02/16 00:26:02   1683s] (I)      H : enabled 1.00 0
[02/16 00:26:02   1683s] (I)      V : enabled 1.00 0
[02/16 00:26:02   1683s] (I)      Started Early Global Route kernel ( Curr Mem: 6.17 MB )
[02/16 00:26:02   1683s] (I)      Running eGR Regular flow
[02/16 00:26:02   1683s] (I)      # wire layers (front) : 11
[02/16 00:26:02   1683s] (I)      # wire layers (back)  : 0
[02/16 00:26:02   1683s] (I)      min wire layer : 1
[02/16 00:26:02   1683s] (I)      max wire layer : 10
[02/16 00:26:02   1683s] (I)      # cut layers (front) : 10
[02/16 00:26:02   1683s] (I)      # cut layers (back)  : 0
[02/16 00:26:02   1683s] (I)      min cut layer : 1
[02/16 00:26:02   1683s] (I)      max cut layer : 9
[02/16 00:26:02   1683s] (I)      ================================ Layers ================================
[02/16 00:26:02   1683s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:02   1683s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:26:02   1683s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:02   1683s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:26:02   1683s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:26:02   1683s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:26:02   1683s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:26:02   1683s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:26:02   1683s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:26:02   1683s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:26:02   1683s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:26:02   1683s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:26:02   1683s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:26:02   1683s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:26:02   1683s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:02   1683s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:26:02   1683s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:26:02   1683s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:26:02   1683s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:26:02   1683s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:02   1683s] (I)      Started Import and model ( Curr Mem: 6.17 MB )
[02/16 00:26:02   1683s] (I)      == Non-default Options ==
[02/16 00:26:02   1683s] (I)      Maximum routing layer                              : 7
[02/16 00:26:02   1683s] (I)      Top routing layer                                  : 7
[02/16 00:26:02   1683s] (I)      Number of threads                                  : 8
[02/16 00:26:02   1683s] (I)      Route tie net to shape                             : auto
[02/16 00:26:02   1683s] (I)      Use non-blocking free Dbs wires                    : false
[02/16 00:26:02   1683s] (I)      Method to set GCell size                           : row
[02/16 00:26:02   1683s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:26:02   1683s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:26:02   1683s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:26:02   1683s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:02   1683s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:02   1683s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:02   1683s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:02   1683s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:02   1683s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:02   1683s] (I)      ============== Pin Summary ==============
[02/16 00:26:02   1683s] (I)      +-------+--------+---------+------------+
[02/16 00:26:02   1683s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:26:02   1683s] (I)      +-------+--------+---------+------------+
[02/16 00:26:02   1683s] (I)      |     1 | 110343 |   86.83 |        Pin |
[02/16 00:26:02   1683s] (I)      |     2 |  16740 |   13.17 |        Pin |
[02/16 00:26:02   1683s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:26:02   1683s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:26:02   1683s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:26:02   1683s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:26:02   1683s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:26:02   1683s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:26:02   1683s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:26:02   1683s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:26:02   1683s] (I)      +-------+--------+---------+------------+
[02/16 00:26:02   1683s] (I)      Custom ignore net properties:
[02/16 00:26:02   1683s] (I)      1 : NotLegal
[02/16 00:26:02   1683s] (I)      Default ignore net properties:
[02/16 00:26:02   1683s] (I)      1 : Special
[02/16 00:26:02   1683s] (I)      2 : Analog
[02/16 00:26:02   1683s] (I)      3 : Fixed
[02/16 00:26:02   1683s] (I)      4 : Skipped
[02/16 00:26:02   1683s] (I)      5 : MixedSignal
[02/16 00:26:02   1683s] (I)      Prerouted net properties:
[02/16 00:26:02   1683s] (I)      1 : NotLegal
[02/16 00:26:02   1683s] (I)      2 : Special
[02/16 00:26:02   1683s] (I)      3 : Analog
[02/16 00:26:02   1683s] (I)      4 : Fixed
[02/16 00:26:02   1683s] (I)      5 : Skipped
[02/16 00:26:02   1683s] (I)      6 : MixedSignal
[02/16 00:26:02   1683s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:26:02   1683s] (I)      Use row-based GCell size
[02/16 00:26:02   1683s] (I)      Use row-based GCell align
[02/16 00:26:02   1683s] (I)      layer 0 area = 170496
[02/16 00:26:02   1683s] (I)      layer 1 area = 170496
[02/16 00:26:02   1683s] (I)      layer 2 area = 170496
[02/16 00:26:02   1683s] (I)      layer 3 area = 512000
[02/16 00:26:02   1683s] (I)      layer 4 area = 512000
[02/16 00:26:02   1683s] (I)      layer 5 area = 560000
[02/16 00:26:02   1683s] (I)      layer 6 area = 560000
[02/16 00:26:02   1683s] (I)      GCell unit size   : 4320
[02/16 00:26:02   1683s] (I)      GCell multiplier  : 1
[02/16 00:26:02   1683s] (I)      GCell row height  : 4320
[02/16 00:26:02   1683s] (I)      Actual row height : 4320
[02/16 00:26:02   1683s] (I)      GCell align ref   : 24768 24768
[02/16 00:26:02   1683s] missing default track structure on layer 1
[02/16 00:26:02   1683s] [NR-eGR] Track table information for default rule: 
[02/16 00:26:02   1683s] [NR-eGR] M1 has no routable track
[02/16 00:26:02   1683s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:26:02   1683s] [NR-eGR] M3 has single uniform track structure
[02/16 00:26:02   1683s] [NR-eGR] M4 has single uniform track structure
[02/16 00:26:02   1683s] [NR-eGR] M5 has single uniform track structure
[02/16 00:26:02   1683s] [NR-eGR] M6 has single uniform track structure
[02/16 00:26:02   1683s] [NR-eGR] M7 has single uniform track structure
[02/16 00:26:02   1683s] [NR-eGR] M8 has single uniform track structure
[02/16 00:26:02   1683s] [NR-eGR] M9 has single uniform track structure
[02/16 00:26:02   1683s] [NR-eGR] Pad has single uniform track structure
[02/16 00:26:02   1683s] (I)      ============== Default via ===============
[02/16 00:26:02   1683s] (I)      +---+------------------+-----------------+
[02/16 00:26:02   1683s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:26:02   1683s] (I)      +---+------------------+-----------------+
[02/16 00:26:02   1683s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:26:02   1683s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:26:02   1683s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:26:02   1683s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:26:02   1683s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:26:02   1683s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:26:02   1683s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:26:02   1683s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:26:02   1683s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:26:02   1683s] (I)      +---+------------------+-----------------+
[02/16 00:26:02   1683s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:26:02   1683s] (I)      Read 1667 PG shapes from cache
[02/16 00:26:02   1683s] [NR-eGR] Read 0 clock shapes
[02/16 00:26:02   1683s] [NR-eGR] Read 0 other shapes
[02/16 00:26:02   1683s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:26:02   1683s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:26:02   1683s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:26:02   1683s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:26:02   1683s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:26:02   1683s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:26:02   1683s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:26:02   1683s] [NR-eGR] #Other Blockages    : 0
[02/16 00:26:02   1683s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:26:02   1683s] [NR-eGR] #prerouted nets         : 86
[02/16 00:26:02   1683s] [NR-eGR] #prerouted special nets : 0
[02/16 00:26:02   1683s] [NR-eGR] #prerouted wires        : 19489
[02/16 00:26:02   1683s] [NR-eGR] Read 33912 nets ( ignored 86 )
[02/16 00:26:02   1683s] (I)        Front-side 33912 ( ignored 86 )
[02/16 00:26:02   1683s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:26:02   1683s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:26:02   1683s] (I)      handle routing halo
[02/16 00:26:02   1683s] (I)      Reading macro buffers
[02/16 00:26:02   1683s] (I)      Number of macro buffers: 0
[02/16 00:26:02   1683s] (I)      early_global_route_priority property id does not exist.
[02/16 00:26:02   1683s] (I)      Read Num Blocks=46499  Num Prerouted Wires=19489  Num CS=0
[02/16 00:26:02   1683s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 10429
[02/16 00:26:02   1683s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 5696
[02/16 00:26:02   1683s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 2185
[02/16 00:26:02   1683s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 1031
[02/16 00:26:02   1683s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 148
[02/16 00:26:02   1683s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:26:02   1683s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:26:02   1683s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:26:02   1683s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:26:02   1683s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:26:02   1683s] (I)      Number of ignored nets                =     86
[02/16 00:26:02   1683s] (I)      Number of connected nets              =      0
[02/16 00:26:02   1683s] (I)      Number of fixed nets                  =     86.  Ignored: Yes
[02/16 00:26:02   1683s] (I)      Number of clock nets                  =     86.  Ignored: No
[02/16 00:26:02   1683s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:26:02   1683s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:26:02   1683s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:26:02   1683s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:26:02   1683s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:26:02   1683s] (I)      Ndr track 0 does not exist
[02/16 00:26:02   1683s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:26:02   1683s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:26:02   1683s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:26:02   1683s] (I)      Site width          :   864  (dbu)
[02/16 00:26:02   1683s] (I)      Row height          :  4320  (dbu)
[02/16 00:26:02   1683s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:26:02   1683s] (I)      GCell width         :  4320  (dbu)
[02/16 00:26:02   1683s] (I)      GCell height        :  4320  (dbu)
[02/16 00:26:02   1683s] (I)      Grid                :   343   343     7
[02/16 00:26:02   1683s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:26:02   1683s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:26:02   1683s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:26:02   1683s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:26:02   1683s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:26:02   1683s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:26:02   1683s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:26:02   1683s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:26:02   1683s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:26:02   1683s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:26:02   1683s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:26:02   1683s] (I)      --------------------------------------------------------
[02/16 00:26:02   1683s] 
[02/16 00:26:02   1683s] [NR-eGR] ============ Routing rule table ============
[02/16 00:26:02   1683s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 33826
[02/16 00:26:02   1683s] [NR-eGR] ========================================
[02/16 00:26:02   1683s] [NR-eGR] 
[02/16 00:26:02   1683s] (I)      ==== NDR : (Default) ====
[02/16 00:26:02   1683s] (I)      +--------------+--------+
[02/16 00:26:02   1683s] (I)      |           ID |      1 |
[02/16 00:26:02   1683s] (I)      |      Default |    yes |
[02/16 00:26:02   1683s] (I)      |  Clk Special |     no |
[02/16 00:26:02   1683s] (I)      | Hard spacing |     no |
[02/16 00:26:02   1683s] (I)      |    NDR track | (none) |
[02/16 00:26:02   1683s] (I)      |      NDR via | (none) |
[02/16 00:26:02   1683s] (I)      |  Extra space |      0 |
[02/16 00:26:02   1683s] (I)      |      Shields |      0 |
[02/16 00:26:02   1683s] (I)      |   Demand (H) |      1 |
[02/16 00:26:02   1683s] (I)      |   Demand (V) |      1 |
[02/16 00:26:02   1683s] (I)      |        #Nets |  33826 |
[02/16 00:26:02   1683s] (I)      +--------------+--------+
[02/16 00:26:02   1683s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:26:02   1683s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:26:02   1683s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:26:02   1683s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:26:02   1683s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:26:02   1683s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:26:02   1683s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:26:02   1683s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:26:02   1683s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:26:02   1683s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:26:02   1683s] (I)      =============== Blocked Tracks ===============
[02/16 00:26:02   1683s] (I)      +-------+---------+----------+---------------+
[02/16 00:26:02   1683s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:26:02   1683s] (I)      +-------+---------+----------+---------------+
[02/16 00:26:02   1683s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:26:02   1683s] (I)      |     2 |  821828 |   149792 |        18.23% |
[02/16 00:26:02   1683s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:26:02   1683s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:26:02   1683s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:26:02   1683s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:26:02   1683s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:26:02   1683s] (I)      +-------+---------+----------+---------------+
[02/16 00:26:02   1683s] (I)      Finished Import and model ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 6.19 MB )
[02/16 00:26:02   1683s] (I)      Reset routing kernel
[02/16 00:26:02   1683s] (I)      Started Global Routing ( Curr Mem: 6.19 MB )
[02/16 00:26:02   1683s] (I)      totalPins=121176  totalGlobalPin=120530 (99.47%)
[02/16 00:26:02   1683s] (I)      ================= Net Group Info =================
[02/16 00:26:02   1683s] (I)      +----+----------------+--------------+-----------+
[02/16 00:26:02   1683s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:26:02   1683s] (I)      +----+----------------+--------------+-----------+
[02/16 00:26:02   1683s] (I)      |  1 |          33826 |        M2(2) |     M7(7) |
[02/16 00:26:02   1683s] (I)      +----+----------------+--------------+-----------+
[02/16 00:26:02   1683s] (I)      total 2D Cap : 3362968 = (1538970 H, 1823998 V)
[02/16 00:26:02   1683s] (I)      total 2D Demand : 60767 = (29727 H, 31040 V)
[02/16 00:26:02   1683s] (I)      init route region map
[02/16 00:26:02   1683s] (I)      #blocked GCells = 0
[02/16 00:26:02   1683s] (I)      #regions = 1
[02/16 00:26:02   1683s] (I)      init safety region map
[02/16 00:26:03   1683s] (I)      #blocked GCells = 0
[02/16 00:26:03   1683s] (I)      #regions = 1
[02/16 00:26:03   1683s] [NR-eGR] Layer group 1: route 33826 net(s) in layer range [2, 7]
[02/16 00:26:03   1683s] (I)      
[02/16 00:26:03   1683s] (I)      ============  Phase 1a Route ============
[02/16 00:26:03   1684s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:26:03   1684s] (I)      Usage: 513126 = (201949 H, 311177 V) = (13.12% H, 17.06% V) = (2.181e+05um H, 3.361e+05um V)
[02/16 00:26:03   1684s] (I)      
[02/16 00:26:03   1684s] (I)      ============  Phase 1b Route ============
[02/16 00:26:03   1684s] (I)      Usage: 513198 = (201972 H, 311226 V) = (13.12% H, 17.06% V) = (2.181e+05um H, 3.361e+05um V)
[02/16 00:26:03   1684s] (I)      Overflow of layer group 1: 0.06% H + 0.02% V. EstWL: 5.542538e+05um
[02/16 00:26:03   1684s] (I)      Congestion metric : 0.08%H 0.02%V, 0.10%HV
[02/16 00:26:03   1684s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:26:03   1684s] (I)      
[02/16 00:26:03   1684s] (I)      ============  Phase 1c Route ============
[02/16 00:26:03   1684s] (I)      Level2 Grid: 69 x 69
[02/16 00:26:03   1684s] (I)      Usage: 513198 = (201972 H, 311226 V) = (13.12% H, 17.06% V) = (2.181e+05um H, 3.361e+05um V)
[02/16 00:26:03   1684s] (I)      
[02/16 00:26:03   1684s] (I)      ============  Phase 1d Route ============
[02/16 00:26:03   1685s] (I)      Usage: 513259 = (201987 H, 311272 V) = (13.12% H, 17.07% V) = (2.181e+05um H, 3.362e+05um V)
[02/16 00:26:03   1685s] (I)      
[02/16 00:26:03   1685s] (I)      ============  Phase 1e Route ============
[02/16 00:26:03   1685s] (I)      Usage: 513259 = (201987 H, 311272 V) = (13.12% H, 17.07% V) = (2.181e+05um H, 3.362e+05um V)
[02/16 00:26:03   1685s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 5.543197e+05um
[02/16 00:26:03   1685s] (I)      
[02/16 00:26:03   1685s] (I)      ============  Phase 1l Route ============
[02/16 00:26:03   1687s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:26:03   1687s] (I)      Layer  2:     697603    163783       400           0      879795    ( 0.00%) 
[02/16 00:26:03   1687s] (I)      Layer  3:     851401    225413        95           0      879795    ( 0.00%) 
[02/16 00:26:03   1687s] (I)      Layer  4:     444567     81747       206       52132      607714    ( 7.90%) 
[02/16 00:26:03   1687s] (I)      Layer  5:     560538     90724         4           0      659846    ( 0.00%) 
[02/16 00:26:03   1687s] (I)      Layer  6:     408851     43219        15       10079      484806    ( 2.04%) 
[02/16 00:26:03   1687s] (I)      Layer  7:     409109     37136         0       10083      484802    ( 2.04%) 
[02/16 00:26:03   1687s] (I)      Total:       3372069    642022       720       72292     3996756    ( 1.78%) 
[02/16 00:26:03   1687s] (I)      
[02/16 00:26:03   1687s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:26:03   1687s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:26:03   1687s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:26:03   1687s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/16 00:26:03   1687s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:26:03   1687s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:03   1687s] [NR-eGR]      M2 ( 2)       330( 0.28%)         7( 0.01%)   ( 0.29%) 
[02/16 00:26:03   1687s] [NR-eGR]      M3 ( 3)        79( 0.07%)         3( 0.00%)   ( 0.07%) 
[02/16 00:26:03   1687s] [NR-eGR]      M4 ( 4)       189( 0.17%)         1( 0.00%)   ( 0.18%) 
[02/16 00:26:03   1687s] [NR-eGR]      M5 ( 5)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:03   1687s] [NR-eGR]      M6 ( 6)        14( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/16 00:26:03   1687s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:03   1687s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:26:03   1687s] [NR-eGR]        Total       616( 0.09%)        11( 0.00%)   ( 0.09%) 
[02/16 00:26:03   1687s] [NR-eGR] 
[02/16 00:26:03   1687s] (I)      Finished Global Routing ( CPU: 3.71 sec, Real: 1.08 sec, Curr Mem: 6.21 MB )
[02/16 00:26:03   1687s] (I)      Updating congestion map
[02/16 00:26:03   1687s] (I)      total 2D Cap : 3385374 = (1559896 H, 1825478 V)
[02/16 00:26:04   1687s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[02/16 00:26:04   1687s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.26 sec, Real: 1.64 sec, Curr Mem: 6.20 MB )
[02/16 00:26:04   1687s] Early Global Route congestion estimation runtime: 1.67 seconds, mem = 7088.5M
[02/16 00:26:04   1687s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:4.290, REAL:1.670, MEM:7088.5M, EPOCH TIME: 1771223164.046696
[02/16 00:26:04   1687s] OPERPROF: Starting HotSpotCal at level 1, MEM:7088.5M, EPOCH TIME: 1771223164.046767
[02/16 00:26:04   1687s] [hotspot] +------------+---------------+---------------+
[02/16 00:26:04   1687s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:26:04   1687s] [hotspot] +------------+---------------+---------------+
[02/16 00:26:04   1687s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:26:04   1687s] [hotspot] +------------+---------------+---------------+
[02/16 00:26:04   1687s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:26:04   1687s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:26:04   1687s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.019, MEM:7088.5M, EPOCH TIME: 1771223164.065821
[02/16 00:26:04   1687s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:7088.5M, EPOCH TIME: 1771223164.066053
[02/16 00:26:04   1687s] Starting Early Global Route wiring: mem = 7088.5M
[02/16 00:26:04   1687s] (I)      Running track assignment and export wires
[02/16 00:26:04   1687s] (I)      Delete wires for 33826 nets 
[02/16 00:26:04   1687s] (I)      ============= Track Assignment ============
[02/16 00:26:04   1687s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.20 MB )
[02/16 00:26:04   1687s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:26:04   1687s] (I)      Run Multi-thread track assignment
[02/16 00:26:04   1688s] (I)      Finished Track Assignment (8T) ( CPU: 1.25 sec, Real: 0.20 sec, Curr Mem: 6.23 MB )
[02/16 00:26:04   1688s] (I)      Started Export ( Curr Mem: 6.23 MB )
[02/16 00:26:04   1689s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:26:04   1689s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/16 00:26:04   1689s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:04   1689s] [NR-eGR]              Length (um)    Vias 
[02/16 00:26:04   1689s] [NR-eGR] ---------------------------------
[02/16 00:26:04   1689s] [NR-eGR]  M1   (1V)             0  110343 
[02/16 00:26:04   1689s] [NR-eGR]  M2   (2H)        127959  187091 
[02/16 00:26:04   1689s] [NR-eGR]  M3   (3V)        222271   26635 
[02/16 00:26:04   1689s] [NR-eGR]  M4   (4H)         68792   10994 
[02/16 00:26:04   1689s] [NR-eGR]  M5   (5V)         91386    6301 
[02/16 00:26:04   1689s] [NR-eGR]  M6   (6H)         43946    1633 
[02/16 00:26:04   1689s] [NR-eGR]  M7   (7V)         40208       0 
[02/16 00:26:04   1689s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:26:04   1689s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:26:04   1689s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:26:04   1689s] [NR-eGR] ---------------------------------
[02/16 00:26:04   1689s] [NR-eGR]       Total       594562  342997 
[02/16 00:26:04   1689s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:04   1689s] [NR-eGR] Total half perimeter of net bounding box: 496687um
[02/16 00:26:04   1689s] [NR-eGR] Total length: 594562um, number of vias: 342997
[02/16 00:26:04   1689s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:04   1689s] (I)      == Layer wire length by net rule ==
[02/16 00:26:04   1689s] (I)                    Default 
[02/16 00:26:04   1689s] (I)      ----------------------
[02/16 00:26:04   1689s] (I)       M1   (1V)        0um 
[02/16 00:26:04   1689s] (I)       M2   (2H)   127959um 
[02/16 00:26:04   1689s] (I)       M3   (3V)   222271um 
[02/16 00:26:04   1689s] (I)       M4   (4H)    68792um 
[02/16 00:26:04   1689s] (I)       M5   (5V)    91386um 
[02/16 00:26:04   1689s] (I)       M6   (6H)    43946um 
[02/16 00:26:04   1689s] (I)       M7   (7V)    40208um 
[02/16 00:26:04   1689s] (I)       M8   (8H)        0um 
[02/16 00:26:04   1689s] (I)       M9   (9V)        0um 
[02/16 00:26:04   1689s] (I)       Pad  (10H)       0um 
[02/16 00:26:04   1689s] (I)      ----------------------
[02/16 00:26:04   1689s] (I)            Total  594562um 
[02/16 00:26:04   1689s] (I)      == Layer via count by net rule ==
[02/16 00:26:04   1689s] (I)                   Default 
[02/16 00:26:04   1689s] (I)      ---------------------
[02/16 00:26:04   1689s] (I)       M1   (1V)    110343 
[02/16 00:26:04   1689s] (I)       M2   (2H)    187091 
[02/16 00:26:04   1689s] (I)       M3   (3V)     26635 
[02/16 00:26:04   1689s] (I)       M4   (4H)     10994 
[02/16 00:26:04   1689s] (I)       M5   (5V)      6301 
[02/16 00:26:04   1689s] (I)       M6   (6H)      1633 
[02/16 00:26:04   1689s] (I)       M7   (7V)         0 
[02/16 00:26:04   1689s] (I)       M8   (8H)         0 
[02/16 00:26:04   1689s] (I)       M9   (9V)         0 
[02/16 00:26:04   1689s] (I)       Pad  (10H)        0 
[02/16 00:26:04   1689s] (I)      ---------------------
[02/16 00:26:04   1689s] (I)            Total   342997 
[02/16 00:26:05   1690s] (I)      Finished Export ( CPU: 1.42 sec, Real: 0.80 sec, Curr Mem: 6.11 MB )
[02/16 00:26:05   1690s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:26:05   1690s] (I)      Global routing data unavailable, rerun eGR
[02/16 00:26:05   1690s] (I)      Initializing eGR engine (regular)
[02/16 00:26:05   1690s] Set min layer with design mode ( 2 )
[02/16 00:26:05   1690s] Set max layer with design mode ( 7 )
[02/16 00:26:05   1690s] (I)      clean place blk overflow:
[02/16 00:26:05   1690s] (I)      H : enabled 1.00 0
[02/16 00:26:05   1690s] (I)      V : enabled 1.00 0
[02/16 00:26:05   1690s] Early Global Route wiring runtime: 1.14 seconds, mem = 7079.0M
[02/16 00:26:05   1690s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.812, REAL:1.144, MEM:7079.0M, EPOCH TIME: 1771223165.209990
[02/16 00:26:05   1690s] SKP cleared!
[02/16 00:26:05   1690s] 
[02/16 00:26:05   1690s] *** Finished incrementalPlace (cpu=0:04:15, real=0:00:56.0)***
[02/16 00:26:05   1690s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:6871.0M, EPOCH TIME: 1771223165.287218
[02/16 00:26:05   1690s] Deleting eGR PG blockage cache
[02/16 00:26:05   1690s] Disable eGR PG blockage caching
[02/16 00:26:05   1690s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223165.287380
[02/16 00:26:05   1690s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:04:14.7/0:00:56.1 (4.5), totSession cpu/real = 0:28:10.4/0:08:56.1 (3.2), mem = 6871.0M
[02/16 00:26:05   1690s] 
[02/16 00:26:05   1690s] =============================================================================================
[02/16 00:26:05   1690s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.14-s088_1
[02/16 00:26:05   1690s] =============================================================================================
[02/16 00:26:05   1690s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:26:05   1690s] ---------------------------------------------------------------------------------------------
[02/16 00:26:05   1690s] [ RefinePlace            ]      1   0:00:03.8  (   6.8 % )     0:00:03.8 /  0:00:09.3    2.4
[02/16 00:26:05   1690s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:26:05   1690s] [ ExtractRC              ]      1   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/16 00:26:05   1690s] [ FullDelayCalc          ]      1   0:00:05.2  (   9.3 % )     0:00:05.8 /  0:00:31.2    5.4
[02/16 00:26:05   1690s] [ TimingUpdate           ]      3   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:05.5    5.9
[02/16 00:26:05   1690s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/16 00:26:05   1690s] [ MISC                   ]          0:00:45.4  (  80.9 % )     0:00:45.4 /  0:03:28.5    4.6
[02/16 00:26:05   1690s] ---------------------------------------------------------------------------------------------
[02/16 00:26:05   1690s]  IncrReplace #1 TOTAL               0:00:56.1  ( 100.0 % )     0:00:56.1 /  0:04:14.7    4.5
[02/16 00:26:05   1690s] ---------------------------------------------------------------------------------------------
[02/16 00:26:05   1690s]     Congestion Repair done. (took cpu=0:04:15 real=0:00:56.1)
[02/16 00:26:05   1690s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/16 00:26:05   1690s] OPERPROF: Starting DPlace-Init at level 1, MEM:6871.0M, EPOCH TIME: 1771223165.411729
[02/16 00:26:05   1690s] Processing tracks to init pin-track alignment.
[02/16 00:26:05   1690s] z: 1, totalTracks: 0
[02/16 00:26:05   1690s] z: 3, totalTracks: 1
[02/16 00:26:05   1690s] z: 5, totalTracks: 1
[02/16 00:26:05   1690s] z: 7, totalTracks: 1
[02/16 00:26:05   1690s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:26:05   1690s] #spOpts: rpCkHalo=4 
[02/16 00:26:05   1690s] Initializing Route Infrastructure for color support ...
[02/16 00:26:05   1690s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223165.412193
[02/16 00:26:05   1690s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6871.0M, EPOCH TIME: 1771223165.412881
[02/16 00:26:05   1690s] Route Infrastructure Initialized for color support successfully.
[02/16 00:26:05   1690s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223165.440225
[02/16 00:26:05   1690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:05   1690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:05   1690s] Processing tracks to init pin-track alignment.
[02/16 00:26:05   1690s] z: 1, totalTracks: 0
[02/16 00:26:05   1690s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:26:05   1690s] z: 3, totalTracks: 1
[02/16 00:26:05   1690s] z: 5, totalTracks: 1
[02/16 00:26:05   1690s] z: 7, totalTracks: 1
[02/16 00:26:05   1690s] 
[02/16 00:26:05   1690s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:26:05   1690s] 
[02/16 00:26:05   1690s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:26:05   1690s] OPERPROF:     Starting CMU at level 3, MEM:6871.0M, EPOCH TIME: 1771223165.485863
[02/16 00:26:05   1690s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223165.488840
[02/16 00:26:05   1690s] 
[02/16 00:26:05   1690s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:26:05   1690s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.061, REAL:0.055, MEM:6871.0M, EPOCH TIME: 1771223165.495559
[02/16 00:26:05   1690s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6871.0M, EPOCH TIME: 1771223165.495744
[02/16 00:26:05   1690s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223165.495952
[02/16 00:26:05   1690s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6871.0MB).
[02/16 00:26:05   1690s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.094, MEM:6871.0M, EPOCH TIME: 1771223165.505862
[02/16 00:26:05   1690s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:04:18 real=0:00:58.6)
[02/16 00:26:05   1690s]   Leaving CCOpt scope - extractRC...
[02/16 00:26:05   1690s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/16 00:26:05   1690s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33502 and nets=36483 using extraction engine 'preRoute' .
[02/16 00:26:05   1690s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:26:05   1690s] RC Extraction called in multi-corner(1) mode.
[02/16 00:26:05   1690s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:26:05   1690s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:26:05   1690s] RCMode: PreRoute
[02/16 00:26:05   1690s]       RC Corner Indexes            0   
[02/16 00:26:05   1690s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:26:05   1690s] Resistance Scaling Factor    : 1.00000 
[02/16 00:26:05   1690s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:26:05   1690s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:26:05   1690s] Shrink Factor                : 1.00000
[02/16 00:26:05   1690s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:26:05   1690s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:26:05   1690s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:26:05   1690s] eee: pegSigSF=1.070000
[02/16 00:26:05   1690s] Initializing multi-corner resistance tables ...
[02/16 00:26:05   1690s] eee: Grid unit RC data computation started
[02/16 00:26:05   1690s] eee: Grid unit RC data computation completed
[02/16 00:26:05   1690s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:26:05   1690s] eee: l=2 avDens=0.158877 usedTrk=11880.023076 availTrk=74775.000000 sigTrk=11880.023076
[02/16 00:26:05   1690s] eee: l=3 avDens=0.258155 usedTrk=22517.579743 availTrk=87225.000000 sigTrk=22517.579743
[02/16 00:26:05   1690s] eee: l=4 avDens=0.134449 usedTrk=8674.458758 availTrk=64518.750000 sigTrk=8674.458758
[02/16 00:26:05   1690s] eee: l=5 avDens=0.155460 usedTrk=8473.519487 availTrk=54506.250000 sigTrk=8473.519487
[02/16 00:26:05   1690s] eee: l=6 avDens=0.097801 usedTrk=4105.349672 availTrk=41976.562500 sigTrk=4105.349672
[02/16 00:26:05   1690s] eee: l=7 avDens=0.092338 usedTrk=3759.182274 availTrk=40710.937500 sigTrk=3759.182274
[02/16 00:26:05   1690s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:05   1690s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:05   1690s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:05   1690s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:26:05   1690s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:26:05   1690s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241108 uaWl=1.000000 uaWlH=0.408600 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:26:05   1690s] eee: NetCapCache creation started. (Current Mem: 6871.023M) 
[02/16 00:26:05   1691s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 6871.023M) 
[02/16 00:26:05   1691s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:26:05   1691s] eee: Metal Layers Info:
[02/16 00:26:05   1691s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:26:05   1691s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:26:05   1691s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:26:05   1691s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:26:05   1691s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:26:05   1691s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:26:05   1691s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:26:05   1691s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:26:05   1691s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:26:05   1691s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:26:05   1691s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:26:05   1691s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:26:05   1691s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:26:05   1691s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:26:05   1691s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:26:05   1691s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:26:05   1691s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:26:06   1691s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 6871.023M)
[02/16 00:26:06   1691s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/16 00:26:06   1691s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[02/16 00:26:06   1691s]   Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:26:06   1691s] End AAE Lib Interpolated Model. (MEM=3712.898438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:26:06   1691s]   Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:26:06   1691s]   Clock DAG hash after clustering cong repair call: 3906c2db061f3b8c cc4bef001739ae8b dfc889c8f466d58 7a6d223d8f791853 5c3f849270f414c5
[02/16 00:26:06   1691s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/16 00:26:06   1691s]     delay calculator: calls=16811, total_wall_time=0.875s, mean_wall_time=0.052ms
[02/16 00:26:06   1691s]     legalizer: calls=1766, total_wall_time=0.042s, mean_wall_time=0.024ms
[02/16 00:26:06   1691s]     steiner router: calls=15211, total_wall_time=1.914s, mean_wall_time=0.126ms
[02/16 00:26:06   1691s]   Clock DAG stats after clustering cong repair call:
[02/16 00:26:06   1691s]     cell counts      : b=85, i=0, icg=0, dcg=0, l=0, total=85
[02/16 00:26:06   1691s]     sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:06   1691s]     misc counts      : r=1, pp=0, mci=0
[02/16 00:26:06   1691s]     cell areas       : b=535.144um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=535.144um^2
[02/16 00:26:06   1691s]     cell capacitance : b=215.851fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=215.851fF
[02/16 00:26:06   1691s]     sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:06   1691s]     wire capacitance : top=0.000fF, trunk=561.628fF, leaf=2549.839fF, total=3111.467fF
[02/16 00:26:06   1691s]     wire lengths     : top=0.000um, trunk=3078.844um, leaf=13914.459um, total=16993.303um
[02/16 00:26:06   1691s]     hp wire lengths  : top=0.000um, trunk=2246.400um, leaf=5347.944um, total=7594.344um
[02/16 00:26:06   1691s]   Clock DAG net violations after clustering cong repair call: none
[02/16 00:26:06   1691s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/16 00:26:06   1691s]     Trunk : target=44.4ps count=16 avg=31.2ps sd=9.9ps min=4.0ps max=41.5ps {4 <= 26.6ps, 6 <= 35.5ps, 4 <= 40.0ps, 2 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:06   1691s]     Leaf  : target=44.4ps count=70 avg=41.1ps sd=2.0ps min=35.1ps max=44.4ps {0 <= 26.6ps, 1 <= 35.5ps, 19 <= 40.0ps, 26 <= 42.2ps, 24 <= 44.4ps}
[02/16 00:26:06   1691s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[02/16 00:26:06   1691s]      Bufs: BUFx24_ASAP7_75t_SL: 53 BUFx16f_ASAP7_75t_SL: 32 
[02/16 00:26:06   1691s]   Primary reporting skew groups after clustering cong repair call:
[02/16 00:26:06   1691s]     skew_group clk/func_mode: insertion delay [min=109.7, max=128.8, avg=118.3, sd=4.1, skn=0.423, kur=-0.744], skew [19.1 vs 20.7], 100% {109.7, 128.8} (wid=16.6 ws=13.0) (gid=113.5 gs=11.7)
[02/16 00:26:06   1691s]         min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:06   1691s]         max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[23]/CLK
[02/16 00:26:06   1691s]   Skew group summary after clustering cong repair call:
[02/16 00:26:06   1691s]     skew_group clk/func_mode: insertion delay [min=109.7, max=128.8, avg=118.3, sd=4.1, skn=0.423, kur=-0.744], skew [19.1 vs 20.7], 100% {109.7, 128.8} (wid=16.6 ws=13.0) (gid=113.5 gs=11.7)
[02/16 00:26:06   1691s]   CongRepair After Initial Clustering done. (took cpu=0:04:20 real=0:00:59.5)
[02/16 00:26:06   1691s]   Stage::Clustering done. (took cpu=0:04:34 real=0:01:06)
[02/16 00:26:06   1691s]   Stage::DRV Fixing...
[02/16 00:26:06   1691s]   Fixing clock tree slew time and max cap violations...
[02/16 00:26:06   1691s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 3906c2db061f3b8c cc4bef001739ae8b dfc889c8f466d58 7a6d223d8f791853 5c3f849270f414c5
[02/16 00:26:06   1691s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/16 00:26:06   1691s]       delay calculator: calls=16811, total_wall_time=0.875s, mean_wall_time=0.052ms
[02/16 00:26:06   1691s]       legalizer: calls=1766, total_wall_time=0.042s, mean_wall_time=0.024ms
[02/16 00:26:06   1691s]       steiner router: calls=15211, total_wall_time=1.914s, mean_wall_time=0.126ms
[02/16 00:26:06   1691s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:26:06   1691s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 3906c2db061f3b8c cc4bef001739ae8b dfc889c8f466d58 7a6d223d8f791853 5c3f849270f414c5
[02/16 00:26:06   1691s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/16 00:26:06   1691s]       delay calculator: calls=16811, total_wall_time=0.875s, mean_wall_time=0.052ms
[02/16 00:26:06   1691s]       legalizer: calls=1766, total_wall_time=0.042s, mean_wall_time=0.024ms
[02/16 00:26:06   1691s]       steiner router: calls=15211, total_wall_time=1.914s, mean_wall_time=0.126ms
[02/16 00:26:06   1691s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/16 00:26:06   1691s]       cell counts      : b=85, i=0, icg=0, dcg=0, l=0, total=85
[02/16 00:26:06   1691s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:06   1691s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:06   1691s]       cell areas       : b=535.144um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=535.144um^2
[02/16 00:26:06   1691s]       cell capacitance : b=215.851fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=215.851fF
[02/16 00:26:06   1691s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:06   1691s]       wire capacitance : top=0.000fF, trunk=561.628fF, leaf=2549.839fF, total=3111.467fF
[02/16 00:26:06   1691s]       wire lengths     : top=0.000um, trunk=3078.844um, leaf=13914.459um, total=16993.303um
[02/16 00:26:06   1691s]       hp wire lengths  : top=0.000um, trunk=2246.400um, leaf=5347.944um, total=7594.344um
[02/16 00:26:06   1691s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/16 00:26:06   1691s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/16 00:26:06   1691s]       Trunk : target=44.4ps count=16 avg=31.2ps sd=9.9ps min=4.0ps max=41.5ps {4 <= 26.6ps, 6 <= 35.5ps, 4 <= 40.0ps, 2 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:06   1691s]       Leaf  : target=44.4ps count=70 avg=41.1ps sd=2.0ps min=35.1ps max=44.4ps {0 <= 26.6ps, 1 <= 35.5ps, 19 <= 40.0ps, 26 <= 42.2ps, 24 <= 44.4ps}
[02/16 00:26:06   1691s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[02/16 00:26:06   1691s]        Bufs: BUFx24_ASAP7_75t_SL: 53 BUFx16f_ASAP7_75t_SL: 32 
[02/16 00:26:06   1691s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/16 00:26:06   1691s]       skew_group clk/func_mode: insertion delay [min=109.7, max=128.8], skew [19.1 vs 20.7]
[02/16 00:26:06   1691s]           min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:06   1691s]           max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[23]/CLK
[02/16 00:26:06   1691s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/16 00:26:06   1691s]       skew_group clk/func_mode: insertion delay [min=109.7, max=128.8], skew [19.1 vs 20.7]
[02/16 00:26:06   1691s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:06   1691s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.2)
[02/16 00:26:06   1691s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/16 00:26:06   1691s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 3906c2db061f3b8c cc4bef001739ae8b dfc889c8f466d58 7a6d223d8f791853 5c3f849270f414c5
[02/16 00:26:06   1691s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/16 00:26:06   1691s]       delay calculator: calls=16811, total_wall_time=0.875s, mean_wall_time=0.052ms
[02/16 00:26:06   1691s]       legalizer: calls=1766, total_wall_time=0.042s, mean_wall_time=0.024ms
[02/16 00:26:06   1691s]       steiner router: calls=15211, total_wall_time=1.914s, mean_wall_time=0.126ms
[02/16 00:26:06   1691s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:26:06   1692s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 3906c2db061f3b8c cc4bef001739ae8b dfc889c8f466d58 7a6d223d8f791853 5c3f849270f414c5
[02/16 00:26:06   1692s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/16 00:26:06   1692s]       delay calculator: calls=16811, total_wall_time=0.875s, mean_wall_time=0.052ms
[02/16 00:26:06   1692s]       legalizer: calls=1766, total_wall_time=0.042s, mean_wall_time=0.024ms
[02/16 00:26:06   1692s]       steiner router: calls=15211, total_wall_time=1.914s, mean_wall_time=0.126ms
[02/16 00:26:06   1692s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/16 00:26:06   1692s]       cell counts      : b=85, i=0, icg=0, dcg=0, l=0, total=85
[02/16 00:26:06   1692s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:06   1692s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:06   1692s]       cell areas       : b=535.144um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=535.144um^2
[02/16 00:26:06   1692s]       cell capacitance : b=215.851fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=215.851fF
[02/16 00:26:06   1692s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:06   1692s]       wire capacitance : top=0.000fF, trunk=561.628fF, leaf=2549.839fF, total=3111.467fF
[02/16 00:26:06   1692s]       wire lengths     : top=0.000um, trunk=3078.844um, leaf=13914.459um, total=16993.303um
[02/16 00:26:06   1692s]       hp wire lengths  : top=0.000um, trunk=2246.400um, leaf=5347.944um, total=7594.344um
[02/16 00:26:06   1692s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/16 00:26:06   1692s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/16 00:26:06   1692s]       Trunk : target=44.4ps count=16 avg=31.2ps sd=9.9ps min=4.0ps max=41.5ps {4 <= 26.6ps, 6 <= 35.5ps, 4 <= 40.0ps, 2 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:06   1692s]       Leaf  : target=44.4ps count=70 avg=41.1ps sd=2.0ps min=35.1ps max=44.4ps {0 <= 26.6ps, 1 <= 35.5ps, 19 <= 40.0ps, 26 <= 42.2ps, 24 <= 44.4ps}
[02/16 00:26:06   1692s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[02/16 00:26:06   1692s]        Bufs: BUFx24_ASAP7_75t_SL: 53 BUFx16f_ASAP7_75t_SL: 32 
[02/16 00:26:06   1692s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/16 00:26:06   1692s]       skew_group clk/func_mode: insertion delay [min=109.7, max=128.8, avg=118.3, sd=4.1, skn=0.423, kur=-0.744], skew [19.1 vs 20.7], 100% {109.7, 128.8} (wid=16.6 ws=13.0) (gid=113.5 gs=11.7)
[02/16 00:26:06   1692s]           min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:06   1692s]           max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[23]/CLK
[02/16 00:26:06   1692s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/16 00:26:06   1692s]       skew_group clk/func_mode: insertion delay [min=109.7, max=128.8, avg=118.3, sd=4.1, skn=0.423, kur=-0.744], skew [19.1 vs 20.7], 100% {109.7, 128.8} (wid=16.6 ws=13.0) (gid=113.5 gs=11.7)
[02/16 00:26:06   1692s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:06   1692s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:06   1692s]   Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/16 00:26:06   1692s]   Stage::Insertion Delay Reduction...
[02/16 00:26:06   1692s]   Removing unnecessary root buffering...
[02/16 00:26:06   1692s]     Clock DAG hash before 'Removing unnecessary root buffering': 3906c2db061f3b8c cc4bef001739ae8b dfc889c8f466d58 7a6d223d8f791853 5c3f849270f414c5
[02/16 00:26:06   1692s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/16 00:26:06   1692s]       delay calculator: calls=16811, total_wall_time=0.875s, mean_wall_time=0.052ms
[02/16 00:26:06   1692s]       legalizer: calls=1766, total_wall_time=0.042s, mean_wall_time=0.024ms
[02/16 00:26:06   1692s]       steiner router: calls=15211, total_wall_time=1.914s, mean_wall_time=0.126ms
[02/16 00:26:06   1692s]     Clock DAG hash after 'Removing unnecessary root buffering': 3a5ac079bdfd7091 4c990806c0c84cc6 3e673fb6b77b168 417f562218552f1 6161ec72c00e683b
[02/16 00:26:06   1692s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/16 00:26:06   1692s]       delay calculator: calls=17001, total_wall_time=0.898s, mean_wall_time=0.053ms
[02/16 00:26:06   1692s]       legalizer: calls=1784, total_wall_time=0.044s, mean_wall_time=0.025ms
[02/16 00:26:06   1692s]       steiner router: calls=15250, total_wall_time=1.926s, mean_wall_time=0.126ms
[02/16 00:26:06   1692s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/16 00:26:06   1692s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:06   1692s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:06   1692s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:06   1692s]       cell areas       : b=528.146um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=528.146um^2
[02/16 00:26:06   1692s]       cell capacitance : b=213.308fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=213.308fF
[02/16 00:26:06   1692s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:06   1692s]       wire capacitance : top=0.000fF, trunk=575.496fF, leaf=2549.839fF, total=3125.335fF
[02/16 00:26:06   1692s]       wire lengths     : top=0.000um, trunk=3170.228um, leaf=13914.459um, total=17084.688um
[02/16 00:26:06   1692s]       hp wire lengths  : top=0.000um, trunk=2233.872um, leaf=5347.944um, total=7581.816um
[02/16 00:26:06   1692s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/16 00:26:06   1692s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/16 00:26:06   1692s]       Trunk : target=44.4ps count=15 avg=32.9ps sd=9.0ps min=9.4ps max=42.4ps {3 <= 26.6ps, 6 <= 35.5ps, 2 <= 40.0ps, 3 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:06   1692s]       Leaf  : target=44.4ps count=70 avg=41.1ps sd=2.0ps min=35.1ps max=44.4ps {0 <= 26.6ps, 1 <= 35.5ps, 19 <= 40.0ps, 26 <= 42.2ps, 24 <= 44.4ps}
[02/16 00:26:06   1692s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[02/16 00:26:06   1692s]        Bufs: BUFx24_ASAP7_75t_SL: 52 BUFx16f_ASAP7_75t_SL: 32 
[02/16 00:26:06   1692s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/16 00:26:06   1692s]       skew_group clk/func_mode: insertion delay [min=84.1, max=109.0], skew [24.9 vs 20.7*]
[02/16 00:26:06   1692s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/16 00:26:06   1692s]           max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[23]/CLK
[02/16 00:26:06   1692s]     Skew group summary after 'Removing unnecessary root buffering':
[02/16 00:26:06   1692s]       skew_group clk/func_mode: insertion delay [min=84.1, max=109.0], skew [24.9 vs 20.7*]
[02/16 00:26:06   1692s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:06   1692s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:06   1692s]   Removing unconstrained drivers...
[02/16 00:26:06   1692s]     Clock DAG hash before 'Removing unconstrained drivers': 3a5ac079bdfd7091 4c990806c0c84cc6 3e673fb6b77b168 417f562218552f1 6161ec72c00e683b
[02/16 00:26:06   1692s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/16 00:26:06   1692s]       delay calculator: calls=17001, total_wall_time=0.898s, mean_wall_time=0.053ms
[02/16 00:26:06   1692s]       legalizer: calls=1784, total_wall_time=0.044s, mean_wall_time=0.025ms
[02/16 00:26:06   1692s]       steiner router: calls=15250, total_wall_time=1.926s, mean_wall_time=0.126ms
[02/16 00:26:07   1692s]     Clock DAG hash after 'Removing unconstrained drivers': 3a5ac079bdfd7091 4c990806c0c84cc6 3e673fb6b77b168 417f562218552f1 6161ec72c00e683b
[02/16 00:26:07   1692s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/16 00:26:07   1692s]       delay calculator: calls=17001, total_wall_time=0.898s, mean_wall_time=0.053ms
[02/16 00:26:07   1692s]       legalizer: calls=1784, total_wall_time=0.044s, mean_wall_time=0.025ms
[02/16 00:26:07   1692s]       steiner router: calls=15250, total_wall_time=1.926s, mean_wall_time=0.126ms
[02/16 00:26:07   1692s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/16 00:26:07   1692s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:07   1692s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:07   1692s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:07   1692s]       cell areas       : b=528.146um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=528.146um^2
[02/16 00:26:07   1692s]       cell capacitance : b=213.308fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=213.308fF
[02/16 00:26:07   1692s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:07   1692s]       wire capacitance : top=0.000fF, trunk=575.496fF, leaf=2549.839fF, total=3125.335fF
[02/16 00:26:07   1692s]       wire lengths     : top=0.000um, trunk=3170.228um, leaf=13914.459um, total=17084.688um
[02/16 00:26:07   1692s]       hp wire lengths  : top=0.000um, trunk=2233.872um, leaf=5347.944um, total=7581.816um
[02/16 00:26:07   1692s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/16 00:26:07   1692s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/16 00:26:07   1692s]       Trunk : target=44.4ps count=15 avg=32.9ps sd=9.0ps min=9.4ps max=42.4ps {3 <= 26.6ps, 6 <= 35.5ps, 2 <= 40.0ps, 3 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:07   1692s]       Leaf  : target=44.4ps count=70 avg=41.1ps sd=2.0ps min=35.1ps max=44.4ps {0 <= 26.6ps, 1 <= 35.5ps, 19 <= 40.0ps, 26 <= 42.2ps, 24 <= 44.4ps}
[02/16 00:26:07   1692s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[02/16 00:26:07   1692s]        Bufs: BUFx24_ASAP7_75t_SL: 52 BUFx16f_ASAP7_75t_SL: 32 
[02/16 00:26:07   1692s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/16 00:26:07   1692s]       skew_group clk/func_mode: insertion delay [min=84.1, max=109.0], skew [24.9 vs 20.7*]
[02/16 00:26:07   1692s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/16 00:26:07   1692s]           max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[23]/CLK
[02/16 00:26:07   1692s]     Skew group summary after 'Removing unconstrained drivers':
[02/16 00:26:07   1692s]       skew_group clk/func_mode: insertion delay [min=84.1, max=109.0], skew [24.9 vs 20.7*]
[02/16 00:26:07   1692s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:07   1692s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:07   1692s]   Reducing insertion delay 1...
[02/16 00:26:07   1692s]     Clock DAG hash before 'Reducing insertion delay 1': 3a5ac079bdfd7091 4c990806c0c84cc6 3e673fb6b77b168 417f562218552f1 6161ec72c00e683b
[02/16 00:26:07   1692s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/16 00:26:07   1692s]       delay calculator: calls=17001, total_wall_time=0.898s, mean_wall_time=0.053ms
[02/16 00:26:07   1692s]       legalizer: calls=1784, total_wall_time=0.044s, mean_wall_time=0.025ms
[02/16 00:26:07   1692s]       steiner router: calls=15250, total_wall_time=1.926s, mean_wall_time=0.126ms
[02/16 00:26:07   1692s]     Clock DAG hash after 'Reducing insertion delay 1': 3a5ac079bdfd7091 4c990806c0c84cc6 3e673fb6b77b168 417f562218552f1 6161ec72c00e683b
[02/16 00:26:07   1692s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/16 00:26:07   1692s]       delay calculator: calls=17201, total_wall_time=0.925s, mean_wall_time=0.054ms
[02/16 00:26:07   1692s]       legalizer: calls=1797, total_wall_time=0.045s, mean_wall_time=0.025ms
[02/16 00:26:07   1692s]       steiner router: calls=15277, total_wall_time=1.932s, mean_wall_time=0.126ms
[02/16 00:26:07   1692s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/16 00:26:07   1692s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:07   1692s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:07   1692s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:07   1692s]       cell areas       : b=528.146um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=528.146um^2
[02/16 00:26:07   1692s]       cell capacitance : b=213.308fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=213.308fF
[02/16 00:26:07   1692s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:07   1692s]       wire capacitance : top=0.000fF, trunk=575.496fF, leaf=2549.839fF, total=3125.335fF
[02/16 00:26:07   1692s]       wire lengths     : top=0.000um, trunk=3170.228um, leaf=13914.459um, total=17084.688um
[02/16 00:26:07   1692s]       hp wire lengths  : top=0.000um, trunk=2233.872um, leaf=5347.944um, total=7581.816um
[02/16 00:26:07   1692s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/16 00:26:07   1692s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/16 00:26:07   1692s]       Trunk : target=44.4ps count=15 avg=32.9ps sd=9.0ps min=9.4ps max=42.4ps {3 <= 26.6ps, 6 <= 35.5ps, 2 <= 40.0ps, 3 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:07   1692s]       Leaf  : target=44.4ps count=70 avg=41.1ps sd=2.0ps min=35.1ps max=44.4ps {0 <= 26.6ps, 1 <= 35.5ps, 19 <= 40.0ps, 26 <= 42.2ps, 24 <= 44.4ps}
[02/16 00:26:07   1692s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[02/16 00:26:07   1692s]        Bufs: BUFx24_ASAP7_75t_SL: 52 BUFx16f_ASAP7_75t_SL: 32 
[02/16 00:26:07   1692s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/16 00:26:07   1692s]       skew_group clk/func_mode: insertion delay [min=84.1, max=109.0], skew [24.9 vs 20.7*]
[02/16 00:26:07   1692s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/16 00:26:07   1692s]           max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[23]/CLK
[02/16 00:26:07   1692s]     Skew group summary after 'Reducing insertion delay 1':
[02/16 00:26:07   1692s]       skew_group clk/func_mode: insertion delay [min=84.1, max=109.0], skew [24.9 vs 20.7*]
[02/16 00:26:07   1692s]     Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:07   1692s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:07   1692s]   Removing longest path buffering...
[02/16 00:26:07   1692s]     Clock DAG hash before 'Removing longest path buffering': 3a5ac079bdfd7091 4c990806c0c84cc6 3e673fb6b77b168 417f562218552f1 6161ec72c00e683b
[02/16 00:26:07   1692s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/16 00:26:07   1692s]       delay calculator: calls=17201, total_wall_time=0.925s, mean_wall_time=0.054ms
[02/16 00:26:07   1692s]       legalizer: calls=1797, total_wall_time=0.045s, mean_wall_time=0.025ms
[02/16 00:26:07   1692s]       steiner router: calls=15277, total_wall_time=1.932s, mean_wall_time=0.126ms
[02/16 00:26:07   1693s]     Clock DAG hash after 'Removing longest path buffering': 3a5ac079bdfd7091 4c990806c0c84cc6 3e673fb6b77b168 417f562218552f1 6161ec72c00e683b
[02/16 00:26:07   1693s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/16 00:26:07   1693s]       delay calculator: calls=17736, total_wall_time=0.999s, mean_wall_time=0.056ms
[02/16 00:26:07   1693s]       legalizer: calls=1843, total_wall_time=0.048s, mean_wall_time=0.026ms
[02/16 00:26:07   1693s]       steiner router: calls=15398, total_wall_time=1.996s, mean_wall_time=0.130ms
[02/16 00:26:07   1693s]     Clock DAG stats after 'Removing longest path buffering':
[02/16 00:26:07   1693s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:07   1693s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:07   1693s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:07   1693s]       cell areas       : b=528.146um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=528.146um^2
[02/16 00:26:07   1693s]       cell capacitance : b=213.308fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=213.308fF
[02/16 00:26:07   1693s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:07   1693s]       wire capacitance : top=0.000fF, trunk=575.496fF, leaf=2549.839fF, total=3125.335fF
[02/16 00:26:07   1693s]       wire lengths     : top=0.000um, trunk=3170.228um, leaf=13914.459um, total=17084.688um
[02/16 00:26:07   1693s]       hp wire lengths  : top=0.000um, trunk=2233.872um, leaf=5347.944um, total=7581.816um
[02/16 00:26:07   1693s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/16 00:26:07   1693s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/16 00:26:07   1693s]       Trunk : target=44.4ps count=15 avg=32.9ps sd=9.0ps min=9.4ps max=42.4ps {3 <= 26.6ps, 6 <= 35.5ps, 2 <= 40.0ps, 3 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:07   1693s]       Leaf  : target=44.4ps count=70 avg=41.1ps sd=2.0ps min=35.1ps max=44.4ps {0 <= 26.6ps, 1 <= 35.5ps, 19 <= 40.0ps, 26 <= 42.2ps, 24 <= 44.4ps}
[02/16 00:26:07   1693s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[02/16 00:26:07   1693s]        Bufs: BUFx24_ASAP7_75t_SL: 52 BUFx16f_ASAP7_75t_SL: 32 
[02/16 00:26:07   1693s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/16 00:26:07   1693s]       skew_group clk/func_mode: insertion delay [min=84.1, max=109.0], skew [24.9 vs 20.7*]
[02/16 00:26:07   1693s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/16 00:26:07   1693s]           max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[23]/CLK
[02/16 00:26:07   1693s]     Skew group summary after 'Removing longest path buffering':
[02/16 00:26:07   1693s]       skew_group clk/func_mode: insertion delay [min=84.1, max=109.0], skew [24.9 vs 20.7*]
[02/16 00:26:07   1693s]     Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:07   1693s]   Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/16 00:26:07   1693s]   Reducing delay of long paths...
[02/16 00:26:07   1693s]     Clock DAG hash before 'Reducing delay of long paths': 3a5ac079bdfd7091 4c990806c0c84cc6 3e673fb6b77b168 417f562218552f1 6161ec72c00e683b
[02/16 00:26:07   1693s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[02/16 00:26:07   1693s]       delay calculator: calls=17736, total_wall_time=0.999s, mean_wall_time=0.056ms
[02/16 00:26:07   1693s]       legalizer: calls=1843, total_wall_time=0.048s, mean_wall_time=0.026ms
[02/16 00:26:07   1693s]       steiner router: calls=15398, total_wall_time=1.996s, mean_wall_time=0.130ms
[02/16 00:26:17   1703s]     Clock DAG hash after 'Reducing delay of long paths': 284cbcef08ad0871 2fd7f93a61ded736 3e673fb6b77b168 1543deb7f172ee95 7b2b811d81ca8058
[02/16 00:26:17   1703s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[02/16 00:26:17   1703s]       delay calculator: calls=25786, total_wall_time=2.424s, mean_wall_time=0.094ms
[02/16 00:26:17   1703s]       legalizer: calls=3171, total_wall_time=0.111s, mean_wall_time=0.035ms
[02/16 00:26:17   1703s]       steiner router: calls=18518, total_wall_time=3.632s, mean_wall_time=0.196ms
[02/16 00:26:17   1703s]     Clock DAG stats after 'Reducing delay of long paths':
[02/16 00:26:17   1703s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:17   1703s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:17   1703s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:17   1703s]       cell areas       : b=518.815um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=518.815um^2
[02/16 00:26:17   1703s]       cell capacitance : b=213.257fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=213.257fF
[02/16 00:26:17   1703s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:17   1703s]       wire capacitance : top=0.000fF, trunk=591.482fF, leaf=2547.019fF, total=3138.501fF
[02/16 00:26:17   1703s]       wire lengths     : top=0.000um, trunk=3280.668um, leaf=13909.646um, total=17190.314um
[02/16 00:26:17   1703s]       hp wire lengths  : top=0.000um, trunk=2377.944um, leaf=5359.716um, total=7737.660um
[02/16 00:26:17   1703s]     Clock DAG net violations after 'Reducing delay of long paths': none
[02/16 00:26:17   1703s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[02/16 00:26:17   1703s]       Trunk : target=44.4ps count=15 avg=34.4ps sd=7.9ps min=9.2ps max=42.2ps {1 <= 26.6ps, 5 <= 35.5ps, 8 <= 40.0ps, 0 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:17   1703s]       Leaf  : target=44.4ps count=70 avg=41.1ps sd=1.9ps min=35.1ps max=44.4ps {0 <= 26.6ps, 1 <= 35.5ps, 19 <= 40.0ps, 26 <= 42.2ps, 24 <= 44.4ps}
[02/16 00:26:17   1703s]     Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
[02/16 00:26:17   1703s]        Bufs: BUFx24_ASAP7_75t_SL: 47 BUFx16f_ASAP7_75t_SL: 37 
[02/16 00:26:17   1703s]     Primary reporting skew groups after 'Reducing delay of long paths':
[02/16 00:26:17   1703s]       skew_group clk/func_mode: insertion delay [min=86.3, max=99.1, avg=93.9, sd=2.9, skn=-0.371, kur=-0.697], skew [12.8 vs 20.7], 100% {86.3, 99.1} (wid=19.0 ws=13.7) (gid=86.0 gs=6.9)
[02/16 00:26:17   1703s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/16 00:26:17   1703s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:17   1703s]     Skew group summary after 'Reducing delay of long paths':
[02/16 00:26:17   1703s]       skew_group clk/func_mode: insertion delay [min=86.3, max=99.1, avg=93.9, sd=2.9, skn=-0.371, kur=-0.697], skew [12.8 vs 20.7], 100% {86.3, 99.1} (wid=19.0 ws=13.7) (gid=86.0 gs=6.9)
[02/16 00:26:17   1703s]     Legalizer API calls during this step: 1328 succeeded with high effort: 1328 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:17   1703s]   Reducing delay of long paths done. (took cpu=0:00:10.0 real=0:00:10.0)
[02/16 00:26:17   1703s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:11.0 real=0:00:11.1)
[02/16 00:26:17   1703s]   CCOpt::Phase::Construction done. (took cpu=0:04:45 real=0:01:17)
[02/16 00:26:17   1703s]   
[02/16 00:26:17   1703s]   
[02/16 00:26:17   1703s]   CCOpt::Phase::Implementation...
[02/16 00:26:17   1703s]   Stage::Reducing Power...
[02/16 00:26:17   1703s]   Improving clock tree routing...
[02/16 00:26:17   1703s]     Clock DAG hash before 'Improving clock tree routing': 284cbcef08ad0871 2fd7f93a61ded736 3e673fb6b77b168 1543deb7f172ee95 7b2b811d81ca8058
[02/16 00:26:17   1703s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/16 00:26:17   1703s]       delay calculator: calls=25786, total_wall_time=2.424s, mean_wall_time=0.094ms
[02/16 00:26:17   1703s]       legalizer: calls=3171, total_wall_time=0.111s, mean_wall_time=0.035ms
[02/16 00:26:17   1703s]       steiner router: calls=18518, total_wall_time=3.632s, mean_wall_time=0.196ms
[02/16 00:26:17   1703s]     Iteration 1...
[02/16 00:26:18   1703s]     Iteration 1 done.
[02/16 00:26:18   1703s]     Clock DAG hash after 'Improving clock tree routing': 14e3d93b62e4fa93 161e31b5222d12ac 3e673fb6b77b168 cba7ea8c1f0c440c 3c266e88c7caef15
[02/16 00:26:18   1703s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/16 00:26:18   1703s]       delay calculator: calls=25969, total_wall_time=2.451s, mean_wall_time=0.094ms
[02/16 00:26:18   1703s]       legalizer: calls=3219, total_wall_time=0.114s, mean_wall_time=0.035ms
[02/16 00:26:18   1703s]       steiner router: calls=18610, total_wall_time=3.663s, mean_wall_time=0.197ms
[02/16 00:26:18   1703s]     Clock DAG stats after 'Improving clock tree routing':
[02/16 00:26:18   1703s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:18   1703s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:18   1703s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:18   1703s]       cell areas       : b=518.815um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=518.815um^2
[02/16 00:26:18   1703s]       cell capacitance : b=213.257fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=213.257fF
[02/16 00:26:18   1703s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:18   1703s]       wire capacitance : top=0.000fF, trunk=571.002fF, leaf=2547.019fF, total=3118.020fF
[02/16 00:26:18   1703s]       wire lengths     : top=0.000um, trunk=3183.536um, leaf=13909.646um, total=17093.182um
[02/16 00:26:18   1703s]       hp wire lengths  : top=0.000um, trunk=2358.072um, leaf=5359.716um, total=7717.788um
[02/16 00:26:18   1703s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/16 00:26:18   1703s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/16 00:26:18   1703s]       Trunk : target=44.4ps count=15 avg=33.7ps sd=7.6ps min=9.2ps max=42.2ps {1 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:18   1703s]       Leaf  : target=44.4ps count=70 avg=41.1ps sd=2.0ps min=35.0ps max=44.4ps {0 <= 26.6ps, 1 <= 35.5ps, 19 <= 40.0ps, 26 <= 42.2ps, 24 <= 44.4ps}
[02/16 00:26:18   1703s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[02/16 00:26:18   1703s]        Bufs: BUFx24_ASAP7_75t_SL: 47 BUFx16f_ASAP7_75t_SL: 37 
[02/16 00:26:18   1703s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/16 00:26:18   1703s]       skew_group clk/func_mode: insertion delay [min=85.1, max=98.9], skew [13.8 vs 20.7]
[02/16 00:26:18   1703s]           min path sink: mat_a_reg[4][6][5]/CLK
[02/16 00:26:18   1703s]           max path sink: u_array_gen_row[2].gen_col[6].u_pe_u_mac_acc_reg_reg[13]/CLK
[02/16 00:26:18   1703s]     Skew group summary after 'Improving clock tree routing':
[02/16 00:26:18   1703s]       skew_group clk/func_mode: insertion delay [min=85.1, max=98.9], skew [13.8 vs 20.7]
[02/16 00:26:18   1703s]     Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:18   1703s]   Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/16 00:26:18   1703s]   Reducing clock tree power 1...
[02/16 00:26:18   1703s]     Clock DAG hash before 'Reducing clock tree power 1': 14e3d93b62e4fa93 161e31b5222d12ac 3e673fb6b77b168 cba7ea8c1f0c440c 3c266e88c7caef15
[02/16 00:26:18   1703s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/16 00:26:18   1703s]       delay calculator: calls=25969, total_wall_time=2.451s, mean_wall_time=0.094ms
[02/16 00:26:18   1703s]       legalizer: calls=3219, total_wall_time=0.114s, mean_wall_time=0.035ms
[02/16 00:26:18   1703s]       steiner router: calls=18610, total_wall_time=3.663s, mean_wall_time=0.197ms
[02/16 00:26:18   1703s]     Resizing gates: 
[02/16 00:26:18   1703s]     Legalizer releasing space for clock trees
[02/16 00:26:18   1703s]     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[02/16 00:26:18   1705s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:18   1705s]     .100% 
[02/16 00:26:18   1705s]     Clock DAG hash after reducing clock tree power 1 iteration 1: f303c0ea86fbe07c b59b3f2f8a6a0643 3e673fb6b77b168 61e35e50f2315165 722e73b9d9249aca
[02/16 00:26:18   1705s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[02/16 00:26:18   1705s]       delay calculator: calls=27065, total_wall_time=2.767s, mean_wall_time=0.102ms
[02/16 00:26:18   1705s]       legalizer: calls=3425, total_wall_time=0.120s, mean_wall_time=0.035ms
[02/16 00:26:18   1705s]       steiner router: calls=18704, total_wall_time=3.744s, mean_wall_time=0.200ms
[02/16 00:26:18   1705s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[02/16 00:26:18   1705s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:18   1705s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:18   1705s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:18   1705s]       cell areas       : b=471.692um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=471.692um^2
[02/16 00:26:18   1705s]       cell capacitance : b=208.137fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=208.137fF
[02/16 00:26:18   1705s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:18   1705s]       wire capacitance : top=0.000fF, trunk=572.762fF, leaf=2547.304fF, total=3120.066fF
[02/16 00:26:18   1705s]       wire lengths     : top=0.000um, trunk=3190.398um, leaf=13912.851um, total=17103.249um
[02/16 00:26:18   1705s]       hp wire lengths  : top=0.000um, trunk=2358.072um, leaf=5359.716um, total=7717.788um
[02/16 00:26:18   1705s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[02/16 00:26:18   1705s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[02/16 00:26:18   1705s]       Trunk : target=44.4ps count=15 avg=37.7ps sd=8.2ps min=9.2ps max=42.4ps {1 <= 26.6ps, 2 <= 35.5ps, 3 <= 40.0ps, 7 <= 42.2ps, 2 <= 44.4ps}
[02/16 00:26:18   1705s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.6ps min=38.7ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:18   1705s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[02/16 00:26:18   1705s]        Bufs: BUFx24_ASAP7_75t_SL: 29 BUFx16f_ASAP7_75t_SL: 43 BUFx12f_ASAP7_75t_SL: 8 BUFx12_ASAP7_75t_SL: 3 BUFx10_ASAP7_75t_SL: 1 
[02/16 00:26:18   1705s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[02/16 00:26:18   1705s]       skew_group clk/func_mode: insertion delay [min=82.2, max=98.9], skew [16.7 vs 20.7]
[02/16 00:26:18   1705s]           min path sink: mat_a_reg[6][5][4]/CLK
[02/16 00:26:18   1705s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:18   1705s]     Skew group summary after reducing clock tree power 1 iteration 1:
[02/16 00:26:18   1705s]       skew_group clk/func_mode: insertion delay [min=82.2, max=98.9], skew [16.7 vs 20.7]
[02/16 00:26:18   1705s]     Resizing gates: 
[02/16 00:26:18   1705s]     Legalizer releasing space for clock trees
[02/16 00:26:18   1705s]     ...20% ...40% ...60% ...Legalizing clock trees...
[02/16 00:26:19   1707s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:19   1707s]     80% ...100% 
[02/16 00:26:19   1707s]     Clock DAG hash after reducing clock tree power 1 iteration 2: adf31a6fef31f846 42e30c1a5b47e949 3e673fb6b77b168 220e25afd05a7093 3528484dc9c9c24
[02/16 00:26:19   1707s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[02/16 00:26:19   1707s]       delay calculator: calls=27991, total_wall_time=3.073s, mean_wall_time=0.110ms
[02/16 00:26:19   1707s]       legalizer: calls=3601, total_wall_time=0.124s, mean_wall_time=0.035ms
[02/16 00:26:19   1707s]       steiner router: calls=18732, total_wall_time=3.766s, mean_wall_time=0.201ms
[02/16 00:26:19   1707s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[02/16 00:26:19   1707s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:19   1707s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:19   1707s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:19   1707s]       cell areas       : b=469.359um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=469.359um^2
[02/16 00:26:19   1707s]       cell capacitance : b=208.128fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=208.128fF
[02/16 00:26:19   1707s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:19   1707s]       wire capacitance : top=0.000fF, trunk=573.573fF, leaf=2547.304fF, total=3120.877fF
[02/16 00:26:19   1707s]       wire lengths     : top=0.000um, trunk=3191.008um, leaf=13912.851um, total=17103.859um
[02/16 00:26:19   1707s]       hp wire lengths  : top=0.000um, trunk=2358.072um, leaf=5359.716um, total=7717.788um
[02/16 00:26:19   1707s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[02/16 00:26:19   1707s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[02/16 00:26:19   1707s]       Trunk : target=44.4ps count=15 avg=38.3ps sd=8.4ps min=9.2ps max=43.7ps {1 <= 26.6ps, 2 <= 35.5ps, 1 <= 40.0ps, 8 <= 42.2ps, 3 <= 44.4ps}
[02/16 00:26:19   1707s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.6ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:19   1707s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[02/16 00:26:19   1707s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 44 BUFx12f_ASAP7_75t_SL: 8 BUFx12_ASAP7_75t_SL: 2 BUFx10_ASAP7_75t_SL: 2 
[02/16 00:26:19   1707s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[02/16 00:26:19   1707s]       skew_group clk/func_mode: insertion delay [min=82.2, max=99.1], skew [16.9 vs 20.7]
[02/16 00:26:19   1707s]           min path sink: mat_a_reg[6][5][4]/CLK
[02/16 00:26:19   1707s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:19   1707s]     Skew group summary after reducing clock tree power 1 iteration 2:
[02/16 00:26:19   1707s]       skew_group clk/func_mode: insertion delay [min=82.2, max=99.1], skew [16.9 vs 20.7]
[02/16 00:26:19   1707s]     Resizing gates: 
[02/16 00:26:19   1707s]     Legalizer releasing space for clock trees
[02/16 00:26:19   1707s]     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[02/16 00:26:19   1709s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:19   1709s]     .100% 
[02/16 00:26:19   1709s]     Clock DAG hash after 'Reducing clock tree power 1': adf31a6fef31f846 42e30c1a5b47e949 3e673fb6b77b168 220e25afd05a7093 3528484dc9c9c24
[02/16 00:26:19   1709s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/16 00:26:19   1709s]       delay calculator: calls=28899, total_wall_time=3.374s, mean_wall_time=0.117ms
[02/16 00:26:19   1709s]       legalizer: calls=3775, total_wall_time=0.128s, mean_wall_time=0.034ms
[02/16 00:26:19   1709s]       steiner router: calls=18756, total_wall_time=3.799s, mean_wall_time=0.203ms
[02/16 00:26:19   1709s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/16 00:26:19   1709s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:19   1709s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:19   1709s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:19   1709s]       cell areas       : b=469.359um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=469.359um^2
[02/16 00:26:19   1709s]       cell capacitance : b=208.128fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=208.128fF
[02/16 00:26:19   1709s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:19   1709s]       wire capacitance : top=0.000fF, trunk=573.573fF, leaf=2547.304fF, total=3120.877fF
[02/16 00:26:19   1709s]       wire lengths     : top=0.000um, trunk=3191.008um, leaf=13912.851um, total=17103.859um
[02/16 00:26:19   1709s]       hp wire lengths  : top=0.000um, trunk=2358.072um, leaf=5359.716um, total=7717.788um
[02/16 00:26:19   1709s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/16 00:26:19   1709s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/16 00:26:19   1709s]       Trunk : target=44.4ps count=15 avg=38.3ps sd=8.4ps min=9.2ps max=43.7ps {1 <= 26.6ps, 2 <= 35.5ps, 1 <= 40.0ps, 8 <= 42.2ps, 3 <= 44.4ps}
[02/16 00:26:19   1709s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.6ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:19   1709s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[02/16 00:26:19   1709s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 44 BUFx12f_ASAP7_75t_SL: 8 BUFx12_ASAP7_75t_SL: 2 BUFx10_ASAP7_75t_SL: 2 
[02/16 00:26:19   1709s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/16 00:26:19   1709s]       skew_group clk/func_mode: insertion delay [min=82.2, max=99.1], skew [16.9 vs 20.7]
[02/16 00:26:19   1709s]           min path sink: mat_a_reg[6][5][4]/CLK
[02/16 00:26:19   1709s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:19   1709s]     Skew group summary after 'Reducing clock tree power 1':
[02/16 00:26:19   1709s]       skew_group clk/func_mode: insertion delay [min=82.2, max=99.1], skew [16.9 vs 20.7]
[02/16 00:26:19   1709s]     Legalizer API calls during this step: 556 succeeded with high effort: 556 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:19   1709s]   Reducing clock tree power 1 done. (took cpu=0:00:06.0 real=0:00:01.6)
[02/16 00:26:19   1709s]   Reducing clock tree power 2...
[02/16 00:26:19   1709s]     Clock DAG hash before 'Reducing clock tree power 2': adf31a6fef31f846 42e30c1a5b47e949 3e673fb6b77b168 220e25afd05a7093 3528484dc9c9c24
[02/16 00:26:19   1709s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/16 00:26:19   1709s]       delay calculator: calls=28899, total_wall_time=3.374s, mean_wall_time=0.117ms
[02/16 00:26:19   1709s]       legalizer: calls=3775, total_wall_time=0.128s, mean_wall_time=0.034ms
[02/16 00:26:19   1709s]       steiner router: calls=18756, total_wall_time=3.799s, mean_wall_time=0.203ms
[02/16 00:26:19   1709s]     Path optimization required 0 stage delay updates 
[02/16 00:26:19   1709s]     Clock DAG hash after 'Reducing clock tree power 2': adf31a6fef31f846 42e30c1a5b47e949 3e673fb6b77b168 220e25afd05a7093 3528484dc9c9c24
[02/16 00:26:19   1709s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/16 00:26:19   1709s]       delay calculator: calls=28899, total_wall_time=3.374s, mean_wall_time=0.117ms
[02/16 00:26:19   1709s]       legalizer: calls=3775, total_wall_time=0.128s, mean_wall_time=0.034ms
[02/16 00:26:19   1709s]       steiner router: calls=18756, total_wall_time=3.799s, mean_wall_time=0.203ms
[02/16 00:26:19   1709s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/16 00:26:19   1709s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:19   1709s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:19   1709s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:19   1709s]       cell areas       : b=469.359um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=469.359um^2
[02/16 00:26:19   1709s]       cell capacitance : b=208.128fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=208.128fF
[02/16 00:26:19   1709s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:19   1709s]       wire capacitance : top=0.000fF, trunk=573.573fF, leaf=2547.304fF, total=3120.877fF
[02/16 00:26:19   1709s]       wire lengths     : top=0.000um, trunk=3191.008um, leaf=13912.851um, total=17103.859um
[02/16 00:26:19   1709s]       hp wire lengths  : top=0.000um, trunk=2358.072um, leaf=5359.716um, total=7717.788um
[02/16 00:26:19   1709s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/16 00:26:19   1709s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/16 00:26:19   1709s]       Trunk : target=44.4ps count=15 avg=38.3ps sd=8.4ps min=9.2ps max=43.7ps {1 <= 26.6ps, 2 <= 35.5ps, 1 <= 40.0ps, 8 <= 42.2ps, 3 <= 44.4ps}
[02/16 00:26:19   1709s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.6ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:19   1709s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[02/16 00:26:19   1709s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 44 BUFx12f_ASAP7_75t_SL: 8 BUFx12_ASAP7_75t_SL: 2 BUFx10_ASAP7_75t_SL: 2 
[02/16 00:26:19   1709s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/16 00:26:19   1709s]       skew_group clk/func_mode: insertion delay [min=82.2, max=99.1, avg=93.3, sd=3.5, skn=-1.111, kur=1.021], skew [16.9 vs 20.7], 100% {82.2, 99.1} (wid=19.3 ws=16.1) (gid=89.1 gs=11.6)
[02/16 00:26:19   1709s]           min path sink: mat_a_reg[6][5][4]/CLK
[02/16 00:26:19   1709s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:19   1709s]     Skew group summary after 'Reducing clock tree power 2':
[02/16 00:26:19   1709s]       skew_group clk/func_mode: insertion delay [min=82.2, max=99.1, avg=93.3, sd=3.5, skn=-1.111, kur=1.021], skew [16.9 vs 20.7], 100% {82.2, 99.1} (wid=19.3 ws=16.1) (gid=89.1 gs=11.6)
[02/16 00:26:19   1709s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:19   1709s]   Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:19   1709s]   Stage::Reducing Power done. (took cpu=0:00:06.6 real=0:00:02.2)
[02/16 00:26:19   1709s]   Stage::Balancing...
[02/16 00:26:19   1709s]   Improving subtree skew...
[02/16 00:26:20   1709s]     Clock DAG hash before 'Improving subtree skew': adf31a6fef31f846 42e30c1a5b47e949 3e673fb6b77b168 220e25afd05a7093 3528484dc9c9c24
[02/16 00:26:20   1709s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[02/16 00:26:20   1709s]       delay calculator: calls=28899, total_wall_time=3.374s, mean_wall_time=0.117ms
[02/16 00:26:20   1709s]       legalizer: calls=3775, total_wall_time=0.128s, mean_wall_time=0.034ms
[02/16 00:26:20   1709s]       steiner router: calls=18756, total_wall_time=3.799s, mean_wall_time=0.203ms
[02/16 00:26:20   1710s]     Clock DAG hash after 'Improving subtree skew': 2e6639777ebfb25b 55f38409fe054c44 3e673fb6b77b168 a091b872a60416a1 197bcadbe7ce871d
[02/16 00:26:20   1710s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[02/16 00:26:20   1710s]       delay calculator: calls=29090, total_wall_time=3.415s, mean_wall_time=0.117ms
[02/16 00:26:20   1710s]       legalizer: calls=3879, total_wall_time=0.138s, mean_wall_time=0.036ms
[02/16 00:26:20   1710s]       steiner router: calls=18835, total_wall_time=3.839s, mean_wall_time=0.204ms
[02/16 00:26:20   1710s]     Clock DAG stats after 'Improving subtree skew':
[02/16 00:26:20   1710s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:20   1710s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:20   1710s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:20   1710s]       cell areas       : b=475.891um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=475.891um^2
[02/16 00:26:20   1710s]       cell capacitance : b=213.062fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=213.062fF
[02/16 00:26:20   1710s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:20   1710s]       wire capacitance : top=0.000fF, trunk=570.680fF, leaf=2548.261fF, total=3118.941fF
[02/16 00:26:20   1710s]       wire lengths     : top=0.000um, trunk=3175.399um, leaf=13918.431um, total=17093.831um
[02/16 00:26:20   1710s]       hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:20   1710s]     Clock DAG net violations after 'Improving subtree skew': none
[02/16 00:26:20   1710s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[02/16 00:26:20   1710s]       Trunk : target=44.4ps count=15 avg=36.8ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 2 <= 35.5ps, 5 <= 40.0ps, 6 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:20   1710s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:20   1710s]     Clock DAG library cell distribution after 'Improving subtree skew' {count}:
[02/16 00:26:20   1710s]        Bufs: BUFx24_ASAP7_75t_SL: 29 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 
[02/16 00:26:20   1710s]     Primary reporting skew groups after 'Improving subtree skew':
[02/16 00:26:20   1710s]       skew_group clk/func_mode: insertion delay [min=82.5, max=99.1, avg=91.7, sd=3.9, skn=-0.345, kur=-0.819], skew [16.6 vs 20.7], 100% {82.5, 99.1} (wid=19.3 ws=16.2) (gid=85.8 gs=8.7)
[02/16 00:26:20   1710s]           min path sink: mat_a_reg[6][5][4]/CLK
[02/16 00:26:20   1710s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:20   1710s]     Skew group summary after 'Improving subtree skew':
[02/16 00:26:20   1710s]       skew_group clk/func_mode: insertion delay [min=82.5, max=99.1, avg=91.7, sd=3.9, skn=-0.345, kur=-0.819], skew [16.6 vs 20.7], 100% {82.5, 99.1} (wid=19.3 ws=16.2) (gid=85.8 gs=8.7)
[02/16 00:26:20   1710s]     Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:20   1710s]   Improving subtree skew done. (took cpu=0:00:00.7 real=0:00:00.4)
[02/16 00:26:20   1710s]   Offloading subtrees by buffering...
[02/16 00:26:20   1710s]     Clock DAG hash before 'Offloading subtrees by buffering': 2e6639777ebfb25b 55f38409fe054c44 3e673fb6b77b168 a091b872a60416a1 197bcadbe7ce871d
[02/16 00:26:20   1710s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[02/16 00:26:20   1710s]       delay calculator: calls=29090, total_wall_time=3.415s, mean_wall_time=0.117ms
[02/16 00:26:20   1710s]       legalizer: calls=3879, total_wall_time=0.138s, mean_wall_time=0.036ms
[02/16 00:26:20   1710s]       steiner router: calls=18835, total_wall_time=3.839s, mean_wall_time=0.204ms
[02/16 00:26:21   1711s]     Clock DAG hash after 'Offloading subtrees by buffering': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:21   1711s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[02/16 00:26:21   1711s]       delay calculator: calls=30203, total_wall_time=3.604s, mean_wall_time=0.119ms
[02/16 00:26:21   1711s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:21   1711s]       steiner router: calls=18904, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:21   1711s]     Clock DAG stats after 'Offloading subtrees by buffering':
[02/16 00:26:21   1711s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:21   1711s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:21   1711s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:21   1711s]       cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:21   1711s]       cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:21   1711s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:21   1711s]       wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:21   1711s]       wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:21   1711s]       hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:21   1711s]     Clock DAG net violations after 'Offloading subtrees by buffering': none
[02/16 00:26:21   1711s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[02/16 00:26:21   1711s]       Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:21   1711s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:21   1711s]     Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
[02/16 00:26:21   1711s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:21   1711s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[02/16 00:26:21   1711s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.1, avg=93.7, sd=2.6, skn=-0.211, kur=-0.546], skew [13.1 vs 20.7], 100% {86.0, 99.1} (wid=19.3 ws=16.3) (gid=88.3 gs=10.7)
[02/16 00:26:21   1711s]           min path sink: u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_reg[9]/CLK
[02/16 00:26:21   1711s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:21   1711s]     Skew group summary after 'Offloading subtrees by buffering':
[02/16 00:26:21   1711s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.1, avg=93.7, sd=2.6, skn=-0.211, kur=-0.546], skew [13.1 vs 20.7], 100% {86.0, 99.1} (wid=19.3 ws=16.3) (gid=88.3 gs=10.7)
[02/16 00:26:21   1711s]     Legalizer API calls during this step: 89 succeeded with high effort: 89 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:21   1711s]   Offloading subtrees by buffering done. (took cpu=0:00:01.3 real=0:00:01.3)
[02/16 00:26:21   1711s]   AdjustingMinPinPIDs for balancing...
[02/16 00:26:21   1711s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 6c479cebf15ddd38 a0cfda769da0bb6f
[02/16 00:26:21   1711s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[02/16 00:26:21   1711s]       delay calculator: calls=30203, total_wall_time=3.604s, mean_wall_time=0.119ms
[02/16 00:26:21   1711s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:21   1711s]       steiner router: calls=18904, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:21   1711s]     Approximately balancing fragments step...
[02/16 00:26:21   1711s]       Clock DAG hash before 'Approximately balancing fragments step': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:21   1711s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/16 00:26:21   1711s]         delay calculator: calls=30203, total_wall_time=3.604s, mean_wall_time=0.119ms
[02/16 00:26:21   1711s]         legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:21   1711s]         steiner router: calls=18904, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:21   1711s]       Resolve constraints - Approximately balancing fragments...
[02/16 00:26:21   1711s]       Resolving skew group constraints...
[02/16 00:26:22   1711s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/16 00:26:22   1712s]       Resolving skew group constraints done.
[02/16 00:26:22   1712s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/16 00:26:22   1712s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[02/16 00:26:22   1712s]       Trial balancer estimated the amount of delay to be added in balancing: 0.0ps
[02/16 00:26:22   1712s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:22   1712s]       Approximately balancing fragments...
[02/16 00:26:22   1712s]         Moving gates to improve sub-tree skew...
[02/16 00:26:22   1712s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:22   1712s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/16 00:26:22   1712s]             delay calculator: calls=30207, total_wall_time=3.604s, mean_wall_time=0.119ms
[02/16 00:26:22   1712s]             legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:22   1712s]             steiner router: calls=18908, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:22   1712s]           Tried: 86 Succeeded: 0
[02/16 00:26:22   1712s]           Topology Tried: 0 Succeeded: 0
[02/16 00:26:22   1712s]           0 Succeeded with SS ratio
[02/16 00:26:22   1712s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/16 00:26:22   1712s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/16 00:26:22   1712s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:22   1712s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/16 00:26:22   1712s]             delay calculator: calls=30207, total_wall_time=3.604s, mean_wall_time=0.119ms
[02/16 00:26:22   1712s]             legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:22   1712s]             steiner router: calls=18908, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:22   1712s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/16 00:26:22   1712s]             cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:22   1712s]             sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:22   1712s]             misc counts      : r=1, pp=0, mci=0
[02/16 00:26:22   1712s]             cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:22   1712s]             cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:22   1712s]             sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:22   1712s]             wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:22   1712s]             wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:22   1712s]             hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:22   1712s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/16 00:26:22   1712s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/16 00:26:22   1712s]             Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:22   1712s]             Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:22   1712s]           Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[02/16 00:26:22   1712s]              Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:22   1712s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:22   1712s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:22   1712s]         Approximately balancing fragments bottom up...
[02/16 00:26:22   1712s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:22   1712s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/16 00:26:22   1712s]             delay calculator: calls=30207, total_wall_time=3.604s, mean_wall_time=0.119ms
[02/16 00:26:22   1712s]             legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:22   1712s]             steiner router: calls=18908, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:22   1712s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:22   1712s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/16 00:26:22   1712s]             delay calculator: calls=30207, total_wall_time=3.604s, mean_wall_time=0.119ms
[02/16 00:26:22   1712s]             legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:22   1712s]             steiner router: calls=18908, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:22   1712s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/16 00:26:22   1712s]             cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:22   1712s]             sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:22   1712s]             misc counts      : r=1, pp=0, mci=0
[02/16 00:26:22   1712s]             cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:22   1712s]             cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:22   1712s]             sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:22   1712s]             wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:22   1712s]             wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:22   1712s]             hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:22   1712s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/16 00:26:22   1712s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/16 00:26:22   1712s]             Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:22   1712s]             Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:22   1712s]           Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[02/16 00:26:22   1712s]              Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:22   1712s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:22   1712s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:22   1712s]         
[02/16 00:26:22   1712s]         Virtual Delay Histogram:
[02/16 00:26:22   1712s]         
[02/16 00:26:22   1712s]         ---------------
[02/16 00:26:22   1712s]         Histogram
[02/16 00:26:22   1712s]         ---------------
[02/16 00:26:22   1712s]         {4593 <= 0.0ps}
[02/16 00:26:22   1712s]         ---------------
[02/16 00:26:22   1712s]         
[02/16 00:26:22   1712s]         Virtual delay statistics:
[02/16 00:26:22   1712s]         
[02/16 00:26:22   1712s]         ---------------------------------------------------
[02/16 00:26:22   1712s]         Mean    Min    Max    Std. Dev    Count       Total
[02/16 00:26:22   1712s]         ---------------------------------------------------
[02/16 00:26:22   1712s]         0.0     0.0    0.0      0.0       4593.000     0.0
[02/16 00:26:22   1712s]         ---------------------------------------------------
[02/16 00:26:22   1712s]         
[02/16 00:26:22   1712s]         Biggest Virtual delays:
[02/16 00:26:22   1712s]         
[02/16 00:26:22   1712s]         ---------------------------------------
[02/16 00:26:22   1712s]         Virtual    Clock Tree    Pin    Pre-CTS
[02/16 00:26:22   1712s]         Delay                           net
[02/16 00:26:22   1712s]         ---------------------------------------
[02/16 00:26:22   1712s]           (empty table)
[02/16 00:26:22   1712s]         ---------------------------------------
[02/16 00:26:22   1712s]         
[02/16 00:26:22   1712s]         Approximately balancing fragments, wire and cell delays...
[02/16 00:26:22   1712s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[02/16 00:26:23   1712s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:23   1712s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/16 00:26:23   1712s]             delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:23   1712s]             legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:23   1712s]             steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:23   1712s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/16 00:26:23   1712s]             cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:23   1712s]             sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:23   1712s]             misc counts      : r=1, pp=0, mci=0
[02/16 00:26:23   1712s]             cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:23   1712s]             cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:23   1712s]             sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:23   1712s]             wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:23   1712s]             wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:23   1712s]             hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:23   1712s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/16 00:26:23   1712s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/16 00:26:23   1712s]             Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:23   1712s]             Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:23   1712s]           Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[02/16 00:26:23   1712s]              Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:23   1712s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/16 00:26:23   1712s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:23   1712s]       Approximately balancing fragments done.
[02/16 00:26:23   1713s]       Clock DAG hash after 'Approximately balancing fragments step': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:23   1713s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/16 00:26:23   1713s]         delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:23   1713s]         legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:23   1713s]         steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:23   1713s]       Clock DAG stats after 'Approximately balancing fragments step':
[02/16 00:26:23   1713s]         cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:23   1713s]         sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:23   1713s]         misc counts      : r=1, pp=0, mci=0
[02/16 00:26:23   1713s]         cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:23   1713s]         cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:23   1713s]         sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:23   1713s]         wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:23   1713s]         wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:23   1713s]         hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:23   1713s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[02/16 00:26:23   1713s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/16 00:26:23   1713s]         Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:23   1713s]         Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:23   1713s]       Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[02/16 00:26:23   1713s]          Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:23   1713s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:23   1713s]     Approximately balancing fragments step done. (took cpu=0:00:01.4 real=0:00:01.4)
[02/16 00:26:23   1713s]     Clock DAG hash after Approximately balancing fragments: 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:23   1713s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[02/16 00:26:23   1713s]       delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:23   1713s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:23   1713s]       steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:23   1713s]     Clock DAG stats after Approximately balancing fragments:
[02/16 00:26:23   1713s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:23   1713s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:23   1713s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:23   1713s]       cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:23   1713s]       cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:23   1713s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:23   1713s]       wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:23   1713s]       wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:23   1713s]       hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:23   1713s]     Clock DAG net violations after Approximately balancing fragments: none
[02/16 00:26:23   1713s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/16 00:26:23   1713s]       Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:23   1713s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:23   1713s]     Clock DAG library cell distribution after Approximately balancing fragments {count}:
[02/16 00:26:23   1713s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:23   1713s]     Primary reporting skew groups after Approximately balancing fragments:
[02/16 00:26:23   1713s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.1], skew [13.1 vs 20.7]
[02/16 00:26:23   1713s]           min path sink: u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_reg[9]/CLK
[02/16 00:26:23   1713s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:23   1713s]     Skew group summary after Approximately balancing fragments:
[02/16 00:26:23   1713s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.1], skew [13.1 vs 20.7]
[02/16 00:26:23   1713s]     Improving fragments clock skew...
[02/16 00:26:23   1713s]       Clock DAG hash before 'Improving fragments clock skew': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:23   1713s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/16 00:26:23   1713s]         delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:23   1713s]         legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:23   1713s]         steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:23   1713s]       Clock DAG hash after 'Improving fragments clock skew': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:23   1713s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/16 00:26:23   1713s]         delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:23   1713s]         legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:23   1713s]         steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:23   1713s]       Clock DAG stats after 'Improving fragments clock skew':
[02/16 00:26:23   1713s]         cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:23   1713s]         sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:23   1713s]         misc counts      : r=1, pp=0, mci=0
[02/16 00:26:23   1713s]         cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:23   1713s]         cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:23   1713s]         sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:23   1713s]         wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:23   1713s]         wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:23   1713s]         hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:23   1713s]       Clock DAG net violations after 'Improving fragments clock skew': none
[02/16 00:26:23   1713s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/16 00:26:23   1713s]         Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:23   1713s]         Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:23   1713s]       Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[02/16 00:26:23   1713s]          Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:23   1713s]       Primary reporting skew groups after 'Improving fragments clock skew':
[02/16 00:26:23   1713s]         skew_group clk/func_mode: insertion delay [min=86.0, max=99.1], skew [13.1 vs 20.7]
[02/16 00:26:23   1713s]             min path sink: u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_reg[9]/CLK
[02/16 00:26:23   1713s]             max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:23   1713s]       Skew group summary after 'Improving fragments clock skew':
[02/16 00:26:23   1713s]         skew_group clk/func_mode: insertion delay [min=86.0, max=99.1], skew [13.1 vs 20.7]
[02/16 00:26:23   1713s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:23   1713s]     Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:23   1713s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:23   1713s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:01.7 real=0:00:01.8)
[02/16 00:26:23   1713s]   Approximately balancing step...
[02/16 00:26:23   1713s]     Clock DAG hash before 'Approximately balancing step': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:23   1713s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/16 00:26:23   1713s]       delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:23   1713s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:23   1713s]       steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:23   1713s]     Resolve constraints - Approximately balancing...
[02/16 00:26:23   1713s]     Resolving skew group constraints...
[02/16 00:26:23   1713s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/16 00:26:23   1713s]     Resolving skew group constraints done.
[02/16 00:26:23   1713s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:23   1713s]     Approximately balancing...
[02/16 00:26:23   1713s]       Approximately balancing, wire and cell delays...
[02/16 00:26:23   1713s]       Approximately balancing, wire and cell delays, iteration 1...
[02/16 00:26:23   1713s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:23   1713s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/16 00:26:23   1713s]           delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:23   1713s]           legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:23   1713s]           steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:23   1713s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/16 00:26:23   1713s]           cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:23   1713s]           sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:23   1713s]           misc counts      : r=1, pp=0, mci=0
[02/16 00:26:23   1713s]           cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:23   1713s]           cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:23   1713s]           sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:23   1713s]           wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:23   1713s]           wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:23   1713s]           hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:23   1713s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/16 00:26:23   1713s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/16 00:26:23   1713s]           Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:23   1713s]           Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:23   1713s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[02/16 00:26:23   1713s]            Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:23   1713s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/16 00:26:23   1713s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:23   1713s]     Approximately balancing done.
[02/16 00:26:23   1713s]     Clock DAG hash after 'Approximately balancing step': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:23   1713s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/16 00:26:23   1713s]       delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:23   1713s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:23   1713s]       steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:23   1713s]     Clock DAG stats after 'Approximately balancing step':
[02/16 00:26:23   1713s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:23   1713s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:23   1713s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:23   1713s]       cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:23   1713s]       cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:23   1713s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:23   1713s]       wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:23   1713s]       wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:23   1713s]       hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:23   1713s]     Clock DAG net violations after 'Approximately balancing step': none
[02/16 00:26:23   1713s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/16 00:26:23   1713s]       Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:23   1713s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:23   1713s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[02/16 00:26:23   1713s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:23   1713s]     Primary reporting skew groups after 'Approximately balancing step':
[02/16 00:26:23   1713s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.1], skew [13.1 vs 20.7]
[02/16 00:26:23   1713s]           min path sink: u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_reg[9]/CLK
[02/16 00:26:23   1713s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:23   1713s]     Skew group summary after 'Approximately balancing step':
[02/16 00:26:23   1713s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.1], skew [13.1 vs 20.7]
[02/16 00:26:23   1713s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:23   1713s]   Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/16 00:26:23   1713s]   Approximately balancing paths...
[02/16 00:26:23   1713s]     Clock DAG hash before 'Approximately balancing paths': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:23   1713s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/16 00:26:23   1713s]       delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:23   1713s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:23   1713s]       steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:23   1713s]     Added 0 buffers.
[02/16 00:26:24   1713s]     Clock DAG hash after 'Approximately balancing paths': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:24   1713s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/16 00:26:24   1713s]       delay calculator: calls=30209, total_wall_time=3.605s, mean_wall_time=0.119ms
[02/16 00:26:24   1713s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:24   1713s]       steiner router: calls=18910, total_wall_time=3.876s, mean_wall_time=0.205ms
[02/16 00:26:24   1713s]     Clock DAG stats after 'Approximately balancing paths':
[02/16 00:26:24   1713s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:24   1713s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:24   1713s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:24   1713s]       cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:24   1713s]       cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:24   1713s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:24   1713s]       wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:24   1713s]       wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:24   1713s]       hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:24   1713s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/16 00:26:24   1713s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/16 00:26:24   1713s]       Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:24   1713s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.8ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 25 <= 42.2ps, 36 <= 44.4ps}
[02/16 00:26:24   1713s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[02/16 00:26:24   1713s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:24   1713s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/16 00:26:24   1713s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.1, avg=93.7, sd=2.6, skn=-0.211, kur=-0.546], skew [13.1 vs 20.7], 100% {86.0, 99.1} (wid=19.3 ws=16.3) (gid=88.3 gs=10.7)
[02/16 00:26:24   1713s]           min path sink: u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_reg[9]/CLK
[02/16 00:26:24   1713s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:24   1713s]     Skew group summary after 'Approximately balancing paths':
[02/16 00:26:24   1713s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.1, avg=93.7, sd=2.6, skn=-0.211, kur=-0.546], skew [13.1 vs 20.7], 100% {86.0, 99.1} (wid=19.3 ws=16.3) (gid=88.3 gs=10.7)
[02/16 00:26:24   1713s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:24   1713s]   Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:24   1713s]   Stage::Balancing done. (took cpu=0:00:04.3 real=0:00:04.1)
[02/16 00:26:24   1713s]   Stage::Polishing...
[02/16 00:26:24   1713s]   Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:26:24   1714s]   Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:26:24   1714s]   Clock DAG hash before polishing: 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:24   1714s]   CTS services accumulated run-time stats before polishing:
[02/16 00:26:24   1714s]     delay calculator: calls=30294, total_wall_time=3.632s, mean_wall_time=0.120ms
[02/16 00:26:24   1714s]     legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:24   1714s]     steiner router: calls=18995, total_wall_time=4.058s, mean_wall_time=0.214ms
[02/16 00:26:24   1714s]   Clock DAG stats before polishing:
[02/16 00:26:24   1714s]     cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:24   1714s]     sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:24   1714s]     misc counts      : r=1, pp=0, mci=0
[02/16 00:26:24   1714s]     cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:24   1714s]     cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:24   1714s]     sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:24   1714s]     wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:24   1714s]     wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:24   1714s]     hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:24   1714s]   Clock DAG net violations before polishing: none
[02/16 00:26:24   1714s]   Clock DAG primary half-corner transition distribution before polishing:
[02/16 00:26:24   1714s]     Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:24   1714s]     Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.9ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 24 <= 42.2ps, 37 <= 44.4ps}
[02/16 00:26:24   1714s]   Clock DAG library cell distribution before polishing {count}:
[02/16 00:26:24   1714s]      Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:24   1714s]   Primary reporting skew groups before polishing:
[02/16 00:26:24   1714s]     skew_group clk/func_mode: insertion delay [min=86.0, max=99.4], skew [13.4 vs 20.7]
[02/16 00:26:24   1714s]         min path sink: u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_reg[9]/CLK
[02/16 00:26:24   1714s]         max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:24   1714s]   Skew group summary before polishing:
[02/16 00:26:24   1714s]     skew_group clk/func_mode: insertion delay [min=86.0, max=99.4], skew [13.4 vs 20.7]
[02/16 00:26:24   1714s]   
[02/16 00:26:24   1714s]   
[02/16 00:26:24   1714s]   Merging balancing drivers for power...
[02/16 00:26:24   1714s]     Clock DAG hash before 'Merging balancing drivers for power': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:24   1714s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/16 00:26:24   1714s]       delay calculator: calls=30294, total_wall_time=3.632s, mean_wall_time=0.120ms
[02/16 00:26:24   1714s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:24   1714s]       steiner router: calls=18995, total_wall_time=4.058s, mean_wall_time=0.214ms
[02/16 00:26:24   1714s]     Tried: 86 Succeeded: 0
[02/16 00:26:24   1714s]     Clock DAG hash after 'Merging balancing drivers for power': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:24   1714s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/16 00:26:24   1714s]       delay calculator: calls=30294, total_wall_time=3.632s, mean_wall_time=0.120ms
[02/16 00:26:24   1714s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:24   1714s]       steiner router: calls=18995, total_wall_time=4.058s, mean_wall_time=0.214ms
[02/16 00:26:24   1714s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/16 00:26:24   1714s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:24   1714s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:24   1714s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:24   1714s]       cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:24   1714s]       cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:24   1714s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:24   1714s]       wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:24   1714s]       wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:24   1714s]       hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:24   1714s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/16 00:26:24   1714s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/16 00:26:24   1714s]       Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:24   1714s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.9ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 24 <= 42.2ps, 37 <= 44.4ps}
[02/16 00:26:24   1714s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[02/16 00:26:24   1714s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:24   1714s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/16 00:26:24   1714s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.4], skew [13.4 vs 20.7]
[02/16 00:26:24   1714s]           min path sink: u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_reg[9]/CLK
[02/16 00:26:24   1714s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:24   1714s]     Skew group summary after 'Merging balancing drivers for power':
[02/16 00:26:24   1714s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.4], skew [13.4 vs 20.7]
[02/16 00:26:24   1714s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:24   1714s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:24   1714s]   Improving clock skew...
[02/16 00:26:24   1714s]     Clock DAG hash before 'Improving clock skew': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:24   1714s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/16 00:26:24   1714s]       delay calculator: calls=30294, total_wall_time=3.632s, mean_wall_time=0.120ms
[02/16 00:26:24   1714s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:24   1714s]       steiner router: calls=18995, total_wall_time=4.058s, mean_wall_time=0.214ms
[02/16 00:26:24   1714s]     Clock DAG hash after 'Improving clock skew': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:24   1714s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/16 00:26:24   1714s]       delay calculator: calls=30294, total_wall_time=3.632s, mean_wall_time=0.120ms
[02/16 00:26:24   1714s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:24   1714s]       steiner router: calls=18995, total_wall_time=4.058s, mean_wall_time=0.214ms
[02/16 00:26:24   1714s]     Clock DAG stats after 'Improving clock skew':
[02/16 00:26:24   1714s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:24   1714s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:24   1714s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:24   1714s]       cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:24   1714s]       cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:24   1714s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:24   1714s]       wire capacitance : top=0.000fF, trunk=570.952fF, leaf=2548.261fF, total=3119.213fF
[02/16 00:26:24   1714s]       wire lengths     : top=0.000um, trunk=3177.440um, leaf=13918.431um, total=17095.871um
[02/16 00:26:24   1714s]       hp wire lengths  : top=0.000um, trunk=2356.992um, leaf=5359.716um, total=7716.708um
[02/16 00:26:24   1714s]     Clock DAG net violations after 'Improving clock skew': none
[02/16 00:26:24   1714s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/16 00:26:24   1714s]       Trunk : target=44.4ps count=15 avg=37.4ps sd=8.2ps min=9.2ps max=43.1ps {1 <= 26.6ps, 1 <= 35.5ps, 5 <= 40.0ps, 7 <= 42.2ps, 1 <= 44.4ps}
[02/16 00:26:24   1714s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.5ps min=38.9ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 9 <= 40.0ps, 24 <= 42.2ps, 37 <= 44.4ps}
[02/16 00:26:24   1714s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[02/16 00:26:24   1714s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:24   1714s]     Primary reporting skew groups after 'Improving clock skew':
[02/16 00:26:24   1714s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.4, avg=93.8, sd=2.7, skn=-0.179, kur=-0.502], skew [13.4 vs 20.7], 100% {86.0, 99.4} (wid=19.3 ws=16.1) (gid=88.7 gs=11.0)
[02/16 00:26:24   1714s]           min path sink: u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_reg[9]/CLK
[02/16 00:26:24   1714s]           max path sink: u_array_gen_row[4].gen_col[3].u_pe_u_mac_acc_reg_reg[27]/CLK
[02/16 00:26:24   1714s]     Skew group summary after 'Improving clock skew':
[02/16 00:26:24   1714s]       skew_group clk/func_mode: insertion delay [min=86.0, max=99.4, avg=93.8, sd=2.7, skn=-0.179, kur=-0.502], skew [13.4 vs 20.7], 100% {86.0, 99.4} (wid=19.3 ws=16.1) (gid=88.7 gs=11.0)
[02/16 00:26:24   1714s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:24   1714s]   Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:24   1714s]   Moving gates to reduce wire capacitance...
[02/16 00:26:24   1714s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 6c479cebf15ddd38 a0cfda769da0bb6f 3e673fb6b77b168 40211dc4cd79e4a1 7a91d689ba026c79
[02/16 00:26:24   1714s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/16 00:26:24   1714s]       delay calculator: calls=30294, total_wall_time=3.632s, mean_wall_time=0.120ms
[02/16 00:26:24   1714s]       legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:24   1714s]       steiner router: calls=18995, total_wall_time=4.058s, mean_wall_time=0.214ms
[02/16 00:26:24   1714s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/16 00:26:24   1714s]     Iteration 1...
[02/16 00:26:24   1714s]       Artificially removing short and long paths...
[02/16 00:26:24   1714s]         Clock DAG hash before 'Artificially removing short and long paths': 6c479cebf15ddd38 a0cfda769da0bb6f
[02/16 00:26:24   1714s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/16 00:26:24   1714s]           delay calculator: calls=30294, total_wall_time=3.632s, mean_wall_time=0.120ms
[02/16 00:26:24   1714s]           legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:24   1714s]           steiner router: calls=18995, total_wall_time=4.058s, mean_wall_time=0.214ms
[02/16 00:26:24   1714s]         For skew_group clk/func_mode target band (86.0, 99.4)
[02/16 00:26:24   1714s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:24   1714s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:24   1714s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/16 00:26:24   1714s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 6c479cebf15ddd38 a0cfda769da0bb6f
[02/16 00:26:24   1714s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/16 00:26:24   1714s]           delay calculator: calls=30294, total_wall_time=3.632s, mean_wall_time=0.120ms
[02/16 00:26:24   1714s]           legalizer: calls=3968, total_wall_time=0.141s, mean_wall_time=0.035ms
[02/16 00:26:24   1714s]           steiner router: calls=18995, total_wall_time=4.058s, mean_wall_time=0.214ms
[02/16 00:26:24   1714s]         Legalizer releasing space for clock trees
[02/16 00:26:25   1717s]         Legalizing clock trees...
[02/16 00:26:25   1717s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:25   1717s]         Legalizer API calls during this step: 520 succeeded with high effort: 520 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:25   1717s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:02.5 real=0:00:01.0)
[02/16 00:26:25   1717s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/16 00:26:25   1717s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': d843ec877190ff4c 81b1898108015d33
[02/16 00:26:25   1717s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/16 00:26:25   1717s]           delay calculator: calls=31236, total_wall_time=3.848s, mean_wall_time=0.123ms
[02/16 00:26:25   1717s]           legalizer: calls=4488, total_wall_time=0.169s, mean_wall_time=0.038ms
[02/16 00:26:25   1717s]           steiner router: calls=19633, total_wall_time=4.468s, mean_wall_time=0.228ms
[02/16 00:26:25   1717s]         Moving gates: 
[02/16 00:26:25   1717s]         Legalizer releasing space for clock trees
[02/16 00:26:25   1717s]         ...20% ...40% ...60% ...80% Legalizing clock trees...
[02/16 00:26:27   1726s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:27   1726s]         ...100% 
[02/16 00:26:27   1726s]         Legalizer API calls during this step: 1176 succeeded with high effort: 1176 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:27   1726s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:08.7 real=0:00:01.6)
[02/16 00:26:27   1726s]     Iteration 1 done.
[02/16 00:26:27   1726s]     Iteration 2...
[02/16 00:26:27   1726s]       Artificially removing short and long paths...
[02/16 00:26:27   1726s]         Clock DAG hash before 'Artificially removing short and long paths': 446e6eb254eb47ac 8fb00faf5788029b
[02/16 00:26:27   1726s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/16 00:26:27   1726s]           delay calculator: calls=32840, total_wall_time=4.415s, mean_wall_time=0.134ms
[02/16 00:26:27   1726s]           legalizer: calls=5664, total_wall_time=0.256s, mean_wall_time=0.045ms
[02/16 00:26:27   1726s]           steiner router: calls=21404, total_wall_time=7.018s, mean_wall_time=0.328ms
[02/16 00:26:27   1726s]         For skew_group clk/func_mode target band (81.6, 96.5)
[02/16 00:26:27   1726s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:27   1726s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:27   1726s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[02/16 00:26:27   1726s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 446e6eb254eb47ac 8fb00faf5788029b
[02/16 00:26:27   1726s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[02/16 00:26:27   1726s]           delay calculator: calls=32857, total_wall_time=4.418s, mean_wall_time=0.134ms
[02/16 00:26:27   1726s]           legalizer: calls=5664, total_wall_time=0.256s, mean_wall_time=0.045ms
[02/16 00:26:27   1726s]           steiner router: calls=21411, total_wall_time=7.022s, mean_wall_time=0.328ms
[02/16 00:26:27   1726s]         Legalizer releasing space for clock trees
[02/16 00:26:28   1727s]         Legalizing clock trees...
[02/16 00:26:28   1727s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:28   1727s]         Legalizer API calls during this step: 458 succeeded with high effort: 458 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:28   1727s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.6 real=0:00:00.7)
[02/16 00:26:28   1727s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[02/16 00:26:28   1727s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': a9bbc0f312a964f5 385947afd937d3e2
[02/16 00:26:28   1727s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[02/16 00:26:28   1727s]           delay calculator: calls=33340, total_wall_time=4.528s, mean_wall_time=0.136ms
[02/16 00:26:28   1727s]           legalizer: calls=6122, total_wall_time=0.274s, mean_wall_time=0.045ms
[02/16 00:26:28   1727s]           steiner router: calls=21946, total_wall_time=7.349s, mean_wall_time=0.335ms
[02/16 00:26:28   1727s]         Moving gates: 
[02/16 00:26:28   1727s]         Legalizer releasing space for clock trees
[02/16 00:26:28   1727s]         ...20% ...40% ...60% ...80% .Legalizing clock trees...
[02/16 00:26:29   1734s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:29   1734s]         ..100% 
[02/16 00:26:29   1734s]         Legalizer API calls during this step: 1176 succeeded with high effort: 1176 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:29   1734s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:06.8 real=0:00:01.4)
[02/16 00:26:29   1734s]     Iteration 2 done.
[02/16 00:26:29   1734s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/16 00:26:29   1734s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': e485b5edb9e7e827 c3a92350ca1ab520 3e673fb6b77b168 d3832b8e73a18fb7 7bfaf3cec7dd0f7e
[02/16 00:26:29   1734s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/16 00:26:29   1734s]       delay calculator: calls=34537, total_wall_time=4.906s, mean_wall_time=0.142ms
[02/16 00:26:29   1734s]       legalizer: calls=7298, total_wall_time=0.348s, mean_wall_time=0.048ms
[02/16 00:26:29   1734s]       steiner router: calls=23731, total_wall_time=9.866s, mean_wall_time=0.416ms
[02/16 00:26:29   1734s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/16 00:26:29   1734s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:29   1734s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:29   1734s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:29   1734s]       cell areas       : b=472.625um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.625um^2
[02/16 00:26:29   1734s]       cell capacitance : b=211.820fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=211.820fF
[02/16 00:26:29   1734s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:29   1734s]       wire capacitance : top=0.000fF, trunk=446.908fF, leaf=2503.165fF, total=2950.073fF
[02/16 00:26:29   1734s]       wire lengths     : top=0.000um, trunk=2499.559um, leaf=13686.579um, total=16186.138um
[02/16 00:26:29   1734s]       hp wire lengths  : top=0.000um, trunk=2067.768um, leaf=5393.628um, total=7461.396um
[02/16 00:26:29   1734s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/16 00:26:29   1734s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/16 00:26:29   1734s]       Trunk : target=44.4ps count=15 avg=31.5ps sd=6.8ps min=9.8ps max=37.4ps {2 <= 26.6ps, 10 <= 35.5ps, 3 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:29   1734s]       Leaf  : target=44.4ps count=70 avg=41.8ps sd=1.3ps min=38.5ps max=43.9ps {0 <= 26.6ps, 0 <= 35.5ps, 5 <= 40.0ps, 35 <= 42.2ps, 30 <= 44.4ps}
[02/16 00:26:29   1734s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[02/16 00:26:29   1734s]        Bufs: BUFx24_ASAP7_75t_SL: 28 BUFx16f_ASAP7_75t_SL: 45 BUFx12f_ASAP7_75t_SL: 10 BUFx12_ASAP7_75t_SL: 1 
[02/16 00:26:29   1734s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/16 00:26:29   1734s]       skew_group clk/func_mode: insertion delay [min=78.6, max=96.8, avg=89.6, sd=3.8, skn=-0.367, kur=-0.602], skew [18.2 vs 20.7], 100% {78.6, 96.8} (wid=15.7 ws=13.4) (gid=87.1 gs=15.3)
[02/16 00:26:29   1734s]           min path sink: u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_reg[9]/CLK
[02/16 00:26:29   1734s]           max path sink: u_array_gen_row[6].gen_col[3].u_pe_a_out_reg[4]/CLK
[02/16 00:26:29   1734s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/16 00:26:29   1734s]       skew_group clk/func_mode: insertion delay [min=78.6, max=96.8, avg=89.6, sd=3.8, skn=-0.367, kur=-0.602], skew [18.2 vs 20.7], 100% {78.6, 96.8} (wid=15.7 ws=13.4) (gid=87.1 gs=15.3)
[02/16 00:26:29   1734s]     Legalizer API calls during this step: 3330 succeeded with high effort: 3330 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:29   1734s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:20.0 real=0:00:05.2)
[02/16 00:26:29   1734s]   Reducing clock tree power 3...
[02/16 00:26:29   1734s]     Clock DAG hash before 'Reducing clock tree power 3': e485b5edb9e7e827 c3a92350ca1ab520 3e673fb6b77b168 d3832b8e73a18fb7 7bfaf3cec7dd0f7e
[02/16 00:26:29   1734s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/16 00:26:29   1734s]       delay calculator: calls=34537, total_wall_time=4.906s, mean_wall_time=0.142ms
[02/16 00:26:29   1734s]       legalizer: calls=7298, total_wall_time=0.348s, mean_wall_time=0.048ms
[02/16 00:26:29   1734s]       steiner router: calls=23731, total_wall_time=9.866s, mean_wall_time=0.416ms
[02/16 00:26:29   1734s]     Artificially removing short and long paths...
[02/16 00:26:29   1734s]       Clock DAG hash before 'Artificially removing short and long paths': e485b5edb9e7e827 c3a92350ca1ab520
[02/16 00:26:29   1734s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/16 00:26:29   1734s]         delay calculator: calls=34537, total_wall_time=4.906s, mean_wall_time=0.142ms
[02/16 00:26:29   1734s]         legalizer: calls=7298, total_wall_time=0.348s, mean_wall_time=0.048ms
[02/16 00:26:29   1734s]         steiner router: calls=23731, total_wall_time=9.866s, mean_wall_time=0.416ms
[02/16 00:26:29   1734s]       For skew_group clk/func_mode target band (78.6, 96.8)
[02/16 00:26:29   1734s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:29   1734s]     Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:29   1734s]     Initial gate capacitance is (rise=2389.691fF fall=2395.305fF).
[02/16 00:26:29   1734s]     Resizing gates: 
[02/16 00:26:29   1734s]     Legalizer releasing space for clock trees
[02/16 00:26:30   1734s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/16 00:26:30   1737s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:30   1737s]     100% 
[02/16 00:26:30   1737s]     Stopping in iteration 1: unable to make further power recovery in this step.
[02/16 00:26:30   1737s]     Iteration 1: gate capacitance is (rise=2383.507fF fall=2389.110fF).
[02/16 00:26:30   1737s]     Clock DAG hash after 'Reducing clock tree power 3': d5ed2f0244b4649 fc646583b9acafd6 3e673fb6b77b168 603a749702995dab f5b13fda6402aaf4
[02/16 00:26:30   1737s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/16 00:26:30   1737s]       delay calculator: calls=35646, total_wall_time=5.315s, mean_wall_time=0.149ms
[02/16 00:26:30   1737s]       legalizer: calls=7497, total_wall_time=0.354s, mean_wall_time=0.047ms
[02/16 00:26:30   1737s]       steiner router: calls=23817, total_wall_time=9.933s, mean_wall_time=0.417ms
[02/16 00:26:30   1737s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/16 00:26:30   1737s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:30   1737s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:30   1737s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:30   1737s]       cell areas       : b=454.896um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=454.896um^2
[02/16 00:26:30   1737s]       cell capacitance : b=205.631fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.631fF
[02/16 00:26:30   1737s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:30   1737s]       wire capacitance : top=0.000fF, trunk=448.940fF, leaf=2504.006fF, total=2952.947fF
[02/16 00:26:30   1737s]       wire lengths     : top=0.000um, trunk=2509.388um, leaf=13691.343um, total=16200.731um
[02/16 00:26:30   1737s]       hp wire lengths  : top=0.000um, trunk=2067.768um, leaf=5393.628um, total=7461.396um
[02/16 00:26:30   1737s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/16 00:26:30   1737s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/16 00:26:30   1737s]       Trunk : target=44.4ps count=15 avg=35.2ps sd=7.8ps min=9.6ps max=41.9ps {1 <= 26.6ps, 5 <= 35.5ps, 6 <= 40.0ps, 3 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:30   1737s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.3ps min=38.6ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 4 <= 40.0ps, 33 <= 42.2ps, 33 <= 44.4ps}
[02/16 00:26:30   1737s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[02/16 00:26:30   1737s]        Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 5 
[02/16 00:26:30   1737s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/16 00:26:30   1737s]       skew_group clk/func_mode: insertion delay [min=86.2, max=98.8, avg=93.2, sd=2.2, skn=-0.311, kur=-0.235], skew [12.6 vs 20.7], 100% {86.2, 98.8} (wid=15.8 ws=13.5) (gid=90.9 gs=13.7)
[02/16 00:26:30   1737s]           min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:30   1737s]           max path sink: u_array_gen_row[5].gen_col[6].u_pe_a_out_reg[7]/CLK
[02/16 00:26:30   1737s]     Skew group summary after 'Reducing clock tree power 3':
[02/16 00:26:30   1737s]       skew_group clk/func_mode: insertion delay [min=86.2, max=98.8, avg=93.2, sd=2.2, skn=-0.311, kur=-0.235], skew [12.6 vs 20.7], 100% {86.2, 98.8} (wid=15.8 ws=13.5) (gid=90.9 gs=13.7)
[02/16 00:26:30   1737s]     Legalizer API calls during this step: 199 succeeded with high effort: 199 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:30   1737s]   Reducing clock tree power 3 done. (took cpu=0:00:02.8 real=0:00:00.9)
[02/16 00:26:30   1737s]   Improving insertion delay...
[02/16 00:26:30   1737s]     Clock DAG hash before 'Improving insertion delay': d5ed2f0244b4649 fc646583b9acafd6 3e673fb6b77b168 603a749702995dab f5b13fda6402aaf4
[02/16 00:26:30   1737s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/16 00:26:30   1737s]       delay calculator: calls=35646, total_wall_time=5.315s, mean_wall_time=0.149ms
[02/16 00:26:30   1737s]       legalizer: calls=7497, total_wall_time=0.354s, mean_wall_time=0.047ms
[02/16 00:26:30   1737s]       steiner router: calls=23817, total_wall_time=9.933s, mean_wall_time=0.417ms
[02/16 00:26:30   1737s]     Clock DAG hash after 'Improving insertion delay': d5ed2f0244b4649 fc646583b9acafd6 3e673fb6b77b168 603a749702995dab f5b13fda6402aaf4
[02/16 00:26:30   1737s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/16 00:26:30   1737s]       delay calculator: calls=35646, total_wall_time=5.315s, mean_wall_time=0.149ms
[02/16 00:26:30   1737s]       legalizer: calls=7497, total_wall_time=0.354s, mean_wall_time=0.047ms
[02/16 00:26:30   1737s]       steiner router: calls=23817, total_wall_time=9.933s, mean_wall_time=0.417ms
[02/16 00:26:30   1737s]     Clock DAG stats after 'Improving insertion delay':
[02/16 00:26:30   1737s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:30   1737s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:30   1737s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:30   1737s]       cell areas       : b=454.896um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=454.896um^2
[02/16 00:26:30   1737s]       cell capacitance : b=205.631fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.631fF
[02/16 00:26:30   1737s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:30   1737s]       wire capacitance : top=0.000fF, trunk=448.940fF, leaf=2504.006fF, total=2952.947fF
[02/16 00:26:30   1737s]       wire lengths     : top=0.000um, trunk=2509.388um, leaf=13691.343um, total=16200.731um
[02/16 00:26:30   1737s]       hp wire lengths  : top=0.000um, trunk=2067.768um, leaf=5393.628um, total=7461.396um
[02/16 00:26:30   1737s]     Clock DAG net violations after 'Improving insertion delay': none
[02/16 00:26:30   1737s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/16 00:26:30   1737s]       Trunk : target=44.4ps count=15 avg=35.2ps sd=7.8ps min=9.6ps max=41.9ps {1 <= 26.6ps, 5 <= 35.5ps, 6 <= 40.0ps, 3 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:30   1737s]       Leaf  : target=44.4ps count=70 avg=42.1ps sd=1.3ps min=38.6ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 4 <= 40.0ps, 33 <= 42.2ps, 33 <= 44.4ps}
[02/16 00:26:30   1737s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[02/16 00:26:30   1737s]        Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 5 
[02/16 00:26:30   1737s]     Primary reporting skew groups after 'Improving insertion delay':
[02/16 00:26:30   1737s]       skew_group clk/func_mode: insertion delay [min=86.2, max=98.8, avg=93.2, sd=2.2, skn=-0.311, kur=-0.235], skew [12.6 vs 20.7], 100% {86.2, 98.8} (wid=15.8 ws=13.5) (gid=90.9 gs=13.7)
[02/16 00:26:30   1737s]           min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:30   1737s]           max path sink: u_array_gen_row[5].gen_col[6].u_pe_a_out_reg[7]/CLK
[02/16 00:26:30   1737s]     Skew group summary after 'Improving insertion delay':
[02/16 00:26:30   1737s]       skew_group clk/func_mode: insertion delay [min=86.2, max=98.8, avg=93.2, sd=2.2, skn=-0.311, kur=-0.235], skew [12.6 vs 20.7], 100% {86.2, 98.8} (wid=15.8 ws=13.5) (gid=90.9 gs=13.7)
[02/16 00:26:30   1737s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:30   1737s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:30   1737s]   Wire Opt OverFix...
[02/16 00:26:30   1737s]     Clock DAG hash before 'Wire Opt OverFix': d5ed2f0244b4649 fc646583b9acafd6 3e673fb6b77b168 603a749702995dab f5b13fda6402aaf4
[02/16 00:26:30   1737s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/16 00:26:30   1737s]       delay calculator: calls=35646, total_wall_time=5.315s, mean_wall_time=0.149ms
[02/16 00:26:30   1737s]       legalizer: calls=7497, total_wall_time=0.354s, mean_wall_time=0.047ms
[02/16 00:26:30   1737s]       steiner router: calls=23817, total_wall_time=9.933s, mean_wall_time=0.417ms
[02/16 00:26:30   1737s]     Wire Reduction extra effort...
[02/16 00:26:30   1737s]       Clock DAG hash before 'Wire Reduction extra effort': d5ed2f0244b4649 fc646583b9acafd6 3e673fb6b77b168 603a749702995dab f5b13fda6402aaf4
[02/16 00:26:30   1737s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/16 00:26:30   1737s]         delay calculator: calls=35646, total_wall_time=5.315s, mean_wall_time=0.149ms
[02/16 00:26:30   1737s]         legalizer: calls=7497, total_wall_time=0.354s, mean_wall_time=0.047ms
[02/16 00:26:30   1737s]         steiner router: calls=23817, total_wall_time=9.933s, mean_wall_time=0.417ms
[02/16 00:26:30   1737s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/16 00:26:30   1737s]       Artificially removing short and long paths...
[02/16 00:26:30   1737s]         Clock DAG hash before 'Artificially removing short and long paths': d5ed2f0244b4649 fc646583b9acafd6
[02/16 00:26:30   1737s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/16 00:26:30   1737s]           delay calculator: calls=35646, total_wall_time=5.315s, mean_wall_time=0.149ms
[02/16 00:26:30   1737s]           legalizer: calls=7497, total_wall_time=0.354s, mean_wall_time=0.047ms
[02/16 00:26:30   1737s]           steiner router: calls=23817, total_wall_time=9.933s, mean_wall_time=0.417ms
[02/16 00:26:30   1737s]         For skew_group clk/func_mode target band (86.2, 98.8)
[02/16 00:26:31   1737s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:31   1737s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:31   1737s]       Global shorten wires A0...
[02/16 00:26:31   1737s]         Clock DAG hash before 'Global shorten wires A0': d5ed2f0244b4649 fc646583b9acafd6
[02/16 00:26:31   1737s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/16 00:26:31   1737s]           delay calculator: calls=35646, total_wall_time=5.315s, mean_wall_time=0.149ms
[02/16 00:26:31   1737s]           legalizer: calls=7497, total_wall_time=0.354s, mean_wall_time=0.047ms
[02/16 00:26:31   1737s]           steiner router: calls=23817, total_wall_time=9.933s, mean_wall_time=0.417ms
[02/16 00:26:31   1738s]         Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:31   1738s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:31   1738s]       Move For Wirelength - core...
[02/16 00:26:31   1738s]         Clock DAG hash before 'Move For Wirelength - core': 8c6816be14122809 6095036bce955816
[02/16 00:26:31   1738s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/16 00:26:31   1738s]           delay calculator: calls=35685, total_wall_time=5.318s, mean_wall_time=0.149ms
[02/16 00:26:31   1738s]           legalizer: calls=7567, total_wall_time=0.357s, mean_wall_time=0.047ms
[02/16 00:26:31   1738s]           steiner router: calls=23863, total_wall_time=9.948s, mean_wall_time=0.417ms
[02/16 00:26:31   1739s]         Move for wirelength. considered=85, filtered=0, permitted=84, cannotCompute=8, computed=76, moveTooSmall=110, resolved=0, predictFail=16, currentlyIllegal=0, legalizationFail=40, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=196, accepted=19
[02/16 00:26:31   1739s]         Max accepted move=22.248um, total accepted move=199.368um, average move=10.493um
[02/16 00:26:32   1741s]         Move for wirelength. considered=85, filtered=0, permitted=84, cannotCompute=8, computed=76, moveTooSmall=111, resolved=0, predictFail=17, currentlyIllegal=0, legalizationFail=45, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=219, accepted=14
[02/16 00:26:32   1741s]         Max accepted move=25.056um, total accepted move=118.152um, average move=8.439um
[02/16 00:26:32   1742s]         Move for wirelength. considered=85, filtered=0, permitted=84, cannotCompute=8, computed=76, moveTooSmall=112, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=48, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=226, accepted=8
[02/16 00:26:32   1742s]         Max accepted move=15.120um, total accepted move=71.064um, average move=8.883um
[02/16 00:26:32   1742s]         Legalizer API calls during this step: 1108 succeeded with high effort: 1108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:32   1742s]       Move For Wirelength - core done. (took cpu=0:00:04.9 real=0:00:01.6)
[02/16 00:26:32   1742s]       Global shorten wires A1...
[02/16 00:26:32   1742s]         Clock DAG hash before 'Global shorten wires A1': 97a78d1e58dfeff9 ab1503added88066
[02/16 00:26:32   1742s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/16 00:26:32   1742s]           delay calculator: calls=36860, total_wall_time=5.674s, mean_wall_time=0.154ms
[02/16 00:26:32   1742s]           legalizer: calls=8675, total_wall_time=0.450s, mean_wall_time=0.052ms
[02/16 00:26:32   1742s]           steiner router: calls=25533, total_wall_time=11.352s, mean_wall_time=0.445ms
[02/16 00:26:32   1742s]         Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:32   1742s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:32   1742s]       Move For Wirelength - core...
[02/16 00:26:32   1742s]         Clock DAG hash before 'Move For Wirelength - core': 97a78d1e58dfeff9 ab1503added88066
[02/16 00:26:32   1742s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/16 00:26:32   1742s]           delay calculator: calls=36900, total_wall_time=5.680s, mean_wall_time=0.154ms
[02/16 00:26:32   1742s]           legalizer: calls=8740, total_wall_time=0.454s, mean_wall_time=0.052ms
[02/16 00:26:32   1742s]           steiner router: calls=25571, total_wall_time=11.365s, mean_wall_time=0.444ms
[02/16 00:26:32   1743s]         Move for wirelength. considered=85, filtered=0, permitted=84, cannotCompute=77, computed=7, moveTooSmall=234, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=5, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[02/16 00:26:32   1743s]         Max accepted move=0.000um, total accepted move=0.000um
[02/16 00:26:32   1743s]         Legalizer API calls during this step: 90 succeeded with high effort: 90 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:32   1743s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:32   1743s]       Global shorten wires B...
[02/16 00:26:32   1743s]         Clock DAG hash before 'Global shorten wires B': 97a78d1e58dfeff9 ab1503added88066
[02/16 00:26:32   1743s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/16 00:26:32   1743s]           delay calculator: calls=36902, total_wall_time=5.681s, mean_wall_time=0.154ms
[02/16 00:26:32   1743s]           legalizer: calls=8830, total_wall_time=0.457s, mean_wall_time=0.052ms
[02/16 00:26:32   1743s]           steiner router: calls=25581, total_wall_time=11.371s, mean_wall_time=0.445ms
[02/16 00:26:33   1744s]         Legalizer API calls during this step: 376 succeeded with high effort: 376 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:33   1744s]       Global shorten wires B done. (took cpu=0:00:01.0 real=0:00:00.5)
[02/16 00:26:33   1744s]       Move For Wirelength - branch...
[02/16 00:26:33   1744s]         Clock DAG hash before 'Move For Wirelength - branch': bc34ea28ccac943c c233e7dc8ffc918b
[02/16 00:26:33   1744s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/16 00:26:33   1744s]           delay calculator: calls=37169, total_wall_time=5.734s, mean_wall_time=0.154ms
[02/16 00:26:33   1744s]           legalizer: calls=9206, total_wall_time=0.482s, mean_wall_time=0.052ms
[02/16 00:26:33   1744s]           steiner router: calls=26029, total_wall_time=11.634s, mean_wall_time=0.447ms
[02/16 00:26:33   1744s]         Move for wirelength. considered=85, filtered=0, permitted=84, cannotCompute=0, computed=84, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=105, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=6, accepted=0
[02/16 00:26:33   1744s]         Max accepted move=0.000um, total accepted move=0.000um
[02/16 00:26:33   1744s]         Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:33   1744s]       Move For Wirelength - branch done. (took cpu=0:00:00.5 real=0:00:00.1)
[02/16 00:26:33   1744s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/16 00:26:33   1744s]       Clock DAG hash after 'Wire Reduction extra effort': bc34ea28ccac943c c233e7dc8ffc918b 3e673fb6b77b168 7b6589b719a78521 2993e1b568811f5c
[02/16 00:26:33   1744s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/16 00:26:33   1744s]         delay calculator: calls=37252, total_wall_time=5.761s, mean_wall_time=0.155ms
[02/16 00:26:33   1744s]         legalizer: calls=9398, total_wall_time=0.509s, mean_wall_time=0.054ms
[02/16 00:26:33   1744s]         steiner router: calls=26041, total_wall_time=11.643s, mean_wall_time=0.447ms
[02/16 00:26:33   1744s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/16 00:26:33   1744s]         cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:33   1744s]         sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:33   1744s]         misc counts      : r=1, pp=0, mci=0
[02/16 00:26:33   1744s]         cell areas       : b=454.896um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=454.896um^2
[02/16 00:26:33   1744s]         cell capacitance : b=205.631fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.631fF
[02/16 00:26:33   1744s]         sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:33   1744s]         wire capacitance : top=0.000fF, trunk=409.778fF, leaf=2512.685fF, total=2922.462fF
[02/16 00:26:33   1744s]         wire lengths     : top=0.000um, trunk=2276.888um, leaf=13744.721um, total=16021.609um
[02/16 00:26:33   1744s]         hp wire lengths  : top=0.000um, trunk=1907.280um, leaf=5442.444um, total=7349.724um
[02/16 00:26:33   1744s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/16 00:26:33   1744s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/16 00:26:33   1744s]         Trunk : target=44.4ps count=15 avg=33.1ps sd=7.7ps min=8.9ps max=39.5ps {1 <= 26.6ps, 7 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:33   1744s]         Leaf  : target=44.4ps count=70 avg=42.3ps sd=1.3ps min=38.5ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 4 <= 40.0ps, 26 <= 42.2ps, 40 <= 44.4ps}
[02/16 00:26:33   1744s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[02/16 00:26:33   1744s]          Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 5 
[02/16 00:26:33   1744s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/16 00:26:33   1744s]         skew_group clk/func_mode: insertion delay [min=81.1, max=97.4, avg=89.6, sd=3.2, skn=0.122, kur=-0.543], skew [16.3 vs 20.7], 100% {81.1, 97.4} (wid=15.6 ws=13.0) (gid=87.3 gs=12.8)
[02/16 00:26:33   1744s]             min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:33   1744s]             max path sink: u_array_gen_row[4].gen_col[7].u_pe_u_mac_acc_reg_reg[13]/CLK
[02/16 00:26:33   1744s]       Skew group summary after 'Wire Reduction extra effort':
[02/16 00:26:33   1744s]         skew_group clk/func_mode: insertion delay [min=81.1, max=97.4, avg=89.6, sd=3.2, skn=0.122, kur=-0.543], skew [16.3 vs 20.7], 100% {81.1, 97.4} (wid=15.6 ws=13.0) (gid=87.3 gs=12.8)
[02/16 00:26:33   1744s]       Legalizer API calls during this step: 1901 succeeded with high effort: 1901 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:33   1744s]     Wire Reduction extra effort done. (took cpu=0:00:06.9 real=0:00:02.8)
[02/16 00:26:33   1744s]     Optimizing orientation...
[02/16 00:26:33   1744s]     FlipOpt...
[02/16 00:26:33   1744s]     Disconnecting clock tree from netlist...
[02/16 00:26:33   1744s]     Disconnecting clock tree from netlist done.
[02/16 00:26:34   1746s]     Orientation Wirelength Optimization: Attempted = 84 , Succeeded = 15 , Constraints Broken = 69 , CannotMove = 0 , Illegal = 0 , Other = 0
[02/16 00:26:34   1746s]     Resynthesising clock tree into netlist...
[02/16 00:26:34   1746s]       Reset timing graph...
[02/16 00:26:34   1746s] Ignoring AAE DB Resetting ...
[02/16 00:26:34   1746s]       Reset timing graph done.
[02/16 00:26:34   1746s]     Resynthesising clock tree into netlist done.
[02/16 00:26:34   1746s]     FlipOpt done. (took cpu=0:00:02.0 real=0:00:00.8)
[02/16 00:26:34   1746s]     Optimizing orientation done. (took cpu=0:00:02.0 real=0:00:00.8)
[02/16 00:26:34   1746s] End AAE Lib Interpolated Model. (MEM=3759.464844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:26:34   1747s]     Clock DAG hash after 'Wire Opt OverFix': ec8a7924e47e768c d58a5a2acf5115b 3e673fb6b77b168 6dd8a5a49f0ac734 6b97c095095f79e7
[02/16 00:26:34   1747s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/16 00:26:34   1747s]       delay calculator: calls=37736, total_wall_time=5.898s, mean_wall_time=0.156ms
[02/16 00:26:34   1747s]       legalizer: calls=9815, total_wall_time=0.539s, mean_wall_time=0.055ms
[02/16 00:26:34   1747s]       steiner router: calls=26784, total_wall_time=12.481s, mean_wall_time=0.466ms
[02/16 00:26:34   1747s]     Clock DAG stats after 'Wire Opt OverFix':
[02/16 00:26:34   1747s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:34   1747s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:34   1747s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:26:34   1747s]       cell areas       : b=454.896um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=454.896um^2
[02/16 00:26:34   1747s]       cell capacitance : b=205.631fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.631fF
[02/16 00:26:34   1747s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:34   1747s]       wire capacitance : top=0.000fF, trunk=404.805fF, leaf=2513.284fF, total=2918.090fF
[02/16 00:26:34   1747s]       wire lengths     : top=0.000um, trunk=2246.952um, leaf=13741.472um, total=15988.424um
[02/16 00:26:34   1747s]       hp wire lengths  : top=0.000um, trunk=1902.528um, leaf=5448.924um, total=7351.452um
[02/16 00:26:34   1747s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/16 00:26:34   1747s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/16 00:26:34   1747s]       Trunk : target=44.4ps count=15 avg=32.9ps sd=7.7ps min=8.8ps max=39.7ps {1 <= 26.6ps, 7 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:34   1747s]       Leaf  : target=44.4ps count=70 avg=42.3ps sd=1.4ps min=38.5ps max=44.4ps {0 <= 26.6ps, 0 <= 35.5ps, 4 <= 40.0ps, 25 <= 42.2ps, 41 <= 44.4ps}
[02/16 00:26:34   1747s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[02/16 00:26:34   1747s]        Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 5 
[02/16 00:26:34   1747s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/16 00:26:34   1747s]       skew_group clk/func_mode: insertion delay [min=80.1, max=97.4, avg=89.1, sd=3.4, skn=0.148, kur=-0.523], skew [17.3 vs 20.7], 100% {80.1, 97.4} (wid=16.0 ws=13.4) (gid=87.2 gs=13.3)
[02/16 00:26:34   1747s]           min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:34   1747s]           max path sink: u_array_gen_row[4].gen_col[7].u_pe_u_mac_acc_reg_reg[13]/CLK
[02/16 00:26:34   1747s]     Skew group summary after 'Wire Opt OverFix':
[02/16 00:26:34   1747s]       skew_group clk/func_mode: insertion delay [min=80.1, max=97.4, avg=89.1, sd=3.4, skn=0.148, kur=-0.523], skew [17.3 vs 20.7], 100% {80.1, 97.4} (wid=16.0 ws=13.4) (gid=87.2 gs=13.3)
[02/16 00:26:34   1747s]     Legalizer API calls during this step: 2318 succeeded with high effort: 2192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:34   1747s]   Wire Opt OverFix done. (took cpu=0:00:09.5 real=0:00:03.9)
[02/16 00:26:34   1747s]   Total capacitance is (rise=5301.596fF fall=5307.200fF), of which (rise=2918.090fF fall=2918.090fF) is wire, and (rise=2383.507fF fall=2389.110fF) is gate.
[02/16 00:26:34   1747s]   Stage::Polishing done. (took cpu=0:00:33.4 real=0:00:10.7)
[02/16 00:26:34   1747s]   Stage::Updating netlist...
[02/16 00:26:34   1747s]   Reset timing graph...
[02/16 00:26:34   1747s] Ignoring AAE DB Resetting ...
[02/16 00:26:34   1747s]   Reset timing graph done.
[02/16 00:26:34   1747s]   Setting non-default rules before calling refine place.
[02/16 00:26:34   1747s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/16 00:26:34   1747s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6871.0M, EPOCH TIME: 1771223194.812616
[02/16 00:26:34   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4424).
[02/16 00:26:34   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:34   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:34   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:34   1747s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.230, REAL:0.049, MEM:6871.0M, EPOCH TIME: 1771223194.861580
[02/16 00:26:34   1747s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
[02/16 00:26:34   1747s]   Leaving CCOpt scope - ClockRefiner...
[02/16 00:26:34   1747s]   Assigned high priority to 84 instances.
[02/16 00:26:34   1747s]   Soft fixed 84 clock instances.
[02/16 00:26:34   1747s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[02/16 00:26:34   1747s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[02/16 00:26:34   1747s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6871.0M, EPOCH TIME: 1771223194.896739
[02/16 00:26:34   1747s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223194.896881
[02/16 00:26:34   1747s] Processing tracks to init pin-track alignment.
[02/16 00:26:34   1747s] z: 1, totalTracks: 0
[02/16 00:26:34   1747s] z: 3, totalTracks: 1
[02/16 00:26:34   1747s] z: 5, totalTracks: 1
[02/16 00:26:34   1747s] z: 7, totalTracks: 1
[02/16 00:26:34   1747s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:26:34   1747s] #spOpts: rpCkHalo=4 
[02/16 00:26:34   1747s] Initializing Route Infrastructure for color support ...
[02/16 00:26:34   1747s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6871.0M, EPOCH TIME: 1771223194.897162
[02/16 00:26:34   1747s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6871.0M, EPOCH TIME: 1771223194.897771
[02/16 00:26:34   1747s] Route Infrastructure Initialized for color support successfully.
[02/16 00:26:34   1747s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6871.0M, EPOCH TIME: 1771223194.929754
[02/16 00:26:34   1747s] Info: 84 insts are soft-fixed.
[02/16 00:26:34   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:34   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:34   1747s] 
[02/16 00:26:34   1747s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:26:34   1747s] 
[02/16 00:26:34   1747s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:26:34   1747s] OPERPROF:       Starting CMU at level 4, MEM:6871.0M, EPOCH TIME: 1771223194.960738
[02/16 00:26:34   1747s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223194.963925
[02/16 00:26:34   1747s] 
[02/16 00:26:34   1747s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:26:34   1747s] Info: 84 insts are soft-fixed.
[02/16 00:26:34   1747s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.049, REAL:0.042, MEM:6871.0M, EPOCH TIME: 1771223194.972204
[02/16 00:26:34   1747s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6871.0M, EPOCH TIME: 1771223194.972320
[02/16 00:26:34   1747s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223194.972542
[02/16 00:26:34   1747s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6871.0MB).
[02/16 00:26:34   1747s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.092, REAL:0.085, MEM:6871.0M, EPOCH TIME: 1771223194.982194
[02/16 00:26:34   1747s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.092, REAL:0.086, MEM:6871.0M, EPOCH TIME: 1771223194.982246
[02/16 00:26:34   1747s] TDRefine: refinePlace mode is spiral
[02/16 00:26:34   1747s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:26:34   1747s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.6
[02/16 00:26:34   1747s] OPERPROF: Starting Refine-Place at level 1, MEM:6871.0M, EPOCH TIME: 1771223194.987048
[02/16 00:26:34   1747s] *** Starting refinePlace (0:29:08 mem=6871.0M) ***
[02/16 00:26:35   1747s] Total net bbox length = 4.964e+05 (1.886e+05 3.079e+05) (ext = 3.076e+04)
[02/16 00:26:35   1747s] 
[02/16 00:26:35   1747s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:26:35   1747s] 
[02/16 00:26:35   1747s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:26:35   1747s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6871.0M, EPOCH TIME: 1771223195.027606
[02/16 00:26:35   1747s] # Found 0 legal fixed insts to color.
[02/16 00:26:35   1747s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.002, REAL:0.002, MEM:6871.0M, EPOCH TIME: 1771223195.029716
[02/16 00:26:35   1747s] **WARN: (IMPSP-2041):	Found 84 fixed insts that could not be colored.
[02/16 00:26:35   1747s] Type 'man IMPSP-2041' for more detail.
[02/16 00:26:35   1747s] Info: 84 insts are soft-fixed.
[02/16 00:26:35   1747s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:35   1747s] 
[02/16 00:26:35   1747s]  === Spiral for Logical I: (movable: 84) ===
[02/16 00:26:35   1747s] 
[02/16 00:26:35   1747s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[02/16 00:26:35   1747s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:35   1747s] [CPU] RefinePlace/Soft Fixed (cpu=0:00:00.0, real=0:00:00.0, mem=6871.0MB) @(0:29:08 - 0:29:08).
[02/16 00:26:35   1747s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:35   1747s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223195.090960
[02/16 00:26:35   1747s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.004, REAL:0.004, MEM:6871.0M, EPOCH TIME: 1771223195.094784
[02/16 00:26:35   1747s] Set min layer with design mode ( 2 )
[02/16 00:26:35   1747s] Set max layer with design mode ( 7 )
[02/16 00:26:35   1747s] Set min layer with design mode ( 2 )
[02/16 00:26:35   1747s] Set max layer with design mode ( 7 )
[02/16 00:26:35   1747s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223195.114998
[02/16 00:26:35   1747s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.003, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223195.118478
[02/16 00:26:35   1747s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6871.0M, EPOCH TIME: 1771223195.118917
[02/16 00:26:35   1747s] Starting refinePlace ...
[02/16 00:26:35   1747s] Set min layer with design mode ( 2 )
[02/16 00:26:35   1747s] Set max layer with design mode ( 7 )
[02/16 00:26:35   1747s] One DDP V2 for no tweak run.
[02/16 00:26:35   1747s] 
[02/16 00:26:35   1747s]  === Spiral for Logical I: (movable: 4424) ===
[02/16 00:26:35   1747s] 
[02/16 00:26:35   1747s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:26:35   1748s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:35   1748s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 6839.0MB
[02/16 00:26:35   1748s] Statistics of distance of Instance movement in refine placement:
[02/16 00:26:35   1748s]   maximum (X+Y) =         0.00 um
[02/16 00:26:35   1748s]   mean    (X+Y) =         0.00 um
[02/16 00:26:35   1748s] Summary Report:
[02/16 00:26:35   1748s] Instances move: 0 (out of 33501 movable)
[02/16 00:26:35   1748s] Instances flipped: 0
[02/16 00:26:35   1748s] Mean displacement: 0.00 um
[02/16 00:26:35   1748s] Max displacement: 0.00 um 
[02/16 00:26:35   1748s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:26:35   1748s] Total instances moved : 0
[02/16 00:26:35   1748s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.454, REAL:0.173, MEM:6839.0M, EPOCH TIME: 1771223195.291678
[02/16 00:26:35   1748s] Total net bbox length = 4.964e+05 (1.886e+05 3.079e+05) (ext = 3.076e+04)
[02/16 00:26:35   1748s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 6839.0MB
[02/16 00:26:35   1748s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=6839.0MB) @(0:29:08 - 0:29:08).
[02/16 00:26:35   1748s] *** Finished refinePlace (0:29:08 mem=6839.0M) ***
[02/16 00:26:35   1748s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.6
[02/16 00:26:35   1748s] OPERPROF: Finished Refine-Place at level 1, CPU:0.622, REAL:0.342, MEM:6839.0M, EPOCH TIME: 1771223195.329042
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[02/16 00:26:35   1748s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:26:35   1748s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6839.0M, EPOCH TIME: 1771223195.333417
[02/16 00:26:35   1748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4508).
[02/16 00:26:35   1748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:35   1748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:35   1748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:35   1748s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.230, REAL:0.050, MEM:6871.0M, EPOCH TIME: 1771223195.383615
[02/16 00:26:35   1748s]   ClockRefiner summary
[02/16 00:26:35   1748s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4508).
[02/16 00:26:35   1748s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 84).
[02/16 00:26:35   1748s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4424).
[02/16 00:26:35   1748s]   Restoring pStatusCts on 84 clock instances.
[02/16 00:26:35   1748s]   Revert refine place priority changes on 0 instances.
[02/16 00:26:35   1748s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:00.5)
[02/16 00:26:35   1748s]   Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:00.6)
[02/16 00:26:35   1748s]   CCOpt::Phase::Implementation done. (took cpu=0:00:45.5 real=0:00:17.6)
[02/16 00:26:35   1748s]   CCOpt::Phase::eGRPC...
[02/16 00:26:35   1748s]   eGR Post Conditioning...
[02/16 00:26:35   1748s]     Clock implementation routing...
[02/16 00:26:35   1748s]       Leaving CCOpt scope - Routing Tools...
[02/16 00:26:35   1748s] Net route status summary:
[02/16 00:26:35   1748s]   Clock:        85 (unrouted=85, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:26:35   1748s]   Non-clock: 36397 (unrouted=2571, trialRouted=33826, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:26:35   1748s]       Routing using eGR only...
[02/16 00:26:35   1748s]         Early Global Route - eGR only step...
[02/16 00:26:35   1748s] (ccopt eGR): There are 85 nets to be routed. 0 nets have skip routing designation.
[02/16 00:26:35   1748s] (ccopt eGR): There are 85 nets for routing of which 85 have one or more fixed wires.
[02/16 00:26:35   1748s] (ccopt eGR): Start to route 85 all nets
[02/16 00:26:35   1748s] (I)      Running eGR regular flow
[02/16 00:26:35   1748s] Running assign ptn pin
[02/16 00:26:35   1748s] Running config msv constraints
[02/16 00:26:35   1748s] Running pre-eGR process
[02/16 00:26:35   1749s] [PSP]    Started Early Global Route ( Curr Mem: 5.75 MB )
[02/16 00:26:35   1749s] (I)      Initializing eGR engine (clean)
[02/16 00:26:35   1749s] Set min layer with design mode ( 2 )
[02/16 00:26:35   1749s] Set max layer with design mode ( 7 )
[02/16 00:26:35   1749s] (I)      clean place blk overflow:
[02/16 00:26:35   1749s] (I)      H : enabled 1.00 0
[02/16 00:26:35   1749s] (I)      V : enabled 1.00 0
[02/16 00:26:35   1749s] (I)      Initializing eGR engine (clean)
[02/16 00:26:35   1749s] Set min layer with design mode ( 2 )
[02/16 00:26:35   1749s] Set max layer with design mode ( 7 )
[02/16 00:26:35   1749s] (I)      clean place blk overflow:
[02/16 00:26:35   1749s] (I)      H : enabled 1.00 0
[02/16 00:26:35   1749s] (I)      V : enabled 1.00 0
[02/16 00:26:35   1749s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5.75 MB )
[02/16 00:26:35   1749s] (I)      Running eGR Cong Clean flow
[02/16 00:26:35   1749s] (I)      # wire layers (front) : 11
[02/16 00:26:35   1749s] (I)      # wire layers (back)  : 0
[02/16 00:26:35   1749s] (I)      min wire layer : 1
[02/16 00:26:35   1749s] (I)      max wire layer : 10
[02/16 00:26:35   1749s] (I)      # cut layers (front) : 10
[02/16 00:26:35   1749s] (I)      # cut layers (back)  : 0
[02/16 00:26:35   1749s] (I)      min cut layer : 1
[02/16 00:26:35   1749s] (I)      max cut layer : 9
[02/16 00:26:35   1749s] (I)      ================================ Layers ================================
[02/16 00:26:35   1749s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:35   1749s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:26:35   1749s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:35   1749s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:26:35   1749s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:26:35   1749s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:26:35   1749s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:26:35   1749s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:26:35   1749s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:26:35   1749s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:26:35   1749s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:26:35   1749s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:26:35   1749s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:26:35   1749s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:26:35   1749s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:35   1749s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:26:35   1749s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:26:35   1749s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:26:35   1749s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:26:35   1749s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:35   1749s] (I)      Started Import and model ( Curr Mem: 5.75 MB )
[02/16 00:26:35   1749s] (I)      == Non-default Options ==
[02/16 00:26:35   1749s] (I)      Clean congestion better                            : true
[02/16 00:26:35   1749s] (I)      Estimate vias on DPT layer                         : true
[02/16 00:26:35   1749s] (I)      Rerouting rounds                                   : 10
[02/16 00:26:35   1749s] (I)      Clean congestion layer assignment rounds           : 3
[02/16 00:26:35   1749s] (I)      Layer constraints as soft constraints              : true
[02/16 00:26:35   1749s] (I)      Soft top layer                                     : true
[02/16 00:26:35   1749s] (I)      Skip prospective layer relax nets                  : true
[02/16 00:26:35   1749s] (I)      Better NDR handling                                : true
[02/16 00:26:35   1749s] (I)      Improved NDR modeling in LA                        : true
[02/16 00:26:35   1749s] (I)      Routing cost fix for NDR handling                  : true
[02/16 00:26:35   1749s] (I)      Block tracks for preroutes                         : true
[02/16 00:26:35   1749s] (I)      Assign IRoute by net group key                     : true
[02/16 00:26:35   1749s] (I)      Block unroutable channels                          : true
[02/16 00:26:35   1749s] (I)      Block unroutable channels 3D                       : true
[02/16 00:26:35   1749s] (I)      Bound layer relaxed segment wl                     : true
[02/16 00:26:35   1749s] (I)      Blocked pin reach length threshold                 : 2
[02/16 00:26:35   1749s] (I)      Check blockage within NDR space in TA              : true
[02/16 00:26:35   1749s] (I)      Skip must join for term with via pillar            : true
[02/16 00:26:35   1749s] (I)      Model find APA for IO pin                          : true
[02/16 00:26:35   1749s] (I)      On pin location for off pin term                   : true
[02/16 00:26:35   1749s] (I)      Handle EOL spacing                                 : true
[02/16 00:26:35   1749s] (I)      Merge PG vias by gap                               : true
[02/16 00:26:35   1749s] (I)      Maximum routing layer                              : 7
[02/16 00:26:35   1749s] (I)      Top routing layer                                  : 7
[02/16 00:26:35   1749s] (I)      Ignore routing layer                               : true
[02/16 00:26:35   1749s] (I)      Route selected nets only                           : true
[02/16 00:26:35   1749s] (I)      Refine MST                                         : true
[02/16 00:26:35   1749s] (I)      Honor PRL                                          : true
[02/16 00:26:35   1749s] (I)      Strong congestion aware                            : true
[02/16 00:26:35   1749s] (I)      Improved initial location for IRoutes              : true
[02/16 00:26:35   1749s] (I)      Multi panel TA                                     : true
[02/16 00:26:35   1749s] (I)      Penalize wire overlap                              : true
[02/16 00:26:35   1749s] (I)      Expand small instance blockage                     : true
[02/16 00:26:35   1749s] (I)      Reduce via in TA                                   : true
[02/16 00:26:35   1749s] (I)      SS-aware routing                                   : true
[02/16 00:26:35   1749s] (I)      Improve tree edge sharing                          : true
[02/16 00:26:35   1749s] (I)      Improve 2D via estimation                          : true
[02/16 00:26:35   1749s] (I)      Refine Steiner tree                                : true
[02/16 00:26:35   1749s] (I)      Build spine tree                                   : true
[02/16 00:26:35   1749s] (I)      Model pass through capacity                        : true
[02/16 00:26:35   1749s] (I)      Extend blockages by a half GCell                   : true
[02/16 00:26:35   1749s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[02/16 00:26:35   1749s] (I)      Consider pin shapes                                : true
[02/16 00:26:35   1749s] (I)      Consider pin shapes for all nodes                  : true
[02/16 00:26:35   1749s] (I)      Consider NR APA                                    : true
[02/16 00:26:35   1749s] (I)      Consider IO pin shape                              : true
[02/16 00:26:35   1749s] (I)      Fix pin connection bug                             : true
[02/16 00:26:35   1749s] (I)      Consider layer RC for local wires                  : true
[02/16 00:26:35   1749s] (I)      Honor layer constraint                             : true
[02/16 00:26:35   1749s] (I)      Route to clock mesh pin                            : true
[02/16 00:26:35   1749s] (I)      LA-aware pin escape length                         : 2
[02/16 00:26:35   1749s] (I)      Connect multiple ports                             : true
[02/16 00:26:35   1749s] (I)      Split for must join                                : true
[02/16 00:26:35   1749s] (I)      Number of threads                                  : 8
[02/16 00:26:35   1749s] (I)      Routing effort level                               : 10000
[02/16 00:26:35   1749s] (I)      Prefer layer length threshold                      : 8
[02/16 00:26:35   1749s] (I)      Overflow penalty cost                              : 10
[02/16 00:26:35   1749s] (I)      A-star cost                                        : 0.300000
[02/16 00:26:35   1749s] (I)      Misalignment cost                                  : 10.000000
[02/16 00:26:35   1749s] (I)      Threshold for short IRoute                         : 6
[02/16 00:26:35   1749s] (I)      Via cost during post routing                       : 1.000000
[02/16 00:26:35   1749s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/16 00:26:35   1749s] (I)      Source-to-sink ratio                               : 0.300000
[02/16 00:26:35   1749s] (I)      Scenic ratio bound                                 : 3.000000
[02/16 00:26:35   1749s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/16 00:26:35   1749s] (I)      Net layer relax scenic ratio                       : 1.250000
[02/16 00:26:35   1749s] (I)      Layer demotion scenic scale                        : 1.000000
[02/16 00:26:35   1749s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/16 00:26:35   1749s] (I)      PG-aware similar topology routing                  : true
[02/16 00:26:35   1749s] (I)      Maze routing via cost fix                          : true
[02/16 00:26:35   1749s] (I)      Apply PRL on PG terms                              : true
[02/16 00:26:35   1749s] (I)      Apply PRL on obs objects                           : true
[02/16 00:26:35   1749s] (I)      Handle range-type spacing rules                    : true
[02/16 00:26:35   1749s] (I)      PG gap threshold multiplier                        : 10.000000
[02/16 00:26:35   1749s] (I)      Parallel spacing query fix                         : true
[02/16 00:26:35   1749s] (I)      Force source to root IR                            : true
[02/16 00:26:35   1749s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/16 00:26:35   1749s] (I)      Multi-pass Schedule                                : {{} {} {}}
[02/16 00:26:35   1749s] (I)      Route tie net to shape                             : auto
[02/16 00:26:35   1749s] (I)      Do not relax to DPT layer                          : true
[02/16 00:26:35   1749s] (I)      No DPT in post routing                             : true
[02/16 00:26:35   1749s] (I)      Modeling PG via merging fix                        : true
[02/16 00:26:35   1749s] (I)      Shield aware TA                                    : true
[02/16 00:26:35   1749s] (I)      Strong shield aware TA                             : true
[02/16 00:26:35   1749s] (I)      Overflow calculation fix in LA                     : true
[02/16 00:26:35   1749s] (I)      Post routing fix                                   : true
[02/16 00:26:35   1749s] (I)      Strong post routing                                : true
[02/16 00:26:35   1749s] (I)      Violation on path threshold                        : 1
[02/16 00:26:35   1749s] (I)      Pass through capacity modeling                     : true
[02/16 00:26:35   1749s] (I)      Read layer and via RC                              : true
[02/16 00:26:35   1749s] (I)      Select the non-relaxed segments in post routing stage : true
[02/16 00:26:35   1749s] (I)      Select term pin box for io pin                     : true
[02/16 00:26:35   1749s] (I)      Penalize NDR sharing                               : true
[02/16 00:26:35   1749s] (I)      Enable special modeling                            : false
[02/16 00:26:35   1749s] (I)      Keep fixed segments                                : true
[02/16 00:26:35   1749s] (I)      Reorder net groups by key                          : true
[02/16 00:26:35   1749s] (I)      Increase net scenic ratio                          : true
[02/16 00:26:35   1749s] (I)      Method to set GCell size                           : row
[02/16 00:26:35   1749s] (I)      Connect multiple ports and must join fix           : true
[02/16 00:26:35   1749s] (I)      Avoid high resistance layers                       : true
[02/16 00:26:35   1749s] (I)      Segment length threshold                           : 1
[02/16 00:26:35   1749s] (I)      Model find APA for IO pin fix                      : true
[02/16 00:26:35   1749s] (I)      Avoid connecting non-metal layers                  : true
[02/16 00:26:35   1749s] (I)      Use track pitch for NDR                            : true
[02/16 00:26:35   1749s] (I)      Decide max and min layer to relax with layer difference : true
[02/16 00:26:35   1749s] (I)      Handle non-default track width                     : false
[02/16 00:26:35   1749s] (I)      Block unroutable channels fix                      : true
[02/16 00:26:35   1749s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:26:35   1749s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:26:35   1749s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:26:35   1749s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:35   1749s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:35   1749s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:35   1749s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:35   1749s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:35   1749s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:35   1749s] (I)      ============== Pin Summary ==============
[02/16 00:26:35   1749s] (I)      +-------+--------+---------+------------+
[02/16 00:26:35   1749s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:26:35   1749s] (I)      +-------+--------+---------+------------+
[02/16 00:26:35   1749s] (I)      |     1 | 110341 |   86.83 |        Pin |
[02/16 00:26:35   1749s] (I)      |     2 |  16740 |   13.17 |        Pin |
[02/16 00:26:35   1749s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:26:35   1749s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:26:35   1749s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:26:35   1749s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:26:35   1749s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:26:35   1749s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:26:35   1749s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:26:35   1749s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:26:35   1749s] (I)      +-------+--------+---------+------------+
[02/16 00:26:35   1749s] (I)      Custom ignore net properties:
[02/16 00:26:35   1749s] (I)      1 : NotLegal
[02/16 00:26:35   1749s] (I)      2 : NotSelected
[02/16 00:26:35   1749s] (I)      Default ignore net properties:
[02/16 00:26:35   1749s] (I)      1 : Special
[02/16 00:26:35   1749s] (I)      2 : Analog
[02/16 00:26:35   1749s] (I)      3 : Fixed
[02/16 00:26:35   1749s] (I)      4 : Skipped
[02/16 00:26:35   1749s] (I)      5 : MixedSignal
[02/16 00:26:35   1749s] (I)      Prerouted net properties:
[02/16 00:26:35   1749s] (I)      1 : NotLegal
[02/16 00:26:35   1749s] (I)      2 : Special
[02/16 00:26:35   1749s] (I)      3 : Analog
[02/16 00:26:35   1749s] (I)      4 : Fixed
[02/16 00:26:35   1749s] (I)      5 : Skipped
[02/16 00:26:35   1749s] (I)      6 : MixedSignal
[02/16 00:26:36   1749s] [NR-eGR] Early global route reroute 85 out of 33911 routable nets
[02/16 00:26:36   1749s] (I)      Use row-based GCell size
[02/16 00:26:36   1749s] (I)      Use row-based GCell align
[02/16 00:26:36   1749s] (I)      layer 0 area = 170496
[02/16 00:26:36   1749s] (I)      layer 1 area = 170496
[02/16 00:26:36   1749s] (I)      layer 2 area = 170496
[02/16 00:26:36   1749s] (I)      layer 3 area = 512000
[02/16 00:26:36   1749s] (I)      layer 4 area = 512000
[02/16 00:26:36   1749s] (I)      layer 5 area = 560000
[02/16 00:26:36   1749s] (I)      layer 6 area = 560000
[02/16 00:26:36   1749s] (I)      GCell unit size   : 4320
[02/16 00:26:36   1749s] (I)      GCell multiplier  : 1
[02/16 00:26:36   1749s] (I)      GCell row height  : 4320
[02/16 00:26:36   1749s] (I)      Actual row height : 4320
[02/16 00:26:36   1749s] (I)      GCell align ref   : 24768 24768
[02/16 00:26:36   1749s] missing default track structure on layer 1
[02/16 00:26:36   1749s] [NR-eGR] Track table information for default rule: 
[02/16 00:26:36   1749s] [NR-eGR] M1 has no routable track
[02/16 00:26:36   1749s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:26:36   1749s] [NR-eGR] M3 has single uniform track structure
[02/16 00:26:36   1749s] [NR-eGR] M4 has single uniform track structure
[02/16 00:26:36   1749s] [NR-eGR] M5 has single uniform track structure
[02/16 00:26:36   1749s] [NR-eGR] M6 has single uniform track structure
[02/16 00:26:36   1749s] [NR-eGR] M7 has single uniform track structure
[02/16 00:26:36   1749s] [NR-eGR] M8 has single uniform track structure
[02/16 00:26:36   1749s] [NR-eGR] M9 has single uniform track structure
[02/16 00:26:36   1749s] [NR-eGR] Pad has single uniform track structure
[02/16 00:26:36   1749s] (I)      ============== Default via ===============
[02/16 00:26:36   1749s] (I)      +---+------------------+-----------------+
[02/16 00:26:36   1749s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:26:36   1749s] (I)      +---+------------------+-----------------+
[02/16 00:26:36   1749s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:26:36   1749s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:26:36   1749s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:26:36   1749s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:26:36   1749s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:26:36   1749s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:26:36   1749s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:26:36   1749s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:26:36   1749s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:26:36   1749s] (I)      +---+------------------+-----------------+
[02/16 00:26:36   1749s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:26:36   1749s] [NR-eGR] Read 4253 PG shapes
[02/16 00:26:36   1749s] [NR-eGR] Read 0 clock shapes
[02/16 00:26:36   1749s] [NR-eGR] Read 0 other shapes
[02/16 00:26:36   1749s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:26:36   1749s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:26:36   1749s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:26:36   1749s] [NR-eGR] #PG Blockages       : 4253
[02/16 00:26:36   1749s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:26:36   1749s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:26:36   1749s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:26:36   1749s] [NR-eGR] #Other Blockages    : 0
[02/16 00:26:36   1749s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:26:36   1749s] [NR-eGR] #prerouted nets         : 0
[02/16 00:26:36   1749s] [NR-eGR] #prerouted special nets : 0
[02/16 00:26:36   1749s] [NR-eGR] #prerouted wires        : 0
[02/16 00:26:36   1749s] [NR-eGR] Read 33911 nets ( ignored 33826 )
[02/16 00:26:36   1749s] (I)        Front-side 33911 ( ignored 33826 )
[02/16 00:26:36   1749s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:26:36   1749s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:26:36   1749s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[02/16 00:26:36   1749s] [NR-eGR] #via pillars        : 0
[02/16 00:26:36   1749s] [NR-eGR] #must join all port : 0
[02/16 00:26:36   1749s] [NR-eGR] #multiple ports     : 0
[02/16 00:26:36   1749s] [NR-eGR] #has must join      : 0
[02/16 00:26:36   1749s] (I)      handle routing halo
[02/16 00:26:36   1749s] (I)      Reading macro buffers
[02/16 00:26:36   1749s] (I)      Number of macro buffers: 0
[02/16 00:26:36   1749s] (I)      ========== RC Report:  ===========
[02/16 00:26:36   1749s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/16 00:26:36   1749s] (I)      ----------------------------------
[02/16 00:26:36   1749s] (I)          M2         1.056        0.397 
[02/16 00:26:36   1749s] (I)          M3         1.056        0.397 
[02/16 00:26:36   1749s] (I)          M4         0.792        0.320 
[02/16 00:26:36   1749s] (I)          M5         0.458        0.320 
[02/16 00:26:36   1749s] (I)          M6         0.594        0.265 
[02/16 00:26:36   1749s] (I)          M7         0.594        0.265 
[02/16 00:26:36   1749s] (I)      ========== RC Report:  ===========
[02/16 00:26:36   1749s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/16 00:26:36   1749s] (I)      ----------------------------------
[02/16 00:26:36   1749s] (I)          M2         1.056        0.732 
[02/16 00:26:36   1749s] (I)          M3         1.056        0.732 
[02/16 00:26:36   1749s] (I)          M4         0.792        0.572 
[02/16 00:26:36   1749s] (I)          M5         0.458        0.572 
[02/16 00:26:36   1749s] (I)          M6         0.594        0.454 
[02/16 00:26:36   1749s] (I)          M7         0.594        0.454 
[02/16 00:26:36   1749s] (I)      early_global_route_priority property id does not exist.
[02/16 00:26:36   1749s] (I)      Read Num Blocks=50633  Num Prerouted Wires=0  Num CS=0
[02/16 00:26:36   1749s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 0
[02/16 00:26:36   1749s] (I)      Layer 2 (V) : #blockages 5572 : #preroutes 0
[02/16 00:26:36   1749s] (I)      Layer 3 (H) : #blockages 1705 : #preroutes 0
[02/16 00:26:36   1749s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:26:36   1749s] (I)      Layer 5 (H) : #blockages 36 : #preroutes 0
[02/16 00:26:36   1749s] (I)      Layer 6 (V) : #blockages 36 : #preroutes 0
[02/16 00:26:36   1749s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:26:36   1749s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:26:36   1749s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:26:36   1749s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:26:36   1749s] (I)      Moved 80 terms for better access 
[02/16 00:26:36   1749s] (I)      Number of ignored nets                =  33826
[02/16 00:26:36   1749s] (I)      Number of connected nets              =      0
[02/16 00:26:36   1749s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:26:36   1749s] (I)      Number of clock nets                  =     85.  Ignored: No
[02/16 00:26:36   1749s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:26:36   1749s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:26:36   1749s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:26:36   1749s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:26:36   1749s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:26:36   1749s] [NR-eGR] There are 85 clock nets ( 85 with NDR ).
[02/16 00:26:36   1749s] (I)      Ndr track 0 does not exist
[02/16 00:26:36   1749s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:26:36   1749s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:26:36   1749s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:26:36   1749s] (I)      Site width          :   864  (dbu)
[02/16 00:26:36   1749s] (I)      Row height          :  4320  (dbu)
[02/16 00:26:36   1749s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:26:36   1749s] (I)      GCell width         :  4320  (dbu)
[02/16 00:26:36   1749s] (I)      GCell height        :  4320  (dbu)
[02/16 00:26:36   1749s] (I)      Grid                :   343   343     7
[02/16 00:26:36   1749s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:26:36   1749s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:26:36   1749s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:26:36   1749s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:26:36   1749s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:26:36   1749s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:26:36   1749s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:26:36   1749s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:26:36   1749s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:26:36   1749s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:26:36   1749s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:26:36   1749s] (I)      --------------------------------------------------------
[02/16 00:26:36   1749s] 
[02/16 00:26:36   1749s] [NR-eGR] ============ Routing rule table ============
[02/16 00:26:36   1749s] [NR-eGR] Rule id: 0  Rule name:   Nets: 85
[02/16 00:26:36   1749s] [NR-eGR] ========================================
[02/16 00:26:36   1749s] [NR-eGR] 
[02/16 00:26:36   1749s] (I)      ======== NDR :  =========
[02/16 00:26:36   1749s] (I)      +--------------+--------+
[02/16 00:26:36   1749s] (I)      |           ID |      0 |
[02/16 00:26:36   1749s] (I)      |      Default |     no |
[02/16 00:26:36   1749s] (I)      |  Clk Special |     no |
[02/16 00:26:36   1749s] (I)      | Hard spacing |     no |
[02/16 00:26:36   1749s] (I)      |    NDR track | (none) |
[02/16 00:26:36   1749s] (I)      |      NDR via | (none) |
[02/16 00:26:36   1749s] (I)      |  Extra space |      1 |
[02/16 00:26:36   1749s] (I)      |      Shields |      0 |
[02/16 00:26:36   1749s] (I)      |   Demand (H) |      2 |
[02/16 00:26:36   1749s] (I)      |   Demand (V) |      2 |
[02/16 00:26:36   1749s] (I)      |        #Nets |     85 |
[02/16 00:26:36   1749s] (I)      +--------------+--------+
[02/16 00:26:36   1749s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:26:36   1749s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:26:36   1749s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:26:36   1749s] (I)      |    M2    288      288   1152      576      2      1      1    200    100        yes |
[02/16 00:26:36   1749s] (I)      |    M3    288      288   1152      576      2      1      1    200    100        yes |
[02/16 00:26:36   1749s] (I)      |    M4    384      384   1536      768      2      1      1    200    100        yes |
[02/16 00:26:36   1749s] (I)      |    M5    384      384   1536      768      2      1      1    200    100        yes |
[02/16 00:26:36   1749s] (I)      |    M6    512      512   2048     1024      2      1      1    200    100        yes |
[02/16 00:26:36   1749s] (I)      |    M7    512      512   2048     1024      2      1      1    200    100        yes |
[02/16 00:26:36   1749s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:26:36   1749s] (I)      =============== Blocked Tracks ===============
[02/16 00:26:36   1749s] (I)      +-------+---------+----------+---------------+
[02/16 00:26:36   1749s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:26:36   1749s] (I)      +-------+---------+----------+---------------+
[02/16 00:26:36   1749s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:26:36   1749s] (I)      |     2 |  821828 |   149792 |        18.23% |
[02/16 00:26:36   1749s] (I)      |     3 |  881853 |    33320 |         3.78% |
[02/16 00:26:36   1749s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:26:36   1749s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:26:36   1749s] (I)      |     6 |  495978 |    15765 |         3.18% |
[02/16 00:26:36   1749s] (I)      |     7 |  495978 |    15802 |         3.19% |
[02/16 00:26:36   1749s] (I)      +-------+---------+----------+---------------+
[02/16 00:26:36   1749s] (I)      Finished Import and model ( CPU: 0.42 sec, Real: 0.41 sec, Curr Mem: 5.76 MB )
[02/16 00:26:36   1749s] (I)      Delete wires for 85 nets (async)
[02/16 00:26:36   1749s] (I)      Reset routing kernel
[02/16 00:26:36   1749s] (I)      Started Global Routing ( Curr Mem: 5.76 MB )
[02/16 00:26:36   1749s] (I)      totalPins=4593  totalGlobalPin=4590 (99.93%)
[02/16 00:26:36   1749s] (I)      ================= Net Group Info =================
[02/16 00:26:36   1749s] (I)      +----+----------------+--------------+-----------+
[02/16 00:26:36   1749s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:26:36   1749s] (I)      +----+----------------+--------------+-----------+
[02/16 00:26:36   1749s] (I)      |  1 |             85 |        M3(3) |     M4(4) |
[02/16 00:26:36   1749s] (I)      +----+----------------+--------------+-----------+
[02/16 00:26:36   1749s] (I)      total 2D Cap : 1298568 = (446144 H, 852424 V)
[02/16 00:26:36   1749s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/16 00:26:36   1749s] (I)      init route region map
[02/16 00:26:36   1749s] (I)      #blocked GCells = 0
[02/16 00:26:36   1749s] (I)      #regions = 1
[02/16 00:26:36   1749s] (I)      init safety region map
[02/16 00:26:36   1749s] (I)      #blocked GCells = 0
[02/16 00:26:36   1749s] (I)      #regions = 1
[02/16 00:26:36   1749s] (I)      Adjusted 5 GCells for pin access
[02/16 00:26:36   1749s] [NR-eGR] Layer group 1: route 85 net(s) in layer range [3, 4]
[02/16 00:26:36   1749s] (I)      
[02/16 00:26:36   1749s] (I)      ============  Phase 1a Route ============
[02/16 00:26:36   1749s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 44
[02/16 00:26:36   1749s] (I)      Usage: 14596 = (6310 H, 8286 V) = (1.41% H, 0.97% V) = (6.815e+03um H, 8.949e+03um V)
[02/16 00:26:36   1749s] (I)      
[02/16 00:26:36   1749s] (I)      ============  Phase 1b Route ============
[02/16 00:26:36   1749s] (I)      Usage: 14587 = (6300 H, 8287 V) = (1.41% H, 0.97% V) = (6.804e+03um H, 8.950e+03um V)
[02/16 00:26:36   1749s] (I)      Overflow of layer group 1: 0.92% H + 0.00% V. EstWL: 1.575396e+04um
[02/16 00:26:36   1749s] (I)      
[02/16 00:26:36   1749s] (I)      ============  Phase 1c Route ============
[02/16 00:26:36   1749s] (I)      Level2 Grid: 69 x 69
[02/16 00:26:36   1749s] (I)      Usage: 14593 = (6300 H, 8293 V) = (1.41% H, 0.97% V) = (6.804e+03um H, 8.956e+03um V)
[02/16 00:26:36   1749s] (I)      
[02/16 00:26:36   1749s] (I)      ============  Phase 1d Route ============
[02/16 00:26:36   1749s] (I)      Usage: 14842 = (6355 H, 8487 V) = (1.42% H, 1.00% V) = (6.863e+03um H, 9.166e+03um V)
[02/16 00:26:36   1749s] (I)      
[02/16 00:26:36   1749s] (I)      ============  Phase 1e Route ============
[02/16 00:26:36   1749s] (I)      Usage: 14842 = (6355 H, 8487 V) = (1.42% H, 1.00% V) = (6.863e+03um H, 9.166e+03um V)
[02/16 00:26:36   1749s] [NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.00% V. EstWL: 1.602936e+04um
[02/16 00:26:36   1749s] (I)      
[02/16 00:26:36   1749s] (I)      ============  Phase 1f Route ============
[02/16 00:26:36   1749s] (I)      Usage: 14897 = (6325 H, 8572 V) = (1.42% H, 1.01% V) = (6.831e+03um H, 9.258e+03um V)
[02/16 00:26:36   1749s] (I)      
[02/16 00:26:36   1749s] (I)      ============  Phase 1g Route ============
[02/16 00:26:36   1749s] (I)      Usage: 13228 = (5371 H, 7857 V) = (1.20% H, 0.92% V) = (5.801e+03um H, 8.486e+03um V)
[02/16 00:26:36   1749s] (I)      #Nets         : 85
[02/16 00:26:36   1749s] (I)      #Relaxed nets : 68
[02/16 00:26:36   1749s] (I)      Wire length   : 2585
[02/16 00:26:36   1749s] [NR-eGR] Create a new net group with 68 nets and layer range [3, 5]
[02/16 00:26:36   1749s] (I)      
[02/16 00:26:36   1749s] (I)      ============  Phase 1h Route ============
[02/16 00:26:36   1749s] (I)      Usage: 13226 = (5372 H, 7854 V) = (1.20% H, 0.92% V) = (5.802e+03um H, 8.482e+03um V)
[02/16 00:26:36   1749s] (I)      
[02/16 00:26:36   1749s] (I)      ============  Phase 1l Route ============
[02/16 00:26:36   1750s] (I)      total 2D Cap : 1860745 = (446144 H, 1414601 V)
[02/16 00:26:36   1750s] (I)      total 2D Demand : 5176 = (2260 H, 2916 V)
[02/16 00:26:36   1750s] (I)      init route region map
[02/16 00:26:36   1750s] (I)      #blocked GCells = 0
[02/16 00:26:36   1750s] (I)      #regions = 1
[02/16 00:26:36   1750s] (I)      init safety region map
[02/16 00:26:36   1750s] (I)      #blocked GCells = 0
[02/16 00:26:36   1750s] (I)      #regions = 1
[02/16 00:26:36   1750s] (I)      Adjusted 5 GCells for pin access
[02/16 00:26:36   1750s] [NR-eGR] Layer group 2: route 68 net(s) in layer range [3, 5]
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1a Route ============
[02/16 00:26:36   1750s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 66
[02/16 00:26:36   1750s] (I)      Usage: 25264 = (10506 H, 14758 V) = (2.35% H, 1.04% V) = (1.135e+04um H, 1.594e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1b Route ============
[02/16 00:26:36   1750s] (I)      Usage: 25259 = (10501 H, 14758 V) = (2.35% H, 1.04% V) = (1.134e+04um H, 1.594e+04um V)
[02/16 00:26:36   1750s] (I)      Overflow of layer group 2: 0.83% H + 0.00% V. EstWL: 2.727972e+04um
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1c Route ============
[02/16 00:26:36   1750s] (I)      Level2 Grid: 69 x 69
[02/16 00:26:36   1750s] (I)      Usage: 25259 = (10501 H, 14758 V) = (2.35% H, 1.04% V) = (1.134e+04um H, 1.594e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1d Route ============
[02/16 00:26:36   1750s] (I)      Usage: 25500 = (10541 H, 14959 V) = (2.36% H, 1.06% V) = (1.138e+04um H, 1.616e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1e Route ============
[02/16 00:26:36   1750s] (I)      Usage: 25500 = (10541 H, 14959 V) = (2.36% H, 1.06% V) = (1.138e+04um H, 1.616e+04um V)
[02/16 00:26:36   1750s] [NR-eGR] Early Global Route overflow of layer group 2: 0.20% H + 0.00% V. EstWL: 2.754000e+04um
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1f Route ============
[02/16 00:26:36   1750s] (I)      Usage: 25593 = (10562 H, 15031 V) = (2.37% H, 1.06% V) = (1.141e+04um H, 1.623e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1g Route ============
[02/16 00:26:36   1750s] (I)      Usage: 23837 = (9554 H, 14283 V) = (2.14% H, 1.01% V) = (1.032e+04um H, 1.543e+04um V)
[02/16 00:26:36   1750s] (I)      #Nets         : 68
[02/16 00:26:36   1750s] (I)      #Relaxed nets : 68
[02/16 00:26:36   1750s] (I)      Wire length   : 0
[02/16 00:26:36   1750s] [NR-eGR] Create a new net group with 68 nets and layer range [3, 7]
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1h Route ============
[02/16 00:26:36   1750s] (I)      Usage: 23837 = (9554 H, 14283 V) = (2.14% H, 1.01% V) = (1.032e+04um H, 1.543e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1l Route ============
[02/16 00:26:36   1750s] (I)      total 2D Cap : 2679347 = (855318 H, 1824029 V)
[02/16 00:26:36   1750s] (I)      total 2D Demand : 5176 = (2260 H, 2916 V)
[02/16 00:26:36   1750s] (I)      init route region map
[02/16 00:26:36   1750s] (I)      #blocked GCells = 0
[02/16 00:26:36   1750s] (I)      #regions = 1
[02/16 00:26:36   1750s] (I)      init safety region map
[02/16 00:26:36   1750s] (I)      #blocked GCells = 0
[02/16 00:26:36   1750s] (I)      #regions = 1
[02/16 00:26:36   1750s] [NR-eGR] Layer group 3: route 68 net(s) in layer range [3, 7]
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1a Route ============
[02/16 00:26:36   1750s] (I)      Usage: 35815 = (14698 H, 21117 V) = (1.72% H, 1.16% V) = (1.587e+04um H, 2.281e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1b Route ============
[02/16 00:26:36   1750s] (I)      Usage: 35815 = (14698 H, 21117 V) = (1.72% H, 1.16% V) = (1.587e+04um H, 2.281e+04um V)
[02/16 00:26:36   1750s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.868020e+04um
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1c Route ============
[02/16 00:26:36   1750s] (I)      Usage: 35815 = (14698 H, 21117 V) = (1.72% H, 1.16% V) = (1.587e+04um H, 2.281e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1d Route ============
[02/16 00:26:36   1750s] (I)      Usage: 35815 = (14698 H, 21117 V) = (1.72% H, 1.16% V) = (1.587e+04um H, 2.281e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1e Route ============
[02/16 00:26:36   1750s] (I)      Usage: 35815 = (14698 H, 21117 V) = (1.72% H, 1.16% V) = (1.587e+04um H, 2.281e+04um V)
[02/16 00:26:36   1750s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.868020e+04um
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1f Route ============
[02/16 00:26:36   1750s] (I)      Usage: 35815 = (14698 H, 21117 V) = (1.72% H, 1.16% V) = (1.587e+04um H, 2.281e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1g Route ============
[02/16 00:26:36   1750s] (I)      Usage: 35528 = (14514 H, 21014 V) = (1.70% H, 1.15% V) = (1.568e+04um H, 2.270e+04um V)
[02/16 00:26:36   1750s] (I)      #Nets         : 68
[02/16 00:26:36   1750s] (I)      #Relaxed nets : 18
[02/16 00:26:36   1750s] (I)      Wire length   : 8909
[02/16 00:26:36   1750s] [NR-eGR] Create a new net group with 18 nets and layer range [2, 7]
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1h Route ============
[02/16 00:26:36   1750s] (I)      Usage: 35532 = (14511 H, 21021 V) = (1.70% H, 1.15% V) = (1.567e+04um H, 2.270e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1l Route ============
[02/16 00:26:36   1750s] (I)      routed 998 hard fixed segments
[02/16 00:26:36   1750s] (I)      total 2D Cap : 3363001 = (1538972 H, 1824029 V)
[02/16 00:26:36   1750s] (I)      total 2D Demand : 27949 = (13735 H, 14214 V)
[02/16 00:26:36   1750s] (I)      init route region map
[02/16 00:26:36   1750s] (I)      #blocked GCells = 0
[02/16 00:26:36   1750s] (I)      #regions = 1
[02/16 00:26:36   1750s] (I)      init safety region map
[02/16 00:26:36   1750s] (I)      #blocked GCells = 0
[02/16 00:26:36   1750s] (I)      #regions = 1
[02/16 00:26:36   1750s] [NR-eGR] Layer group 4: route 18 net(s) in layer range [2, 7]
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1a Route ============
[02/16 00:26:36   1750s] (I)      Usage: 41449 = (17066 H, 24383 V) = (1.11% H, 1.34% V) = (1.843e+04um H, 2.633e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1b Route ============
[02/16 00:26:36   1750s] (I)      Usage: 41449 = (17066 H, 24383 V) = (1.11% H, 1.34% V) = (1.843e+04um H, 2.633e+04um V)
[02/16 00:26:36   1750s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.476492e+04um
[02/16 00:26:36   1750s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/16 00:26:36   1750s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1c Route ============
[02/16 00:26:36   1750s] (I)      Usage: 41449 = (17066 H, 24383 V) = (1.11% H, 1.34% V) = (1.843e+04um H, 2.633e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1d Route ============
[02/16 00:26:36   1750s] (I)      Usage: 41449 = (17066 H, 24383 V) = (1.11% H, 1.34% V) = (1.843e+04um H, 2.633e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1e Route ============
[02/16 00:26:36   1750s] (I)      Usage: 41449 = (17066 H, 24383 V) = (1.11% H, 1.34% V) = (1.843e+04um H, 2.633e+04um V)
[02/16 00:26:36   1750s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.476492e+04um
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1f Route ============
[02/16 00:26:36   1750s] (I)      Usage: 41449 = (17066 H, 24383 V) = (1.11% H, 1.34% V) = (1.843e+04um H, 2.633e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1g Route ============
[02/16 00:26:36   1750s] (I)      Usage: 41415 = (17018 H, 24397 V) = (1.11% H, 1.34% V) = (1.838e+04um H, 2.635e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1h Route ============
[02/16 00:26:36   1750s] (I)      Usage: 41415 = (17018 H, 24397 V) = (1.11% H, 1.34% V) = (1.838e+04um H, 2.635e+04um V)
[02/16 00:26:36   1750s] (I)      
[02/16 00:26:36   1750s] (I)      ============  Phase 1l Route ============
[02/16 00:26:37   1750s] (I)      
[02/16 00:26:37   1750s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:26:37   1750s] [NR-eGR]                        OverCon            
[02/16 00:26:37   1750s] [NR-eGR]                         #Gcell     %Gcell
[02/16 00:26:37   1750s] [NR-eGR]        Layer             (1-2)    OverCon
[02/16 00:26:37   1750s] [NR-eGR] ----------------------------------------------
[02/16 00:26:37   1750s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:37   1750s] [NR-eGR]      M2 ( 2)        11( 0.01%)   ( 0.01%) 
[02/16 00:26:37   1750s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:37   1750s] [NR-eGR]      M4 ( 4)        31( 0.03%)   ( 0.03%) 
[02/16 00:26:37   1750s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:37   1750s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:37   1750s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:37   1750s] [NR-eGR] ----------------------------------------------
[02/16 00:26:37   1750s] [NR-eGR]        Total        42( 0.01%)   ( 0.01%) 
[02/16 00:26:37   1750s] [NR-eGR] 
[02/16 00:26:37   1750s] (I)      Finished Global Routing ( CPU: 1.52 sec, Real: 0.81 sec, Curr Mem: 5.77 MB )
[02/16 00:26:37   1750s] (I)      Updating congestion map
[02/16 00:26:37   1750s] (I)      total 2D Cap : 3386143 = (1559901 H, 1826242 V)
[02/16 00:26:37   1751s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:26:37   1751s] (I)      Running track assignment and export wires
[02/16 00:26:37   1751s] (I)      ============= Track Assignment ============
[02/16 00:26:37   1751s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.76 MB )
[02/16 00:26:37   1751s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:26:37   1751s] (I)      Run Multi-thread track assignment
[02/16 00:26:37   1751s] (I)      Finished Track Assignment (8T) ( CPU: 0.14 sec, Real: 0.03 sec, Curr Mem: 5.79 MB )
[02/16 00:26:37   1751s] (I)      Started Export ( Curr Mem: 5.79 MB )
[02/16 00:26:37   1751s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:26:37   1751s] [NR-eGR] Total eGR-routed clock nets wire length: 16481um, number of vias: 13498
[02/16 00:26:37   1751s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:37   1751s] [NR-eGR] Report for selected net(s) only.
[02/16 00:26:37   1751s] [NR-eGR]              Length (um)   Vias 
[02/16 00:26:37   1751s] [NR-eGR] --------------------------------
[02/16 00:26:37   1751s] [NR-eGR]  M1   (1V)             0   4592 
[02/16 00:26:37   1751s] [NR-eGR]  M2   (2H)          1378   5069 
[02/16 00:26:37   1751s] [NR-eGR]  M3   (3V)          7690   2715 
[02/16 00:26:37   1751s] [NR-eGR]  M4   (4H)          5088    700 
[02/16 00:26:37   1751s] [NR-eGR]  M5   (5V)          1311    422 
[02/16 00:26:37   1751s] [NR-eGR]  M6   (6H)          1014      0 
[02/16 00:26:37   1751s] [NR-eGR]  M7   (7V)             0      0 
[02/16 00:26:37   1751s] [NR-eGR]  M8   (8H)             0      0 
[02/16 00:26:37   1751s] [NR-eGR]  M9   (9V)             0      0 
[02/16 00:26:37   1751s] [NR-eGR]  Pad  (10H)            0      0 
[02/16 00:26:37   1751s] [NR-eGR] --------------------------------
[02/16 00:26:37   1751s] [NR-eGR]       Total        16481  13498 
[02/16 00:26:37   1751s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:37   1751s] [NR-eGR] Total half perimeter of net bounding box: 7457um
[02/16 00:26:37   1751s] [NR-eGR] Total length: 16481um, number of vias: 13498
[02/16 00:26:37   1751s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:37   1751s] [NR-eGR] Total routed clock nets wire length: 16481um, number of vias: 13498
[02/16 00:26:37   1751s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:37   1751s] [NR-eGR]              Length (um)    Vias 
[02/16 00:26:37   1751s] [NR-eGR] ---------------------------------
[02/16 00:26:37   1751s] [NR-eGR]  M1   (1V)             0  110341 
[02/16 00:26:37   1751s] [NR-eGR]  M2   (2H)        127641  187012 
[02/16 00:26:37   1751s] [NR-eGR]  M3   (3V)        222246   26230 
[02/16 00:26:37   1751s] [NR-eGR]  M4   (4H)         67670   10841 
[02/16 00:26:37   1751s] [NR-eGR]  M5   (5V)         90974    6259 
[02/16 00:26:37   1751s] [NR-eGR]  M6   (6H)         43999    1633 
[02/16 00:26:37   1751s] [NR-eGR]  M7   (7V)         40208       0 
[02/16 00:26:37   1751s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:26:37   1751s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:26:37   1751s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:26:37   1751s] [NR-eGR] ---------------------------------
[02/16 00:26:37   1751s] [NR-eGR]       Total       592737  342316 
[02/16 00:26:37   1751s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:37   1751s] [NR-eGR] Total half perimeter of net bounding box: 496423um
[02/16 00:26:37   1751s] [NR-eGR] Total length: 592737um, number of vias: 342316
[02/16 00:26:37   1751s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:37   1751s] (I)      == Layer wire length by net rule ==
[02/16 00:26:37   1751s] (I)                    Default 
[02/16 00:26:37   1751s] (I)      ----------------------
[02/16 00:26:37   1751s] (I)       M1   (1V)        0um 
[02/16 00:26:37   1751s] (I)       M2   (2H)   127641um 
[02/16 00:26:37   1751s] (I)       M3   (3V)   222246um 
[02/16 00:26:37   1751s] (I)       M4   (4H)    67670um 
[02/16 00:26:37   1751s] (I)       M5   (5V)    90974um 
[02/16 00:26:37   1751s] (I)       M6   (6H)    43999um 
[02/16 00:26:37   1751s] (I)       M7   (7V)    40208um 
[02/16 00:26:37   1751s] (I)       M8   (8H)        0um 
[02/16 00:26:37   1751s] (I)       M9   (9V)        0um 
[02/16 00:26:37   1751s] (I)       Pad  (10H)       0um 
[02/16 00:26:37   1751s] (I)      ----------------------
[02/16 00:26:37   1751s] (I)            Total  592737um 
[02/16 00:26:37   1751s] (I)      == Layer via count by net rule ==
[02/16 00:26:37   1751s] (I)                   Default 
[02/16 00:26:37   1751s] (I)      ---------------------
[02/16 00:26:37   1751s] (I)       M1   (1V)    110341 
[02/16 00:26:37   1751s] (I)       M2   (2H)    187012 
[02/16 00:26:37   1751s] (I)       M3   (3V)     26230 
[02/16 00:26:37   1751s] (I)       M4   (4H)     10841 
[02/16 00:26:37   1751s] (I)       M5   (5V)      6259 
[02/16 00:26:37   1751s] (I)       M6   (6H)      1633 
[02/16 00:26:37   1751s] (I)       M7   (7V)         0 
[02/16 00:26:37   1751s] (I)       M8   (8H)         0 
[02/16 00:26:37   1751s] (I)       M9   (9V)         0 
[02/16 00:26:37   1751s] (I)       Pad  (10H)        0 
[02/16 00:26:37   1751s] (I)      ---------------------
[02/16 00:26:37   1751s] (I)            Total   342316 
[02/16 00:26:37   1751s] (I)      Finished Export ( CPU: 0.47 sec, Real: 0.29 sec, Curr Mem: 5.78 MB )
[02/16 00:26:37   1751s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:26:37   1751s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.63 sec, Real: 1.62 sec, Curr Mem: 5.78 MB )
[02/16 00:26:37   1751s] [NR-eGR] Finished Early Global Route ( CPU: 2.64 sec, Real: 1.63 sec, Curr Mem: 5.75 MB )
[02/16 00:26:37   1751s] (I)      ========================================= Runtime Summary ==========================================
[02/16 00:26:37   1751s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/16 00:26:37   1751s] (I)      ----------------------------------------------------------------------------------------------------
[02/16 00:26:37   1751s] (I)       Early Global Route                             100.00%  483.75 sec  485.39 sec  1.63 sec  2.64 sec 
[02/16 00:26:37   1751s] (I)       +-Early Global Route kernel                     99.35%  483.76 sec  485.38 sec  1.62 sec  2.63 sec 
[02/16 00:26:37   1751s] (I)       | +-Import and model                            25.38%  483.77 sec  484.18 sec  0.41 sec  0.42 sec 
[02/16 00:26:37   1751s] (I)       | | +-Create place DB                           10.52%  483.77 sec  483.94 sec  0.17 sec  0.17 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Import place data                       10.51%  483.77 sec  483.94 sec  0.17 sec  0.17 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Read instances and placement           2.67%  483.77 sec  483.81 sec  0.04 sec  0.04 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Read nets                              7.74%  483.81 sec  483.94 sec  0.13 sec  0.13 sec 
[02/16 00:26:37   1751s] (I)       | | +-Create route DB                           13.98%  483.94 sec  484.17 sec  0.23 sec  0.23 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Import route data (8T)                  13.90%  483.94 sec  484.17 sec  0.23 sec  0.23 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Read blockages ( Layer 2-7 )           2.00%  484.01 sec  484.05 sec  0.03 sec  0.03 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Read routing blockages               0.00%  484.01 sec  484.01 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Read bump blockages                  0.00%  484.01 sec  484.01 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Read instance blockages              1.65%  484.01 sec  484.04 sec  0.03 sec  0.03 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Read PG blockages                    0.13%  484.04 sec  484.04 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  484.04 sec  484.04 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Read clock blockages                 0.00%  484.04 sec  484.04 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Read other blockages                 0.00%  484.04 sec  484.04 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Read halo blockages                  0.11%  484.04 sec  484.05 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Read boundary cut boxes              0.00%  484.05 sec  484.05 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Read blackboxes                        0.00%  484.05 sec  484.05 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Read prerouted                         0.06%  484.05 sec  484.05 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Read nets                              0.24%  484.05 sec  484.05 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Set up via pillars                     0.20%  484.06 sec  484.06 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Set up RC info                         0.05%  484.06 sec  484.06 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Initialize 3D grid graph               0.42%  484.07 sec  484.07 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Model blockage capacity                5.27%  484.07 sec  484.16 sec  0.09 sec  0.09 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Initialize 3D capacity               4.78%  484.07 sec  484.15 sec  0.08 sec  0.08 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Move terms for access (8T)             0.05%  484.17 sec  484.17 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | +-Read aux data                              0.00%  484.17 sec  484.17 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | +-Others data preparation                    0.00%  484.17 sec  484.17 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | +-Create route kernel                        0.60%  484.17 sec  484.18 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | +-Global Routing                              49.55%  484.19 sec  484.99 sec  0.81 sec  1.52 sec 
[02/16 00:26:37   1751s] (I)       | | +-Initialization                             0.30%  484.19 sec  484.19 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | +-Net group 1                               18.22%  484.19 sec  484.49 sec  0.30 sec  0.61 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Generate topology (8T)                   0.40%  484.19 sec  484.20 sec  0.01 sec  0.04 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1a                                 0.59%  484.25 sec  484.25 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Pattern routing (8T)                   0.16%  484.25 sec  484.25 sec  0.00 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.18%  484.25 sec  484.25 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1b                                 0.60%  484.25 sec  484.26 sec  0.01 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Monotonic routing (8T)                 0.38%  484.26 sec  484.26 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1c                                 0.43%  484.26 sec  484.27 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Two level Routing                      0.42%  484.26 sec  484.27 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Two Level Routing (Regular)          0.28%  484.27 sec  484.27 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  484.27 sec  484.27 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1d                                 5.46%  484.27 sec  484.36 sec  0.09 sec  0.29 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Detoured routing (8T)                  5.44%  484.27 sec  484.36 sec  0.09 sec  0.29 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1e                                 0.28%  484.36 sec  484.37 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Route legalization                     0.13%  484.36 sec  484.36 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Legalize Blockage Violations         0.12%  484.36 sec  484.36 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1f                                 2.17%  484.37 sec  484.40 sec  0.04 sec  0.04 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Congestion clean                       2.15%  484.37 sec  484.40 sec  0.04 sec  0.03 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1g                                 3.05%  484.40 sec  484.45 sec  0.05 sec  0.05 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Post Routing                           3.04%  484.40 sec  484.45 sec  0.05 sec  0.05 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1h                                 0.63%  484.45 sec  484.46 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Post Routing                           0.62%  484.45 sec  484.46 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1l                                 1.55%  484.46 sec  484.49 sec  0.03 sec  0.10 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Layer assignment (8T)                  1.53%  484.46 sec  484.49 sec  0.03 sec  0.10 sec 
[02/16 00:26:37   1751s] (I)       | | +-Net group 2                               14.80%  484.49 sec  484.73 sec  0.24 sec  0.45 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Generate topology (8T)                   0.45%  484.49 sec  484.50 sec  0.01 sec  0.04 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1a                                 0.49%  484.55 sec  484.55 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Pattern routing (8T)                   0.15%  484.55 sec  484.55 sec  0.00 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.16%  484.55 sec  484.55 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1b                                 0.54%  484.55 sec  484.56 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Monotonic routing (8T)                 0.26%  484.55 sec  484.56 sec  0.00 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1c                                 0.41%  484.56 sec  484.57 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Two level Routing                      0.40%  484.56 sec  484.57 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Two Level Routing (Regular)          0.26%  484.56 sec  484.57 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  484.57 sec  484.57 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1d                                 4.87%  484.57 sec  484.65 sec  0.08 sec  0.25 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Detoured routing (8T)                  4.86%  484.57 sec  484.65 sec  0.08 sec  0.25 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1e                                 0.11%  484.65 sec  484.65 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Route legalization                     0.05%  484.65 sec  484.65 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | | +-Legalize Blockage Violations         0.04%  484.65 sec  484.65 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1f                                 2.59%  484.65 sec  484.69 sec  0.04 sec  0.04 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Congestion clean                       2.58%  484.65 sec  484.69 sec  0.04 sec  0.04 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1g                                 2.12%  484.69 sec  484.73 sec  0.03 sec  0.03 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Post Routing                           2.11%  484.69 sec  484.73 sec  0.03 sec  0.03 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1h                                 0.05%  484.73 sec  484.73 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Post Routing                           0.04%  484.73 sec  484.73 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1l                                 0.00%  484.73 sec  484.73 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | +-Net group 3                                8.31%  484.73 sec  484.87 sec  0.14 sec  0.25 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Generate topology (8T)                   0.35%  484.73 sec  484.74 sec  0.01 sec  0.04 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1a                                 0.31%  484.79 sec  484.80 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Pattern routing (8T)                   0.16%  484.80 sec  484.80 sec  0.00 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1b                                 0.20%  484.80 sec  484.80 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1c                                 0.00%  484.80 sec  484.80 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1d                                 0.00%  484.80 sec  484.80 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1e                                 0.09%  484.80 sec  484.80 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Route legalization                     0.00%  484.80 sec  484.80 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1f                                 0.00%  484.80 sec  484.80 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1g                                 1.09%  484.80 sec  484.82 sec  0.02 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Post Routing                           1.08%  484.80 sec  484.82 sec  0.02 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1h                                 0.86%  484.82 sec  484.84 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Post Routing                           0.84%  484.82 sec  484.84 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1l                                 1.80%  484.84 sec  484.87 sec  0.03 sec  0.10 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Layer assignment (8T)                  1.76%  484.84 sec  484.87 sec  0.03 sec  0.10 sec 
[02/16 00:26:37   1751s] (I)       | | +-Net group 4                                6.45%  484.87 sec  484.97 sec  0.11 sec  0.18 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Generate topology (8T)                   0.00%  484.87 sec  484.87 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1a                                 0.49%  484.92 sec  484.93 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Pattern routing (8T)                   0.12%  484.92 sec  484.92 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Add via demand to 2D                   0.33%  484.92 sec  484.93 sec  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1b                                 0.14%  484.93 sec  484.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1c                                 0.00%  484.93 sec  484.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1d                                 0.00%  484.93 sec  484.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1e                                 0.06%  484.93 sec  484.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Route legalization                     0.00%  484.93 sec  484.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1f                                 0.00%  484.93 sec  484.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1g                                 0.09%  484.93 sec  484.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Post Routing                           0.08%  484.93 sec  484.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1h                                 0.09%  484.93 sec  484.94 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Post Routing                           0.08%  484.93 sec  484.94 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Phase 1l                                 2.15%  484.94 sec  484.97 sec  0.04 sec  0.11 sec 
[02/16 00:26:37   1751s] (I)       | | | | +-Layer assignment (8T)                  1.46%  484.95 sec  484.97 sec  0.02 sec  0.10 sec 
[02/16 00:26:37   1751s] (I)       | +-Export cong map                              3.80%  484.99 sec  485.06 sec  0.06 sec  0.06 sec 
[02/16 00:26:37   1751s] (I)       | | +-Export 2D cong map                         1.21%  485.04 sec  485.06 sec  0.02 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)       | +-Extract Global 3D Wires                      0.02%  485.06 sec  485.06 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | +-Track Assignment (8T)                        2.12%  485.06 sec  485.09 sec  0.03 sec  0.14 sec 
[02/16 00:26:37   1751s] (I)       | | +-Initialization                             0.00%  485.06 sec  485.06 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | +-Track Assignment Kernel                    2.03%  485.06 sec  485.09 sec  0.03 sec  0.14 sec 
[02/16 00:26:37   1751s] (I)       | | +-Free Memory                                0.00%  485.09 sec  485.09 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | +-Export                                      17.75%  485.09 sec  485.38 sec  0.29 sec  0.47 sec 
[02/16 00:26:37   1751s] (I)       | | +-Export DB wires                            0.56%  485.09 sec  485.10 sec  0.01 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Export all nets (8T)                     0.48%  485.10 sec  485.10 sec  0.01 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)       | | | +-Set wire vias (8T)                       0.03%  485.10 sec  485.10 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | | +-Report wirelength                         14.37%  485.10 sec  485.34 sec  0.23 sec  0.23 sec 
[02/16 00:26:37   1751s] (I)       | | +-Update net boxes                           2.77%  485.34 sec  485.38 sec  0.05 sec  0.22 sec 
[02/16 00:26:37   1751s] (I)       | | +-Update timing                              0.00%  485.38 sec  485.38 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)       | +-Postprocess design                           0.01%  485.38 sec  485.38 sec  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)      ======================= Summary by functions ========================
[02/16 00:26:37   1751s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:26:37   1751s] (I)      ---------------------------------------------------------------------
[02/16 00:26:37   1751s] (I)        0  Early Global Route                  100.00%  1.63 sec  2.64 sec 
[02/16 00:26:37   1751s] (I)        1  Early Global Route kernel            99.35%  1.62 sec  2.63 sec 
[02/16 00:26:37   1751s] (I)        2  Global Routing                       49.55%  0.81 sec  1.52 sec 
[02/16 00:26:37   1751s] (I)        2  Import and model                     25.38%  0.41 sec  0.42 sec 
[02/16 00:26:37   1751s] (I)        2  Export                               17.75%  0.29 sec  0.47 sec 
[02/16 00:26:37   1751s] (I)        2  Export cong map                       3.80%  0.06 sec  0.06 sec 
[02/16 00:26:37   1751s] (I)        2  Track Assignment (8T)                 2.12%  0.03 sec  0.14 sec 
[02/16 00:26:37   1751s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        2  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        3  Net group 1                          18.22%  0.30 sec  0.61 sec 
[02/16 00:26:37   1751s] (I)        3  Net group 2                          14.80%  0.24 sec  0.45 sec 
[02/16 00:26:37   1751s] (I)        3  Report wirelength                    14.37%  0.23 sec  0.23 sec 
[02/16 00:26:37   1751s] (I)        3  Create route DB                      13.98%  0.23 sec  0.23 sec 
[02/16 00:26:37   1751s] (I)        3  Create place DB                      10.52%  0.17 sec  0.17 sec 
[02/16 00:26:37   1751s] (I)        3  Net group 3                           8.31%  0.14 sec  0.25 sec 
[02/16 00:26:37   1751s] (I)        3  Net group 4                           6.45%  0.11 sec  0.18 sec 
[02/16 00:26:37   1751s] (I)        3  Update net boxes                      2.77%  0.05 sec  0.22 sec 
[02/16 00:26:37   1751s] (I)        3  Track Assignment Kernel               2.03%  0.03 sec  0.14 sec 
[02/16 00:26:37   1751s] (I)        3  Export 2D cong map                    1.21%  0.02 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)        3  Create route kernel                   0.60%  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)        3  Export DB wires                       0.56%  0.01 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)        3  Initialization                        0.30%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        4  Import route data (8T)               13.90%  0.23 sec  0.23 sec 
[02/16 00:26:37   1751s] (I)        4  Import place data                    10.51%  0.17 sec  0.17 sec 
[02/16 00:26:37   1751s] (I)        4  Phase 1d                             10.33%  0.17 sec  0.54 sec 
[02/16 00:26:37   1751s] (I)        4  Phase 1g                              6.35%  0.10 sec  0.10 sec 
[02/16 00:26:37   1751s] (I)        4  Phase 1l                              5.50%  0.09 sec  0.31 sec 
[02/16 00:26:37   1751s] (I)        4  Phase 1f                              4.76%  0.08 sec  0.08 sec 
[02/16 00:26:37   1751s] (I)        4  Phase 1a                              1.88%  0.03 sec  0.04 sec 
[02/16 00:26:37   1751s] (I)        4  Phase 1h                              1.63%  0.03 sec  0.03 sec 
[02/16 00:26:37   1751s] (I)        4  Phase 1b                              1.49%  0.02 sec  0.03 sec 
[02/16 00:26:37   1751s] (I)        4  Generate topology (8T)                1.20%  0.02 sec  0.13 sec 
[02/16 00:26:37   1751s] (I)        4  Phase 1c                              0.84%  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)        4  Phase 1e                              0.54%  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)        4  Export all nets (8T)                  0.48%  0.01 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)        4  Set wire vias (8T)                    0.03%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        5  Detoured routing (8T)                10.30%  0.17 sec  0.53 sec 
[02/16 00:26:37   1751s] (I)        5  Read nets                             7.99%  0.13 sec  0.13 sec 
[02/16 00:26:37   1751s] (I)        5  Post Routing                          7.89%  0.13 sec  0.13 sec 
[02/16 00:26:37   1751s] (I)        5  Model blockage capacity               5.27%  0.09 sec  0.09 sec 
[02/16 00:26:37   1751s] (I)        5  Layer assignment (8T)                 4.75%  0.08 sec  0.30 sec 
[02/16 00:26:37   1751s] (I)        5  Congestion clean                      4.73%  0.08 sec  0.08 sec 
[02/16 00:26:37   1751s] (I)        5  Read instances and placement          2.67%  0.04 sec  0.04 sec 
[02/16 00:26:37   1751s] (I)        5  Read blockages ( Layer 2-7 )          2.00%  0.03 sec  0.03 sec 
[02/16 00:26:37   1751s] (I)        5  Two level Routing                     0.82%  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)        5  Monotonic routing (8T)                0.64%  0.01 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)        5  Pattern routing (8T)                  0.59%  0.01 sec  0.02 sec 
[02/16 00:26:37   1751s] (I)        5  Initialize 3D grid graph              0.42%  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)        5  Pattern Routing Avoiding Blockages    0.34%  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)        5  Add via demand to 2D                  0.33%  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)        5  Set up via pillars                    0.20%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        5  Route legalization                    0.18%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        5  Read prerouted                        0.06%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        5  Set up RC info                        0.05%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        5  Move terms for access (8T)            0.05%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        6  Initialize 3D capacity                4.78%  0.08 sec  0.08 sec 
[02/16 00:26:37   1751s] (I)        6  Read instance blockages               1.65%  0.03 sec  0.03 sec 
[02/16 00:26:37   1751s] (I)        6  Two Level Routing (Regular)           0.54%  0.01 sec  0.01 sec 
[02/16 00:26:37   1751s] (I)        6  Legalize Blockage Violations          0.16%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        6  Read PG blockages                     0.13%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        6  Read halo blockages                   0.11%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        6  Two Level Routing (Strong)            0.11%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] (I)        7  Allocate memory for PG via list       0.02%  0.00 sec  0.00 sec 
[02/16 00:26:37   1751s] Running post-eGR process
[02/16 00:26:37   1751s]         Early Global Route - eGR only step done. (took cpu=0:00:02.9 real=0:00:01.9)
[02/16 00:26:37   1751s]       Routing using eGR only done.
[02/16 00:26:37   1751s] Net route status summary:
[02/16 00:26:37   1751s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=85, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:26:37   1751s]   Non-clock: 36397 (unrouted=2571, trialRouted=33826, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:26:37   1751s] 
[02/16 00:26:37   1751s] CCOPT: Done with clock implementation routing.
[02/16 00:26:37   1751s] 
[02/16 00:26:37   1751s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.2 real=0:00:02.2)
[02/16 00:26:37   1751s]     Clock implementation routing done.
[02/16 00:26:37   1751s]     Leaving CCOpt scope - extractRC...
[02/16 00:26:37   1751s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/16 00:26:37   1751s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33501 and nets=36482 using extraction engine 'preRoute' .
[02/16 00:26:37   1751s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:26:37   1751s] RC Extraction called in multi-corner(1) mode.
[02/16 00:26:37   1751s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:26:37   1751s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:26:37   1751s] RCMode: PreRoute
[02/16 00:26:37   1751s]       RC Corner Indexes            0   
[02/16 00:26:37   1751s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:26:37   1751s] Resistance Scaling Factor    : 1.00000 
[02/16 00:26:37   1751s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:26:37   1751s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:26:37   1751s] Shrink Factor                : 1.00000
[02/16 00:26:37   1751s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:26:37   1751s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:26:37   1752s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:26:37   1752s] eee: pegSigSF=1.070000
[02/16 00:26:37   1752s] Initializing multi-corner resistance tables ...
[02/16 00:26:37   1752s] eee: Grid unit RC data computation started
[02/16 00:26:37   1752s] eee: Grid unit RC data computation completed
[02/16 00:26:37   1752s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:26:37   1752s] eee: l=2 avDens=0.158483 usedTrk=11850.567498 availTrk=74775.000000 sigTrk=11850.567498
[02/16 00:26:37   1752s] eee: l=3 avDens=0.257907 usedTrk=22515.249766 availTrk=87300.000000 sigTrk=22515.249766
[02/16 00:26:37   1752s] eee: l=4 avDens=0.132838 usedTrk=8570.558375 availTrk=64518.750000 sigTrk=8570.558375
[02/16 00:26:37   1752s] eee: l=5 avDens=0.155239 usedTrk=8435.303569 availTrk=54337.500000 sigTrk=8435.303569
[02/16 00:26:37   1752s] eee: l=6 avDens=0.098314 usedTrk=4110.274116 availTrk=41807.812500 sigTrk=4110.274116
[02/16 00:26:37   1752s] eee: l=7 avDens=0.092338 usedTrk=3759.182274 availTrk=40710.937500 sigTrk=3759.182274
[02/16 00:26:37   1752s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:37   1752s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:37   1752s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:37   1752s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:26:37   1752s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:26:37   1752s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241405 uaWl=1.000000 uaWlH=0.408600 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:26:37   1752s] eee: NetCapCache creation started. (Current Mem: 6871.023M) 
[02/16 00:26:38   1752s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  Curr Mem: 6871.023M) 
[02/16 00:26:38   1752s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:26:38   1752s] eee: Metal Layers Info:
[02/16 00:26:38   1752s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:26:38   1752s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:26:38   1752s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:26:38   1752s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:26:38   1752s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:26:38   1752s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:26:38   1752s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:26:38   1752s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:26:38   1752s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:26:38   1752s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:26:38   1752s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:26:38   1752s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:26:38   1752s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:26:38   1752s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:26:38   1752s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:26:38   1752s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:26:38   1752s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:26:38   1752s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 6871.023M)
[02/16 00:26:38   1752s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/16 00:26:38   1752s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[02/16 00:26:38   1752s]     Leaving CCOpt scope - Initializing placement interface...
[02/16 00:26:38   1752s] OPERPROF: Starting DPlace-Init at level 1, MEM:6871.0M, EPOCH TIME: 1771223198.466056
[02/16 00:26:38   1752s] Processing tracks to init pin-track alignment.
[02/16 00:26:38   1752s] z: 1, totalTracks: 0
[02/16 00:26:38   1752s] z: 3, totalTracks: 1
[02/16 00:26:38   1752s] z: 5, totalTracks: 1
[02/16 00:26:38   1752s] z: 7, totalTracks: 1
[02/16 00:26:38   1752s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:26:38   1752s] #spOpts: rpCkHalo=4 
[02/16 00:26:38   1752s] Initializing Route Infrastructure for color support ...
[02/16 00:26:38   1752s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223198.466396
[02/16 00:26:38   1752s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6871.0M, EPOCH TIME: 1771223198.467354
[02/16 00:26:38   1752s] Route Infrastructure Initialized for color support successfully.
[02/16 00:26:38   1752s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223198.499745
[02/16 00:26:38   1752s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:38   1752s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:38   1752s] 
[02/16 00:26:38   1752s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:26:38   1752s] 
[02/16 00:26:38   1752s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:26:38   1752s] OPERPROF:     Starting CMU at level 3, MEM:6871.0M, EPOCH TIME: 1771223198.529446
[02/16 00:26:38   1752s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223198.532770
[02/16 00:26:38   1752s] 
[02/16 00:26:38   1752s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:26:38   1752s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.049, REAL:0.042, MEM:6871.0M, EPOCH TIME: 1771223198.541990
[02/16 00:26:38   1752s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6871.0M, EPOCH TIME: 1771223198.542124
[02/16 00:26:38   1752s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223198.542291
[02/16 00:26:38   1752s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6871.0MB).
[02/16 00:26:38   1752s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.087, MEM:6871.0M, EPOCH TIME: 1771223198.552567
[02/16 00:26:38   1752s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:38   1752s]     Legalizer reserving space for clock trees
[02/16 00:26:38   1752s]     Calling post conditioning for eGRPC...
[02/16 00:26:38   1752s]       eGRPC...
[02/16 00:26:38   1752s]         eGRPC active optimizations:
[02/16 00:26:38   1752s]          - Move Down
[02/16 00:26:38   1752s]          - Downsizing before DRV sizing
[02/16 00:26:38   1752s]          - DRV fixing with sizing
[02/16 00:26:38   1752s]          - Move to fanout
[02/16 00:26:38   1752s]          - Cloning
[02/16 00:26:38   1752s]         
[02/16 00:26:38   1752s]         Currently running CTS, using active skew data
[02/16 00:26:38   1752s]         Loading clock net RC data...
[02/16 00:26:38   1752s]         Preprocessing clock nets...
[02/16 00:26:38   1752s]         Nets initialized for optimization: Seen: 85 Attempted: 85 Successful: 85 Unsuccessful: 0 Invalid: 0
[02/16 00:26:38   1752s]         Preprocessing clock nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:38   1752s]         Loading clock net RC data done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:38   1752s]         ProEngine running disconnected to DB
[02/16 00:26:38   1752s]         Disconnecting...
[02/16 00:26:38   1752s]         Disconnecting Clock Trees
[02/16 00:26:38   1752s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:26:38   1752s]         Reset bufferability constraints...
[02/16 00:26:38   1752s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/16 00:26:38   1752s]         Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:26:38   1752s] End AAE Lib Interpolated Model. (MEM=3556.183594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:26:38   1753s]         Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:26:38   1753s]         Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:26:38   1753s]         Clock DAG hash eGRPC initial state: 8fd71c0e61efc2d6 9d753ce1d334bba1 3e673fb6b77b168 41f630ce4f249092 6328214ea0d74c75
[02/16 00:26:38   1753s]         CTS services accumulated run-time stats eGRPC initial state:
[02/16 00:26:38   1753s]           delay calculator: calls=37821, total_wall_time=5.930s, mean_wall_time=0.157ms
[02/16 00:26:38   1753s]           legalizer: calls=9899, total_wall_time=0.540s, mean_wall_time=0.055ms
[02/16 00:26:38   1753s]           steiner router: calls=26869, total_wall_time=12.549s, mean_wall_time=0.467ms
[02/16 00:26:38   1753s]         Clock DAG stats eGRPC initial state:
[02/16 00:26:38   1753s]           cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:38   1753s]           sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:38   1753s]           misc counts      : r=1, pp=0, mci=0
[02/16 00:26:38   1753s]           cell areas       : b=454.896um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=454.896um^2
[02/16 00:26:38   1753s]           cell capacitance : b=205.631fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.631fF
[02/16 00:26:38   1753s]           sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:38   1753s]           wire capacitance : top=0.000fF, trunk=402.036fF, leaf=2543.028fF, total=2945.064fF
[02/16 00:26:38   1753s]           wire lengths     : top=0.000um, trunk=2267.648um, leaf=14212.972um, total=16480.620um
[02/16 00:26:38   1753s]           hp wire lengths  : top=0.000um, trunk=1902.528um, leaf=5448.924um, total=7351.452um
[02/16 00:26:38   1753s]         Clock DAG net violations eGRPC initial state:
[02/16 00:26:38   1753s]           Remaining Transition : {count=6, worst=[1.1ps, 0.8ps, 0.7ps, 0.5ps, 0.4ps, 0.3ps]} avg=0.6ps sd=0.3ps sum=3.8ps
[02/16 00:26:38   1753s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/16 00:26:38   1753s]           Trunk : target=44.4ps count=15 avg=32.5ps sd=7.7ps min=8.9ps max=40.0ps {1 <= 26.6ps, 8 <= 35.5ps, 5 <= 40.0ps, 1 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:38   1753s]           Leaf  : target=44.4ps count=70 avg=42.5ps sd=1.6ps min=38.7ps max=45.5ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 22 <= 42.2ps, 35 <= 44.4ps} {6 <= 46.6ps, 0 <= 48.8ps, 0 <= 53.3ps, 0 <= 66.6ps, 0 > 66.6ps}
[02/16 00:26:38   1753s]         Clock DAG library cell distribution eGRPC initial state {count}:
[02/16 00:26:38   1753s]            Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 5 
[02/16 00:26:38   1753s]         Primary reporting skew groups eGRPC initial state:
[02/16 00:26:38   1753s]           skew_group clk/func_mode: insertion delay [min=81.1, max=98.3, avg=89.2, sd=3.5, skn=0.248, kur=-0.327], skew [17.2 vs 20.7], 100% {81.1, 98.3} (wid=15.3 ws=12.7) (gid=87.3 gs=12.5)
[02/16 00:26:38   1753s]               min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[0]/CLK
[02/16 00:26:38   1753s]               max path sink: u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:26:38   1753s]         Skew group summary eGRPC initial state:
[02/16 00:26:38   1753s]           skew_group clk/func_mode: insertion delay [min=81.1, max=98.3, avg=89.2, sd=3.5, skn=0.248, kur=-0.327], skew [17.2 vs 20.7], 100% {81.1, 98.3} (wid=15.3 ws=12.7) (gid=87.3 gs=12.5)
[02/16 00:26:38   1753s]         eGRPC Moving buffers...
[02/16 00:26:39   1753s]           Clock DAG hash before 'eGRPC Moving buffers': 8fd71c0e61efc2d6 9d753ce1d334bba1 3e673fb6b77b168 41f630ce4f249092 6328214ea0d74c75
[02/16 00:26:39   1753s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/16 00:26:39   1753s]             delay calculator: calls=37821, total_wall_time=5.930s, mean_wall_time=0.157ms
[02/16 00:26:39   1753s]             legalizer: calls=9899, total_wall_time=0.540s, mean_wall_time=0.055ms
[02/16 00:26:39   1753s]             steiner router: calls=26869, total_wall_time=12.549s, mean_wall_time=0.467ms
[02/16 00:26:39   1753s]           Violation analysis...
[02/16 00:26:39   1753s]           Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:39   1753s]           Clock DAG hash after 'eGRPC Moving buffers': 8fd71c0e61efc2d6 9d753ce1d334bba1 3e673fb6b77b168 41f630ce4f249092 6328214ea0d74c75
[02/16 00:26:39   1753s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/16 00:26:39   1753s]             delay calculator: calls=37821, total_wall_time=5.930s, mean_wall_time=0.157ms
[02/16 00:26:39   1753s]             legalizer: calls=9899, total_wall_time=0.540s, mean_wall_time=0.055ms
[02/16 00:26:39   1753s]             steiner router: calls=26869, total_wall_time=12.549s, mean_wall_time=0.467ms
[02/16 00:26:39   1753s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/16 00:26:39   1753s]             cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:39   1753s]             sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:39   1753s]             misc counts      : r=1, pp=0, mci=0
[02/16 00:26:39   1753s]             cell areas       : b=454.896um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=454.896um^2
[02/16 00:26:39   1753s]             cell capacitance : b=205.631fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.631fF
[02/16 00:26:39   1753s]             sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:39   1753s]             wire capacitance : top=0.000fF, trunk=402.036fF, leaf=2543.028fF, total=2945.064fF
[02/16 00:26:39   1753s]             wire lengths     : top=0.000um, trunk=2267.648um, leaf=14212.972um, total=16480.620um
[02/16 00:26:39   1753s]             hp wire lengths  : top=0.000um, trunk=1902.528um, leaf=5448.924um, total=7351.452um
[02/16 00:26:39   1753s]           Clock DAG net violations after 'eGRPC Moving buffers':
[02/16 00:26:39   1753s]             Remaining Transition : {count=6, worst=[1.1ps, 0.8ps, 0.7ps, 0.5ps, 0.4ps, 0.3ps]} avg=0.6ps sd=0.3ps sum=3.8ps
[02/16 00:26:39   1753s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/16 00:26:39   1753s]             Trunk : target=44.4ps count=15 avg=32.5ps sd=7.7ps min=8.9ps max=40.0ps {1 <= 26.6ps, 8 <= 35.5ps, 5 <= 40.0ps, 1 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:39   1753s]             Leaf  : target=44.4ps count=70 avg=42.5ps sd=1.6ps min=38.7ps max=45.5ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 22 <= 42.2ps, 35 <= 44.4ps} {6 <= 46.6ps, 0 <= 48.8ps, 0 <= 53.3ps, 0 <= 66.6ps, 0 > 66.6ps}
[02/16 00:26:39   1753s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[02/16 00:26:39   1753s]              Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 5 
[02/16 00:26:39   1753s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/16 00:26:39   1753s]             skew_group clk/func_mode: insertion delay [min=81.1, max=98.3], skew [17.2 vs 20.7]
[02/16 00:26:39   1753s]                 min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[0]/CLK
[02/16 00:26:39   1753s]                 max path sink: u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:26:39   1753s]           Skew group summary after 'eGRPC Moving buffers':
[02/16 00:26:39   1753s]             skew_group clk/func_mode: insertion delay [min=81.1, max=98.3], skew [17.2 vs 20.7]
[02/16 00:26:39   1753s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:39   1753s]         eGRPC Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:39   1753s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/16 00:26:39   1753s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 8fd71c0e61efc2d6 9d753ce1d334bba1 3e673fb6b77b168 41f630ce4f249092 6328214ea0d74c75
[02/16 00:26:39   1753s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/16 00:26:39   1753s]             delay calculator: calls=37821, total_wall_time=5.930s, mean_wall_time=0.157ms
[02/16 00:26:39   1753s]             legalizer: calls=9899, total_wall_time=0.540s, mean_wall_time=0.055ms
[02/16 00:26:39   1753s]             steiner router: calls=26869, total_wall_time=12.549s, mean_wall_time=0.467ms
[02/16 00:26:39   1753s]           Modifying slew-target multiplier from 1 to 0.9
[02/16 00:26:39   1753s]           Artificially removing short and long paths...
[02/16 00:26:39   1753s]             Clock DAG hash before 'Artificially removing short and long paths': 8fd71c0e61efc2d6 9d753ce1d334bba1
[02/16 00:26:39   1753s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/16 00:26:39   1753s]               delay calculator: calls=37821, total_wall_time=5.930s, mean_wall_time=0.157ms
[02/16 00:26:39   1753s]               legalizer: calls=9899, total_wall_time=0.540s, mean_wall_time=0.055ms
[02/16 00:26:39   1753s]               steiner router: calls=26869, total_wall_time=12.549s, mean_wall_time=0.467ms
[02/16 00:26:39   1753s]             For skew_group clk/func_mode target band (81.1, 98.3)
[02/16 00:26:39   1753s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:39   1753s]           Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:39   1753s]           Downsizing prefiltering...
[02/16 00:26:39   1753s]           Downsizing prefiltering done.
[02/16 00:26:39   1753s]           Prefiltering Summary : numPassedPreFiltering = 8, numSkippedDueToCloseToSlewTarget = 75, numSkippedDueToCloseToSkewTarget = 2
[02/16 00:26:39   1753s]           Downsizing Pass 0...
[02/16 00:26:39   1753s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:26:39   1753s]           Downsizing Pass 0 done. (took cpu=0:00:00.3 real=0:00:00.2)
[02/16 00:26:39   1753s]           Downsizing Pass Summary 0, attempted = 8, resized = 2, running total = 2
[02/16 00:26:39   1753s]           Downsizing Pass 1...
[02/16 00:26:39   1753s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:26:39   1754s]           Downsizing Pass 1 done. (took cpu=0:00:00.3 real=0:00:00.2)
[02/16 00:26:39   1754s]           Downsizing Pass Summary 1, attempted = 10, resized = 1, running total = 2
[02/16 00:26:39   1754s]           Downsizing Pass 2...
[02/16 00:26:39   1754s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:26:39   1754s]           Downsizing Pass 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:26:39   1754s]           Downsizing Pass Summary 2, attempted = 5, resized = 0, running total = 2
[02/16 00:26:39   1754s]           DoDownSizing Summary : numSized = 2
[02/16 00:26:39   1754s]           Reverting slew-target multiplier from 0.9 to 1
[02/16 00:26:39   1754s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2dca2ac2292c2d7c e143f727d0a02e8b 3e673fb6b77b168 c8ca5c4a18b15441 6ad050b20e84ac43
[02/16 00:26:39   1754s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/16 00:26:39   1754s]             delay calculator: calls=38203, total_wall_time=6.005s, mean_wall_time=0.157ms
[02/16 00:26:39   1754s]             legalizer: calls=9927, total_wall_time=0.545s, mean_wall_time=0.055ms
[02/16 00:26:39   1754s]             steiner router: calls=26869, total_wall_time=12.549s, mean_wall_time=0.467ms
[02/16 00:26:39   1754s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/16 00:26:39   1754s]             cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:39   1754s]             sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:39   1754s]             misc counts      : r=1, pp=0, mci=0
[02/16 00:26:39   1754s]             cell areas       : b=453.496um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=453.496um^2
[02/16 00:26:39   1754s]             cell capacitance : b=205.239fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.239fF
[02/16 00:26:39   1754s]             sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:39   1754s]             wire capacitance : top=0.000fF, trunk=402.036fF, leaf=2543.028fF, total=2945.064fF
[02/16 00:26:39   1754s]             wire lengths     : top=0.000um, trunk=2267.648um, leaf=14212.972um, total=16480.620um
[02/16 00:26:39   1754s]             hp wire lengths  : top=0.000um, trunk=1902.528um, leaf=5448.924um, total=7351.452um
[02/16 00:26:39   1754s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/16 00:26:39   1754s]             Remaining Transition : {count=6, worst=[1.1ps, 0.8ps, 0.7ps, 0.5ps, 0.4ps, 0.3ps]} avg=0.6ps sd=0.3ps sum=3.8ps
[02/16 00:26:39   1754s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/16 00:26:39   1754s]             Trunk : target=44.4ps count=15 avg=33.6ps sd=7.7ps min=8.9ps max=40.0ps {1 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 1 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:39   1754s]             Leaf  : target=44.4ps count=70 avg=42.5ps sd=1.6ps min=38.7ps max=45.5ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 22 <= 42.2ps, 35 <= 44.4ps} {6 <= 46.6ps, 0 <= 48.8ps, 0 <= 53.3ps, 0 <= 66.6ps, 0 > 66.6ps}
[02/16 00:26:39   1754s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[02/16 00:26:39   1754s]              Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:26:39   1754s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/16 00:26:39   1754s]             skew_group clk/func_mode: insertion delay [min=83.4, max=98.3], skew [14.9 vs 20.7]
[02/16 00:26:39   1754s]                 min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:39   1754s]                 max path sink: u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:26:39   1754s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/16 00:26:39   1754s]             skew_group clk/func_mode: insertion delay [min=83.4, max=98.3], skew [14.9 vs 20.7]
[02/16 00:26:39   1754s]           Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:39   1754s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.9 real=0:00:00.7)
[02/16 00:26:39   1754s]         eGRPC Fixing DRVs...
[02/16 00:26:39   1754s]           Clock DAG hash before 'eGRPC Fixing DRVs': 2dca2ac2292c2d7c e143f727d0a02e8b 3e673fb6b77b168 c8ca5c4a18b15441 6ad050b20e84ac43
[02/16 00:26:39   1754s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/16 00:26:39   1754s]             delay calculator: calls=38203, total_wall_time=6.005s, mean_wall_time=0.157ms
[02/16 00:26:39   1754s]             legalizer: calls=9927, total_wall_time=0.545s, mean_wall_time=0.055ms
[02/16 00:26:39   1754s]             steiner router: calls=26869, total_wall_time=12.549s, mean_wall_time=0.467ms
[02/16 00:26:39   1754s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:26:39   1754s]           CCOpt-eGRPC: considered: 85, tested: 85, violation detected: 6, violation ignored (due to small violation): 6, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/16 00:26:39   1754s]           
[02/16 00:26:39   1754s]           Statistics: Fix DRVs (cell sizing):
[02/16 00:26:39   1754s]           ===================================
[02/16 00:26:39   1754s]           
[02/16 00:26:39   1754s]           Cell changes by Net Type:
[02/16 00:26:39   1754s]           
[02/16 00:26:39   1754s]           -------------------------------------------------------------------------------------------------
[02/16 00:26:39   1754s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/16 00:26:39   1754s]           -------------------------------------------------------------------------------------------------
[02/16 00:26:39   1754s]           top                0            0           0            0                    0                0
[02/16 00:26:39   1754s]           trunk              0            0           0            0                    0                0
[02/16 00:26:39   1754s]           leaf               0            0           0            0                    0                0
[02/16 00:26:39   1754s]           -------------------------------------------------------------------------------------------------
[02/16 00:26:39   1754s]           Total              0            0           0            0                    0                0
[02/16 00:26:39   1754s]           -------------------------------------------------------------------------------------------------
[02/16 00:26:39   1754s]           
[02/16 00:26:39   1754s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/16 00:26:39   1754s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/16 00:26:39   1754s]           
[02/16 00:26:40   1754s]           Clock DAG hash after 'eGRPC Fixing DRVs': 2dca2ac2292c2d7c e143f727d0a02e8b 3e673fb6b77b168 c8ca5c4a18b15441 6ad050b20e84ac43
[02/16 00:26:40   1754s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/16 00:26:40   1754s]             delay calculator: calls=38203, total_wall_time=6.005s, mean_wall_time=0.157ms
[02/16 00:26:40   1754s]             legalizer: calls=9927, total_wall_time=0.545s, mean_wall_time=0.055ms
[02/16 00:26:40   1754s]             steiner router: calls=26869, total_wall_time=12.549s, mean_wall_time=0.467ms
[02/16 00:26:40   1754s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/16 00:26:40   1754s]             cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:40   1754s]             sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:40   1754s]             misc counts      : r=1, pp=0, mci=0
[02/16 00:26:40   1754s]             cell areas       : b=453.496um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=453.496um^2
[02/16 00:26:40   1754s]             cell capacitance : b=205.239fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.239fF
[02/16 00:26:40   1754s]             sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:40   1754s]             wire capacitance : top=0.000fF, trunk=402.036fF, leaf=2543.028fF, total=2945.064fF
[02/16 00:26:40   1754s]             wire lengths     : top=0.000um, trunk=2267.648um, leaf=14212.972um, total=16480.620um
[02/16 00:26:40   1754s]             hp wire lengths  : top=0.000um, trunk=1902.528um, leaf=5448.924um, total=7351.452um
[02/16 00:26:40   1754s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[02/16 00:26:40   1754s]             Remaining Transition : {count=6, worst=[1.1ps, 0.8ps, 0.7ps, 0.5ps, 0.4ps, 0.3ps]} avg=0.6ps sd=0.3ps sum=3.8ps
[02/16 00:26:40   1754s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/16 00:26:40   1754s]             Trunk : target=44.4ps count=15 avg=33.6ps sd=7.7ps min=8.9ps max=40.0ps {1 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 1 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:40   1754s]             Leaf  : target=44.4ps count=70 avg=42.5ps sd=1.6ps min=38.7ps max=45.5ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 22 <= 42.2ps, 35 <= 44.4ps} {6 <= 46.6ps, 0 <= 48.8ps, 0 <= 53.3ps, 0 <= 66.6ps, 0 > 66.6ps}
[02/16 00:26:40   1754s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[02/16 00:26:40   1754s]              Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:26:40   1754s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/16 00:26:40   1754s]             skew_group clk/func_mode: insertion delay [min=83.4, max=98.3], skew [14.9 vs 20.7]
[02/16 00:26:40   1754s]                 min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:40   1754s]                 max path sink: u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:26:40   1754s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/16 00:26:40   1754s]             skew_group clk/func_mode: insertion delay [min=83.4, max=98.3], skew [14.9 vs 20.7]
[02/16 00:26:40   1754s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:40   1754s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         Slew Diagnostics: After DRV fixing
[02/16 00:26:40   1754s]         ==================================
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         Global Causes:
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         -------------------------------------
[02/16 00:26:40   1754s]         Cause
[02/16 00:26:40   1754s]         -------------------------------------
[02/16 00:26:40   1754s]         DRV fixing with buffering is disabled
[02/16 00:26:40   1754s]         -------------------------------------
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         Top 5 overslews:
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         -----------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:26:40   1754s]         Overslew    Causes                                      Driving Pin
[02/16 00:26:40   1754s]         -----------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:26:40   1754s]          1.1ps      Violation below threshold for DRV sizing    Violation is below unnamed buffer inserted by PRO. Nearest named transitive driver: clk
[02/16 00:26:40   1754s]          0.8ps      Violation below threshold for DRV sizing    Violation is below unnamed buffer inserted by PRO. Nearest named transitive driver: clk
[02/16 00:26:40   1754s]          0.7ps      Violation below threshold for DRV sizing    Violation is below unnamed buffer inserted by PRO. Nearest named transitive driver: clk
[02/16 00:26:40   1754s]          0.5ps      Violation below threshold for DRV sizing    Violation is below unnamed buffer inserted by PRO. Nearest named transitive driver: clk
[02/16 00:26:40   1754s]          0.4ps      Violation below threshold for DRV sizing    Violation is below unnamed buffer inserted by PRO. Nearest named transitive driver: clk
[02/16 00:26:40   1754s]         -----------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         Slew diagnostics counts from the 6 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         ------------------------------------------------------
[02/16 00:26:40   1754s]         Cause                                       Occurences
[02/16 00:26:40   1754s]         ------------------------------------------------------
[02/16 00:26:40   1754s]         Violation below threshold for DRV sizing        6
[02/16 00:26:40   1754s]         ------------------------------------------------------
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         Violation diagnostics counts from the 6 nodes that have violations:
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         ------------------------------------------------------
[02/16 00:26:40   1754s]         Cause                                       Occurences
[02/16 00:26:40   1754s]         ------------------------------------------------------
[02/16 00:26:40   1754s]         Violation below threshold for DRV sizing        6
[02/16 00:26:40   1754s]         ------------------------------------------------------
[02/16 00:26:40   1754s]         
[02/16 00:26:40   1754s]         Reconnecting optimized routes...
[02/16 00:26:40   1754s]         Reset timing graph...
[02/16 00:26:40   1754s] Ignoring AAE DB Resetting ...
[02/16 00:26:40   1754s]         Reset timing graph done.
[02/16 00:26:40   1754s]         Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:26:40   1754s]         Violation analysis...
[02/16 00:26:40   1754s] End AAE Lib Interpolated Model. (MEM=3570.187500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:26:40   1755s]         Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.2)
[02/16 00:26:40   1755s]         Moving clock insts towards fanout...
[02/16 00:26:40   1755s]         Move to sink centre: considered=6, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
[02/16 00:26:40   1755s]         Moving clock insts towards fanout done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/16 00:26:40   1755s]         Clock instances to consider for cloning: 0
[02/16 00:26:40   1755s]         Reset timing graph...
[02/16 00:26:40   1755s] Ignoring AAE DB Resetting ...
[02/16 00:26:40   1755s]         Reset timing graph done.
[02/16 00:26:40   1755s]         Set dirty flag on 1 instances, 2 nets
[02/16 00:26:41   1755s] End AAE Lib Interpolated Model. (MEM=3570.265625 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[02/16 00:26:41   1755s]         Clock DAG hash before routing clock trees: ea52abd5893c9115 3ea73d23ce232002 3e673fb6b77b168 f05e889fba646c21 486a13428a5874f3
[02/16 00:26:41   1755s]         CTS services accumulated run-time stats before routing clock trees:
[02/16 00:26:41   1755s]           delay calculator: calls=38551, total_wall_time=6.090s, mean_wall_time=0.158ms
[02/16 00:26:41   1755s]           legalizer: calls=9954, total_wall_time=0.546s, mean_wall_time=0.055ms
[02/16 00:26:41   1755s]           steiner router: calls=26935, total_wall_time=12.590s, mean_wall_time=0.467ms
[02/16 00:26:41   1755s]         Clock DAG stats before routing clock trees:
[02/16 00:26:41   1755s]           cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:26:41   1755s]           sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:26:41   1755s]           misc counts      : r=1, pp=0, mci=0
[02/16 00:26:41   1755s]           cell areas       : b=453.496um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=453.496um^2
[02/16 00:26:41   1755s]           cell capacitance : b=205.239fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.239fF
[02/16 00:26:41   1755s]           sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:26:41   1755s]           wire capacitance : top=0.000fF, trunk=402.036fF, leaf=2543.028fF, total=2945.064fF
[02/16 00:26:41   1755s]           wire lengths     : top=0.000um, trunk=2267.648um, leaf=14212.972um, total=16480.620um
[02/16 00:26:41   1755s]           hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5448.924um, total=7358.148um
[02/16 00:26:41   1755s]         Clock DAG net violations before routing clock trees:
[02/16 00:26:41   1755s]           Remaining Transition : {count=6, worst=[1.1ps, 0.8ps, 0.7ps, 0.5ps, 0.4ps, 0.3ps]} avg=0.6ps sd=0.3ps sum=3.8ps
[02/16 00:26:41   1755s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/16 00:26:41   1755s]           Trunk : target=44.4ps count=15 avg=33.6ps sd=7.7ps min=8.9ps max=40.0ps {1 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 1 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:26:41   1755s]           Leaf  : target=44.4ps count=70 avg=42.5ps sd=1.6ps min=38.7ps max=45.5ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 22 <= 42.2ps, 35 <= 44.4ps} {6 <= 46.6ps, 0 <= 48.8ps, 0 <= 53.3ps, 0 <= 66.6ps, 0 > 66.6ps}
[02/16 00:26:41   1755s]         Clock DAG library cell distribution before routing clock trees {count}:
[02/16 00:26:41   1755s]            Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:26:41   1755s]         Primary reporting skew groups before routing clock trees:
[02/16 00:26:41   1755s]           skew_group clk/func_mode: insertion delay [min=83.4, max=98.3, avg=91.9, sd=2.8, skn=-0.200, kur=-0.534], skew [14.9 vs 20.7], 100% {83.4, 98.3} (wid=15.3 ws=12.7) (gid=92.6 gs=17.8)
[02/16 00:26:41   1755s]               min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:26:41   1755s]               max path sink: u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:26:41   1755s]         Skew group summary before routing clock trees:
[02/16 00:26:41   1755s]           skew_group clk/func_mode: insertion delay [min=83.4, max=98.3, avg=91.9, sd=2.8, skn=-0.200, kur=-0.534], skew [14.9 vs 20.7], 100% {83.4, 98.3} (wid=15.3 ws=12.7) (gid=92.6 gs=17.8)
[02/16 00:26:41   1755s]         Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:26:41   1755s]       eGRPC done.
[02/16 00:26:41   1755s]     Calling post conditioning for eGRPC done.
[02/16 00:26:41   1755s]   eGR Post Conditioning done.
[02/16 00:26:41   1755s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/16 00:26:41   1755s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/16 00:26:41   1755s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6871.0M, EPOCH TIME: 1771223201.167291
[02/16 00:26:41   1755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:41   1755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:41   1756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:41   1756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:41   1756s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.296, REAL:0.071, MEM:6871.0M, EPOCH TIME: 1771223201.237864
[02/16 00:26:41   1756s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:26:41   1756s]   Leaving CCOpt scope - ClockRefiner...
[02/16 00:26:41   1756s]   Assigned high priority to 84 instances.
[02/16 00:26:41   1756s]   Soft fixed 84 clock instances.
[02/16 00:26:41   1756s]   Performing Single Pass Refine Place.
[02/16 00:26:41   1756s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/16 00:26:41   1756s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6871.0M, EPOCH TIME: 1771223201.261882
[02/16 00:26:41   1756s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223201.262010
[02/16 00:26:41   1756s] Processing tracks to init pin-track alignment.
[02/16 00:26:41   1756s] z: 1, totalTracks: 0
[02/16 00:26:41   1756s] z: 3, totalTracks: 1
[02/16 00:26:41   1756s] z: 5, totalTracks: 1
[02/16 00:26:41   1756s] z: 7, totalTracks: 1
[02/16 00:26:41   1756s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:26:41   1756s] #spOpts: rpCkHalo=4 
[02/16 00:26:41   1756s] Initializing Route Infrastructure for color support ...
[02/16 00:26:41   1756s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6871.0M, EPOCH TIME: 1771223201.262277
[02/16 00:26:41   1756s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6871.0M, EPOCH TIME: 1771223201.262862
[02/16 00:26:41   1756s] Route Infrastructure Initialized for color support successfully.
[02/16 00:26:41   1756s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6871.0M, EPOCH TIME: 1771223201.294306
[02/16 00:26:41   1756s] Info: 84 insts are soft-fixed.
[02/16 00:26:41   1756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:41   1756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:41   1756s] 
[02/16 00:26:41   1756s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:26:41   1756s] 
[02/16 00:26:41   1756s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:26:41   1756s] OPERPROF:       Starting CMU at level 4, MEM:6871.0M, EPOCH TIME: 1771223201.325266
[02/16 00:26:41   1756s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223201.328270
[02/16 00:26:41   1756s] 
[02/16 00:26:41   1756s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:26:41   1756s] Info: 84 insts are soft-fixed.
[02/16 00:26:41   1756s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.050, REAL:0.044, MEM:6871.0M, EPOCH TIME: 1771223201.337916
[02/16 00:26:41   1756s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6871.0M, EPOCH TIME: 1771223201.338012
[02/16 00:26:41   1756s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6871.0M, EPOCH TIME: 1771223201.338204
[02/16 00:26:41   1756s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6871.0MB).
[02/16 00:26:41   1756s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.091, REAL:0.084, MEM:6871.0M, EPOCH TIME: 1771223201.346111
[02/16 00:26:41   1756s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.091, REAL:0.084, MEM:6871.0M, EPOCH TIME: 1771223201.346158
[02/16 00:26:41   1756s] TDRefine: refinePlace mode is spiral
[02/16 00:26:41   1756s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:26:41   1756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.7
[02/16 00:26:41   1756s] OPERPROF: Starting Refine-Place at level 1, MEM:6871.0M, EPOCH TIME: 1771223201.350632
[02/16 00:26:41   1756s] *** Starting refinePlace (0:29:16 mem=6871.0M) ***
[02/16 00:26:41   1756s] Total net bbox length = 4.964e+05 (1.886e+05 3.079e+05) (ext = 3.076e+04)
[02/16 00:26:41   1756s] 
[02/16 00:26:41   1756s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:26:41   1756s] 
[02/16 00:26:41   1756s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:26:41   1756s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6871.0M, EPOCH TIME: 1771223201.387349
[02/16 00:26:41   1756s] # Found 0 legal fixed insts to color.
[02/16 00:26:41   1756s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.003, REAL:0.003, MEM:6871.0M, EPOCH TIME: 1771223201.389882
[02/16 00:26:41   1756s] **WARN: (IMPSP-2041):	Found 84 fixed insts that could not be colored.
[02/16 00:26:41   1756s] Type 'man IMPSP-2041' for more detail.
[02/16 00:26:41   1756s] Info: 84 insts are soft-fixed.
[02/16 00:26:41   1756s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:41   1756s] 
[02/16 00:26:41   1756s]  === Spiral for Logical I: (movable: 84) ===
[02/16 00:26:41   1756s] 
[02/16 00:26:41   1756s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[02/16 00:26:41   1756s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:41   1756s] [CPU] RefinePlace/Soft Fixed (cpu=0:00:00.0, real=0:00:00.0, mem=6871.0MB) @(0:29:16 - 0:29:16).
[02/16 00:26:41   1756s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:41   1756s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223201.445100
[02/16 00:26:41   1756s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6871.0M, EPOCH TIME: 1771223201.447229
[02/16 00:26:41   1756s] Set min layer with design mode ( 2 )
[02/16 00:26:41   1756s] Set max layer with design mode ( 7 )
[02/16 00:26:41   1756s] Set min layer with design mode ( 2 )
[02/16 00:26:41   1756s] Set max layer with design mode ( 7 )
[02/16 00:26:41   1756s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6871.0M, EPOCH TIME: 1771223201.457983
[02/16 00:26:41   1756s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6871.0M, EPOCH TIME: 1771223201.460133
[02/16 00:26:41   1756s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6871.0M, EPOCH TIME: 1771223201.460203
[02/16 00:26:41   1756s] Starting refinePlace ...
[02/16 00:26:41   1756s] Set min layer with design mode ( 2 )
[02/16 00:26:41   1756s] Set max layer with design mode ( 7 )
[02/16 00:26:41   1756s] One DDP V2 for no tweak run.
[02/16 00:26:41   1756s] Set min layer with design mode ( 2 )
[02/16 00:26:41   1756s] Set max layer with design mode ( 7 )
[02/16 00:26:41   1756s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:26:41   1756s] DDP markSite nrRow 331 nrJob 331
[02/16 00:26:41   1756s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:26:41   1756s]  ** Cut row section real time 0:00:00.0.
[02/16 00:26:41   1756s]    Spread Effort: high, standalone mode, useDDP on.
[02/16 00:26:42   1758s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.4, real=0:00:01.0, mem=6839.0MB) @(0:29:16 - 0:29:19).
[02/16 00:26:42   1758s] Move report: preRPlace moves 442 insts, mean move: 0.84 um, max move: 2.81 um 
[02/16 00:26:42   1758s] 	Max move on inst (g24555): (224.78, 250.27) --> (223.06, 251.35)
[02/16 00:26:42   1758s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
[02/16 00:26:42   1758s] 	Violation at original loc: Placement Blockage Violation
[02/16 00:26:42   1758s] wireLenOptFixPriorityInst 4424 inst fixed
[02/16 00:26:42   1758s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:42   1758s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=6839.0MB) @(0:29:19 - 0:29:19).
[02/16 00:26:42   1758s] 
[02/16 00:26:42   1758s]  === Spiral for Logical I: (movable: 33417) ===
[02/16 00:26:42   1758s] 
[02/16 00:26:42   1758s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:26:43   1761s] 
[02/16 00:26:43   1761s]  Info: 0 filler has been deleted!
[02/16 00:26:43   1761s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:26:43   1761s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[02/16 00:26:43   1761s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:26:43   1761s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:01.0, mem=6839.0MB) @(0:29:19 - 0:29:21).
[02/16 00:26:43   1761s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:26:43   1761s] Move report: Detail placement moves 442 insts, mean move: 0.84 um, max move: 2.81 um 
[02/16 00:26:43   1761s] 	Max move on inst (g24555): (224.78, 250.27) --> (223.06, 251.35)
[02/16 00:26:43   1761s] 	Runtime: CPU: 0:00:05.1 REAL: 0:00:02.0 MEM: 6839.0MB
[02/16 00:26:43   1761s] Statistics of distance of Instance movement in refine placement:
[02/16 00:26:43   1761s]   maximum (X+Y) =         2.81 um
[02/16 00:26:43   1761s]   inst (g24555) with max move: (224.784, 250.272) -> (223.056, 251.352)
[02/16 00:26:43   1761s]   mean    (X+Y) =         0.84 um
[02/16 00:26:43   1761s] Summary Report:
[02/16 00:26:43   1761s] Instances move: 442 (out of 33501 movable)
[02/16 00:26:43   1761s] Instances flipped: 0
[02/16 00:26:43   1761s] Mean displacement: 0.84 um
[02/16 00:26:43   1761s] Max displacement: 2.81 um (Instance: g24555) (224.784, 250.272) -> (223.056, 251.352)
[02/16 00:26:43   1761s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
[02/16 00:26:43   1761s] 	Violation at original loc: Placement Blockage Violation
[02/16 00:26:43   1761s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:26:43   1761s] Total instances moved : 442
[02/16 00:26:43   1761s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:5.076, REAL:1.605, MEM:6839.0M, EPOCH TIME: 1771223203.065496
[02/16 00:26:43   1761s] Total net bbox length = 4.966e+05 (1.887e+05 3.079e+05) (ext = 3.076e+04)
[02/16 00:26:43   1761s] Runtime: CPU: 0:00:05.2 REAL: 0:00:02.0 MEM: 6839.0MB
[02/16 00:26:43   1761s] [CPU] RefinePlace/total (cpu=0:00:05.2, real=0:00:02.0, mem=6839.0MB) @(0:29:16 - 0:29:21).
[02/16 00:26:43   1761s] *** Finished refinePlace (0:29:22 mem=6839.0M) ***
[02/16 00:26:43   1761s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.7
[02/16 00:26:43   1761s] OPERPROF: Finished Refine-Place at level 1, CPU:5.234, REAL:1.765, MEM:6839.0M, EPOCH TIME: 1771223203.115435
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 2.81 um
RPlace-Summary:     Max move: inst g24555 cell AOI22xp5_ASAP7_75t_SL loc (224.78, 250.27) -> (223.06, 251.35)
RPlace-Summary:     Average move dist: 0.84
RPlace-Summary:     Number of inst moved: 442
RPlace-Summary:     Number of movable inst: 33501
[02/16 00:26:43   1761s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:26:43   1761s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6839.0M, EPOCH TIME: 1771223203.122064
[02/16 00:26:43   1761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33501).
[02/16 00:26:43   1761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:43   1761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:43   1761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:26:43   1761s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.252, REAL:0.066, MEM:6871.0M, EPOCH TIME: 1771223203.187686
[02/16 00:26:43   1761s]   ClockRefiner summary
[02/16 00:26:43   1761s]   All clock instances: Moved 43, flipped 0 and cell swapped 0 (out of a total of 4508).
[02/16 00:26:43   1761s]   All Clock instances: Average move = 0.527um
[02/16 00:26:43   1761s]   The largest move was 1.3 um for u_array_gen_row[2].gen_col[4].u_pe_u_mac_acc_reg_reg[21].
[02/16 00:26:43   1761s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 84).
[02/16 00:26:43   1761s]   Clock sinks: Moved 43, flipped 0 and cell swapped 0 (out of a total of 4424).
[02/16 00:26:43   1761s]   Clock sinks: Average move = 0.527um
[02/16 00:26:43   1761s]   The largest move was 1.3 um for u_array_gen_row[2].gen_col[4].u_pe_u_mac_acc_reg_reg[21].
[02/16 00:26:43   1761s]   Restoring pStatusCts on 84 clock instances.
[02/16 00:26:43   1761s]   Revert refine place priority changes on 0 instances.
[02/16 00:26:43   1761s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.6 real=0:00:01.9)
[02/16 00:26:43   1761s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:13.2 real=0:00:07.8)
[02/16 00:26:43   1761s]   CCOpt::Phase::Routing...
[02/16 00:26:43   1761s]   Clock implementation routing...
[02/16 00:26:43   1761s]     Leaving CCOpt scope - Routing Tools...
[02/16 00:26:43   1761s] Net route status summary:
[02/16 00:26:43   1761s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=85, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:26:43   1761s]   Non-clock: 36397 (unrouted=2571, trialRouted=33826, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:26:43   1762s]     Routing using eGR in eGR->NR Step...
[02/16 00:26:43   1762s]       Early Global Route - eGR->Nr High Frequency step...
[02/16 00:26:43   1762s] (ccopt eGR): There are 85 nets to be routed. 0 nets have skip routing designation.
[02/16 00:26:43   1762s] (ccopt eGR): There are 85 nets for routing of which 85 have one or more fixed wires.
[02/16 00:26:43   1762s] (ccopt eGR): Start to route 85 all nets
[02/16 00:26:43   1762s] (I)      Running eGR regular flow
[02/16 00:26:43   1762s] Running assign ptn pin
[02/16 00:26:43   1762s] Running config msv constraints
[02/16 00:26:43   1762s] Running pre-eGR process
[02/16 00:26:43   1762s] [PSP]    Started Early Global Route ( Curr Mem: 5.76 MB )
[02/16 00:26:43   1762s] (I)      Initializing eGR engine (clean)
[02/16 00:26:43   1762s] Set min layer with design mode ( 2 )
[02/16 00:26:43   1762s] Set max layer with design mode ( 7 )
[02/16 00:26:43   1762s] (I)      clean place blk overflow:
[02/16 00:26:43   1762s] (I)      H : enabled 1.00 0
[02/16 00:26:43   1762s] (I)      V : enabled 1.00 0
[02/16 00:26:43   1762s] (I)      Initializing eGR engine (clean)
[02/16 00:26:43   1762s] Set min layer with design mode ( 2 )
[02/16 00:26:43   1762s] Set max layer with design mode ( 7 )
[02/16 00:26:43   1762s] (I)      clean place blk overflow:
[02/16 00:26:43   1762s] (I)      H : enabled 1.00 0
[02/16 00:26:43   1762s] (I)      V : enabled 1.00 0
[02/16 00:26:43   1762s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5.76 MB )
[02/16 00:26:43   1762s] (I)      Running eGR Cong Clean flow
[02/16 00:26:43   1762s] (I)      # wire layers (front) : 11
[02/16 00:26:43   1762s] (I)      # wire layers (back)  : 0
[02/16 00:26:43   1762s] (I)      min wire layer : 1
[02/16 00:26:43   1762s] (I)      max wire layer : 10
[02/16 00:26:43   1762s] (I)      # cut layers (front) : 10
[02/16 00:26:43   1762s] (I)      # cut layers (back)  : 0
[02/16 00:26:43   1762s] (I)      min cut layer : 1
[02/16 00:26:43   1762s] (I)      max cut layer : 9
[02/16 00:26:43   1762s] (I)      ================================ Layers ================================
[02/16 00:26:43   1762s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:43   1762s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:26:43   1762s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:43   1762s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:26:43   1762s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:26:43   1762s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:26:43   1762s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:26:43   1762s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:26:43   1762s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:26:43   1762s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:26:43   1762s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:26:43   1762s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:26:43   1762s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:26:43   1762s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:26:43   1762s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:43   1762s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:26:43   1762s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:26:43   1762s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:26:43   1762s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:26:43   1762s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:26:43   1762s] (I)      Started Import and model ( Curr Mem: 5.76 MB )
[02/16 00:26:43   1762s] (I)      == Non-default Options ==
[02/16 00:26:43   1762s] (I)      Clean congestion better                            : true
[02/16 00:26:43   1762s] (I)      Estimate vias on DPT layer                         : true
[02/16 00:26:43   1762s] (I)      Rerouting rounds                                   : 10
[02/16 00:26:43   1762s] (I)      Clean congestion layer assignment rounds           : 3
[02/16 00:26:43   1762s] (I)      Layer constraints as soft constraints              : true
[02/16 00:26:43   1762s] (I)      Soft top layer                                     : true
[02/16 00:26:43   1762s] (I)      Skip prospective layer relax nets                  : true
[02/16 00:26:43   1762s] (I)      Better NDR handling                                : true
[02/16 00:26:43   1762s] (I)      Improved NDR modeling in LA                        : true
[02/16 00:26:43   1762s] (I)      Routing cost fix for NDR handling                  : true
[02/16 00:26:43   1762s] (I)      Block tracks for preroutes                         : true
[02/16 00:26:43   1762s] (I)      Assign IRoute by net group key                     : true
[02/16 00:26:43   1762s] (I)      Block unroutable channels                          : true
[02/16 00:26:43   1762s] (I)      Block unroutable channels 3D                       : true
[02/16 00:26:43   1762s] (I)      Bound layer relaxed segment wl                     : true
[02/16 00:26:43   1762s] (I)      Blocked pin reach length threshold                 : 2
[02/16 00:26:43   1762s] (I)      Check blockage within NDR space in TA              : true
[02/16 00:26:43   1762s] (I)      Skip must join for term with via pillar            : true
[02/16 00:26:43   1762s] (I)      Model find APA for IO pin                          : true
[02/16 00:26:43   1762s] (I)      On pin location for off pin term                   : true
[02/16 00:26:43   1762s] (I)      Handle EOL spacing                                 : true
[02/16 00:26:43   1762s] (I)      Merge PG vias by gap                               : true
[02/16 00:26:43   1762s] (I)      Maximum routing layer                              : 7
[02/16 00:26:43   1762s] (I)      Top routing layer                                  : 7
[02/16 00:26:43   1762s] (I)      Ignore routing layer                               : true
[02/16 00:26:43   1762s] (I)      Route selected nets only                           : true
[02/16 00:26:43   1762s] (I)      Refine MST                                         : true
[02/16 00:26:43   1762s] (I)      Honor PRL                                          : true
[02/16 00:26:43   1762s] (I)      Strong congestion aware                            : true
[02/16 00:26:43   1762s] (I)      Improved initial location for IRoutes              : true
[02/16 00:26:43   1762s] (I)      Multi panel TA                                     : true
[02/16 00:26:43   1762s] (I)      Penalize wire overlap                              : true
[02/16 00:26:43   1762s] (I)      Expand small instance blockage                     : true
[02/16 00:26:43   1762s] (I)      Reduce via in TA                                   : true
[02/16 00:26:43   1762s] (I)      SS-aware routing                                   : true
[02/16 00:26:43   1762s] (I)      Improve tree edge sharing                          : true
[02/16 00:26:43   1762s] (I)      Improve 2D via estimation                          : true
[02/16 00:26:43   1762s] (I)      Refine Steiner tree                                : true
[02/16 00:26:43   1762s] (I)      Build spine tree                                   : true
[02/16 00:26:43   1762s] (I)      Model pass through capacity                        : true
[02/16 00:26:43   1762s] (I)      Extend blockages by a half GCell                   : true
[02/16 00:26:43   1762s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[02/16 00:26:43   1762s] (I)      Consider pin shapes                                : true
[02/16 00:26:43   1762s] (I)      Consider pin shapes for all nodes                  : true
[02/16 00:26:43   1762s] (I)      Consider NR APA                                    : true
[02/16 00:26:43   1762s] (I)      Consider IO pin shape                              : true
[02/16 00:26:43   1762s] (I)      Fix pin connection bug                             : true
[02/16 00:26:43   1762s] (I)      Consider layer RC for local wires                  : true
[02/16 00:26:43   1762s] (I)      Honor layer constraint                             : true
[02/16 00:26:43   1762s] (I)      Route to clock mesh pin                            : true
[02/16 00:26:43   1762s] (I)      LA-aware pin escape length                         : 2
[02/16 00:26:43   1762s] (I)      Connect multiple ports                             : true
[02/16 00:26:43   1762s] (I)      Split for must join                                : true
[02/16 00:26:43   1762s] (I)      Number of threads                                  : 8
[02/16 00:26:43   1762s] (I)      Routing effort level                               : 10000
[02/16 00:26:43   1762s] (I)      Prefer layer length threshold                      : 8
[02/16 00:26:43   1762s] (I)      Overflow penalty cost                              : 10
[02/16 00:26:43   1762s] (I)      A-star cost                                        : 0.300000
[02/16 00:26:43   1762s] (I)      Misalignment cost                                  : 10.000000
[02/16 00:26:43   1762s] (I)      Threshold for short IRoute                         : 6
[02/16 00:26:43   1762s] (I)      Via cost during post routing                       : 1.000000
[02/16 00:26:43   1762s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/16 00:26:43   1762s] (I)      Source-to-sink ratio                               : 0.300000
[02/16 00:26:43   1762s] (I)      Scenic ratio bound                                 : 3.000000
[02/16 00:26:43   1762s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/16 00:26:43   1762s] (I)      Net layer relax scenic ratio                       : 1.250000
[02/16 00:26:43   1762s] (I)      Layer demotion scenic scale                        : 1.000000
[02/16 00:26:43   1762s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/16 00:26:43   1762s] (I)      PG-aware similar topology routing                  : true
[02/16 00:26:43   1762s] (I)      Maze routing via cost fix                          : true
[02/16 00:26:43   1762s] (I)      Apply PRL on PG terms                              : true
[02/16 00:26:43   1762s] (I)      Apply PRL on obs objects                           : true
[02/16 00:26:43   1762s] (I)      Handle range-type spacing rules                    : true
[02/16 00:26:43   1762s] (I)      PG gap threshold multiplier                        : 10.000000
[02/16 00:26:43   1762s] (I)      Parallel spacing query fix                         : true
[02/16 00:26:43   1762s] (I)      Force source to root IR                            : true
[02/16 00:26:43   1762s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/16 00:26:43   1762s] (I)      Multi-pass Schedule                                : {{} {} {}}
[02/16 00:26:43   1762s] (I)      Route tie net to shape                             : auto
[02/16 00:26:43   1762s] (I)      Do not relax to DPT layer                          : true
[02/16 00:26:43   1762s] (I)      No DPT in post routing                             : true
[02/16 00:26:43   1762s] (I)      Modeling PG via merging fix                        : true
[02/16 00:26:43   1762s] (I)      Shield aware TA                                    : true
[02/16 00:26:43   1762s] (I)      Strong shield aware TA                             : true
[02/16 00:26:43   1762s] (I)      Overflow calculation fix in LA                     : true
[02/16 00:26:43   1762s] (I)      Post routing fix                                   : true
[02/16 00:26:43   1762s] (I)      Strong post routing                                : true
[02/16 00:26:43   1762s] (I)      Violation on path threshold                        : 1
[02/16 00:26:43   1762s] (I)      Pass through capacity modeling                     : true
[02/16 00:26:43   1762s] (I)      Read layer and via RC                              : true
[02/16 00:26:43   1762s] (I)      Select the non-relaxed segments in post routing stage : true
[02/16 00:26:43   1762s] (I)      Select term pin box for io pin                     : true
[02/16 00:26:43   1762s] (I)      Penalize NDR sharing                               : true
[02/16 00:26:43   1762s] (I)      Enable special modeling                            : false
[02/16 00:26:43   1762s] (I)      Keep fixed segments                                : true
[02/16 00:26:43   1762s] (I)      Reorder net groups by key                          : true
[02/16 00:26:43   1762s] (I)      Increase net scenic ratio                          : true
[02/16 00:26:43   1762s] (I)      Method to set GCell size                           : row
[02/16 00:26:43   1762s] (I)      Connect multiple ports and must join fix           : true
[02/16 00:26:43   1762s] (I)      Avoid high resistance layers                       : true
[02/16 00:26:43   1762s] (I)      Segment length threshold                           : 1
[02/16 00:26:43   1762s] (I)      Model find APA for IO pin fix                      : true
[02/16 00:26:43   1762s] (I)      Avoid connecting non-metal layers                  : true
[02/16 00:26:43   1762s] (I)      Use track pitch for NDR                            : true
[02/16 00:26:43   1762s] (I)      Decide max and min layer to relax with layer difference : true
[02/16 00:26:43   1762s] (I)      Handle non-default track width                     : false
[02/16 00:26:43   1762s] (I)      Block unroutable channels fix                      : true
[02/16 00:26:43   1762s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:26:43   1762s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:26:43   1762s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:26:43   1762s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:43   1762s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:43   1762s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:43   1762s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:43   1762s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:43   1762s] Removed 1 out of boundary tracks from layer 2
[02/16 00:26:43   1762s] (I)      ============== Pin Summary ==============
[02/16 00:26:43   1762s] (I)      +-------+--------+---------+------------+
[02/16 00:26:43   1762s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:26:43   1762s] (I)      +-------+--------+---------+------------+
[02/16 00:26:43   1762s] (I)      |     1 | 110341 |   86.83 |        Pin |
[02/16 00:26:43   1762s] (I)      |     2 |  16740 |   13.17 |        Pin |
[02/16 00:26:43   1762s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:26:43   1762s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:26:43   1762s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:26:43   1762s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:26:43   1762s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:26:43   1762s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:26:43   1762s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:26:43   1762s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:26:43   1762s] (I)      +-------+--------+---------+------------+
[02/16 00:26:43   1762s] (I)      Custom ignore net properties:
[02/16 00:26:43   1762s] (I)      1 : NotLegal
[02/16 00:26:43   1762s] (I)      2 : NotSelected
[02/16 00:26:43   1762s] (I)      Default ignore net properties:
[02/16 00:26:43   1762s] (I)      1 : Special
[02/16 00:26:43   1762s] (I)      2 : Analog
[02/16 00:26:43   1762s] (I)      3 : Fixed
[02/16 00:26:43   1762s] (I)      4 : Skipped
[02/16 00:26:43   1762s] (I)      5 : MixedSignal
[02/16 00:26:43   1762s] (I)      Prerouted net properties:
[02/16 00:26:43   1762s] (I)      1 : NotLegal
[02/16 00:26:43   1762s] (I)      2 : Special
[02/16 00:26:43   1762s] (I)      3 : Analog
[02/16 00:26:43   1762s] (I)      4 : Fixed
[02/16 00:26:43   1762s] (I)      5 : Skipped
[02/16 00:26:43   1762s] (I)      6 : MixedSignal
[02/16 00:26:43   1762s] [NR-eGR] Early global route reroute 85 out of 33911 routable nets
[02/16 00:26:43   1762s] (I)      Use row-based GCell size
[02/16 00:26:43   1762s] (I)      Use row-based GCell align
[02/16 00:26:43   1762s] (I)      layer 0 area = 170496
[02/16 00:26:43   1762s] (I)      layer 1 area = 170496
[02/16 00:26:43   1762s] (I)      layer 2 area = 170496
[02/16 00:26:43   1762s] (I)      layer 3 area = 512000
[02/16 00:26:43   1762s] (I)      layer 4 area = 512000
[02/16 00:26:43   1762s] (I)      layer 5 area = 560000
[02/16 00:26:43   1762s] (I)      layer 6 area = 560000
[02/16 00:26:43   1762s] (I)      GCell unit size   : 4320
[02/16 00:26:43   1762s] (I)      GCell multiplier  : 1
[02/16 00:26:43   1762s] (I)      GCell row height  : 4320
[02/16 00:26:43   1762s] (I)      Actual row height : 4320
[02/16 00:26:43   1762s] (I)      GCell align ref   : 24768 24768
[02/16 00:26:43   1762s] missing default track structure on layer 1
[02/16 00:26:43   1762s] [NR-eGR] Track table information for default rule: 
[02/16 00:26:43   1762s] [NR-eGR] M1 has no routable track
[02/16 00:26:43   1762s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:26:43   1762s] [NR-eGR] M3 has single uniform track structure
[02/16 00:26:43   1762s] [NR-eGR] M4 has single uniform track structure
[02/16 00:26:43   1762s] [NR-eGR] M5 has single uniform track structure
[02/16 00:26:43   1762s] [NR-eGR] M6 has single uniform track structure
[02/16 00:26:43   1762s] [NR-eGR] M7 has single uniform track structure
[02/16 00:26:43   1762s] [NR-eGR] M8 has single uniform track structure
[02/16 00:26:43   1762s] [NR-eGR] M9 has single uniform track structure
[02/16 00:26:43   1762s] [NR-eGR] Pad has single uniform track structure
[02/16 00:26:43   1762s] (I)      ============== Default via ===============
[02/16 00:26:43   1762s] (I)      +---+------------------+-----------------+
[02/16 00:26:43   1762s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:26:43   1762s] (I)      +---+------------------+-----------------+
[02/16 00:26:43   1762s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:26:43   1762s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:26:43   1762s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:26:43   1762s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:26:43   1762s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:26:43   1762s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:26:43   1762s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:26:43   1762s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:26:43   1762s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:26:43   1762s] (I)      +---+------------------+-----------------+
[02/16 00:26:43   1762s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:26:43   1762s] [NR-eGR] Read 4253 PG shapes
[02/16 00:26:43   1762s] [NR-eGR] Read 0 clock shapes
[02/16 00:26:43   1762s] [NR-eGR] Read 0 other shapes
[02/16 00:26:43   1762s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:26:43   1762s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:26:43   1762s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:26:43   1762s] [NR-eGR] #PG Blockages       : 4253
[02/16 00:26:43   1762s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:26:43   1762s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:26:43   1762s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:26:43   1762s] [NR-eGR] #Other Blockages    : 0
[02/16 00:26:43   1762s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:26:43   1762s] [NR-eGR] #prerouted nets         : 0
[02/16 00:26:43   1762s] [NR-eGR] #prerouted special nets : 0
[02/16 00:26:43   1762s] [NR-eGR] #prerouted wires        : 0
[02/16 00:26:43   1762s] [NR-eGR] Read 33911 nets ( ignored 33826 )
[02/16 00:26:43   1762s] (I)        Front-side 33911 ( ignored 33826 )
[02/16 00:26:43   1762s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:26:43   1762s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:26:43   1762s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[02/16 00:26:43   1762s] [NR-eGR] #via pillars        : 0
[02/16 00:26:43   1762s] [NR-eGR] #must join all port : 0
[02/16 00:26:43   1762s] [NR-eGR] #multiple ports     : 0
[02/16 00:26:43   1762s] [NR-eGR] #has must join      : 0
[02/16 00:26:43   1762s] (I)      handle routing halo
[02/16 00:26:43   1762s] (I)      Reading macro buffers
[02/16 00:26:43   1762s] (I)      Number of macro buffers: 0
[02/16 00:26:43   1762s] (I)      ========== RC Report:  ===========
[02/16 00:26:43   1762s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/16 00:26:43   1762s] (I)      ----------------------------------
[02/16 00:26:43   1762s] (I)          M2         1.056        0.397 
[02/16 00:26:43   1762s] (I)          M3         1.056        0.397 
[02/16 00:26:43   1762s] (I)          M4         0.792        0.320 
[02/16 00:26:43   1762s] (I)          M5         0.458        0.320 
[02/16 00:26:43   1762s] (I)          M6         0.594        0.265 
[02/16 00:26:43   1762s] (I)          M7         0.594        0.265 
[02/16 00:26:43   1762s] (I)      ========== RC Report:  ===========
[02/16 00:26:43   1762s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/16 00:26:43   1762s] (I)      ----------------------------------
[02/16 00:26:43   1762s] (I)          M2         1.056        0.732 
[02/16 00:26:43   1762s] (I)          M3         1.056        0.732 
[02/16 00:26:43   1762s] (I)          M4         0.792        0.572 
[02/16 00:26:43   1762s] (I)          M5         0.458        0.572 
[02/16 00:26:43   1762s] (I)          M6         0.594        0.454 
[02/16 00:26:43   1762s] (I)          M7         0.594        0.454 
[02/16 00:26:43   1762s] (I)      early_global_route_priority property id does not exist.
[02/16 00:26:43   1762s] (I)      Read Num Blocks=50633  Num Prerouted Wires=0  Num CS=0
[02/16 00:26:44   1762s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 0
[02/16 00:26:44   1762s] (I)      Layer 2 (V) : #blockages 5572 : #preroutes 0
[02/16 00:26:44   1762s] (I)      Layer 3 (H) : #blockages 1705 : #preroutes 0
[02/16 00:26:44   1762s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[02/16 00:26:44   1762s] (I)      Layer 5 (H) : #blockages 36 : #preroutes 0
[02/16 00:26:44   1762s] (I)      Layer 6 (V) : #blockages 36 : #preroutes 0
[02/16 00:26:44   1762s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:26:44   1762s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:26:44   1762s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:26:44   1762s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:26:44   1762s] (I)      Moved 80 terms for better access 
[02/16 00:26:44   1762s] (I)      Number of ignored nets                =  33826
[02/16 00:26:44   1762s] (I)      Number of connected nets              =      0
[02/16 00:26:44   1762s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/16 00:26:44   1762s] (I)      Number of clock nets                  =     85.  Ignored: No
[02/16 00:26:44   1762s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:26:44   1762s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:26:44   1762s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:26:44   1762s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:26:44   1762s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:26:44   1762s] [NR-eGR] There are 85 clock nets ( 85 with NDR ).
[02/16 00:26:44   1762s] (I)      Ndr track 0 does not exist
[02/16 00:26:44   1762s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:26:44   1762s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:26:44   1762s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:26:44   1762s] (I)      Site width          :   864  (dbu)
[02/16 00:26:44   1762s] (I)      Row height          :  4320  (dbu)
[02/16 00:26:44   1762s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:26:44   1762s] (I)      GCell width         :  4320  (dbu)
[02/16 00:26:44   1762s] (I)      GCell height        :  4320  (dbu)
[02/16 00:26:44   1762s] (I)      Grid                :   343   343     7
[02/16 00:26:44   1762s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:26:44   1762s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:26:44   1762s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:26:44   1762s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:26:44   1762s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:26:44   1762s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:26:44   1762s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:26:44   1762s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:26:44   1762s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:26:44   1762s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:26:44   1762s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:26:44   1762s] (I)      --------------------------------------------------------
[02/16 00:26:44   1762s] 
[02/16 00:26:44   1762s] [NR-eGR] ============ Routing rule table ============
[02/16 00:26:44   1762s] [NR-eGR] Rule id: 0  Rule name:   Nets: 85
[02/16 00:26:44   1762s] [NR-eGR] ========================================
[02/16 00:26:44   1762s] [NR-eGR] 
[02/16 00:26:44   1762s] (I)      ======== NDR :  =========
[02/16 00:26:44   1762s] (I)      +--------------+--------+
[02/16 00:26:44   1762s] (I)      |           ID |      0 |
[02/16 00:26:44   1762s] (I)      |      Default |     no |
[02/16 00:26:44   1762s] (I)      |  Clk Special |     no |
[02/16 00:26:44   1762s] (I)      | Hard spacing |     no |
[02/16 00:26:44   1762s] (I)      |    NDR track | (none) |
[02/16 00:26:44   1762s] (I)      |      NDR via | (none) |
[02/16 00:26:44   1762s] (I)      |  Extra space |      1 |
[02/16 00:26:44   1762s] (I)      |      Shields |      0 |
[02/16 00:26:44   1762s] (I)      |   Demand (H) |      2 |
[02/16 00:26:44   1762s] (I)      |   Demand (V) |      2 |
[02/16 00:26:44   1762s] (I)      |        #Nets |     85 |
[02/16 00:26:44   1762s] (I)      +--------------+--------+
[02/16 00:26:44   1762s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:26:44   1762s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:26:44   1762s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:26:44   1762s] (I)      |    M2    288      288   1152      576      2      1      1    200    100        yes |
[02/16 00:26:44   1762s] (I)      |    M3    288      288   1152      576      2      1      1    200    100        yes |
[02/16 00:26:44   1762s] (I)      |    M4    384      384   1536      768      2      1      1    200    100        yes |
[02/16 00:26:44   1762s] (I)      |    M5    384      384   1536      768      2      1      1    200    100        yes |
[02/16 00:26:44   1762s] (I)      |    M6    512      512   2048     1024      2      1      1    200    100        yes |
[02/16 00:26:44   1762s] (I)      |    M7    512      512   2048     1024      2      1      1    200    100        yes |
[02/16 00:26:44   1762s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:26:44   1762s] (I)      =============== Blocked Tracks ===============
[02/16 00:26:44   1762s] (I)      +-------+---------+----------+---------------+
[02/16 00:26:44   1762s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:26:44   1762s] (I)      +-------+---------+----------+---------------+
[02/16 00:26:44   1762s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:26:44   1762s] (I)      |     2 |  821828 |   149776 |        18.22% |
[02/16 00:26:44   1762s] (I)      |     3 |  881853 |    33320 |         3.78% |
[02/16 00:26:44   1762s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:26:44   1762s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:26:44   1762s] (I)      |     6 |  495978 |    15765 |         3.18% |
[02/16 00:26:44   1762s] (I)      |     7 |  495978 |    15802 |         3.19% |
[02/16 00:26:44   1762s] (I)      +-------+---------+----------+---------------+
[02/16 00:26:44   1762s] (I)      Finished Import and model ( CPU: 0.52 sec, Real: 0.51 sec, Curr Mem: 5.77 MB )
[02/16 00:26:44   1762s] (I)      Delete wires for 85 nets (async)
[02/16 00:26:44   1762s] (I)      Reset routing kernel
[02/16 00:26:44   1762s] (I)      Started Global Routing ( Curr Mem: 5.77 MB )
[02/16 00:26:44   1762s] (I)      totalPins=4593  totalGlobalPin=4590 (99.93%)
[02/16 00:26:44   1762s] (I)      ================= Net Group Info =================
[02/16 00:26:44   1762s] (I)      +----+----------------+--------------+-----------+
[02/16 00:26:44   1762s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:26:44   1762s] (I)      +----+----------------+--------------+-----------+
[02/16 00:26:44   1762s] (I)      |  1 |             85 |        M3(3) |     M4(4) |
[02/16 00:26:44   1762s] (I)      +----+----------------+--------------+-----------+
[02/16 00:26:44   1762s] (I)      total 2D Cap : 1298568 = (446144 H, 852424 V)
[02/16 00:26:44   1762s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/16 00:26:44   1762s] (I)      init route region map
[02/16 00:26:44   1762s] (I)      #blocked GCells = 0
[02/16 00:26:44   1762s] (I)      #regions = 1
[02/16 00:26:44   1762s] (I)      init safety region map
[02/16 00:26:44   1762s] (I)      #blocked GCells = 0
[02/16 00:26:44   1762s] (I)      #regions = 1
[02/16 00:26:44   1762s] (I)      Adjusted 5 GCells for pin access
[02/16 00:26:44   1762s] [NR-eGR] Layer group 1: route 85 net(s) in layer range [3, 4]
[02/16 00:26:44   1762s] (I)      
[02/16 00:26:44   1762s] (I)      ============  Phase 1a Route ============
[02/16 00:26:44   1762s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 44
[02/16 00:26:44   1762s] (I)      Usage: 14596 = (6304 H, 8292 V) = (1.41% H, 0.97% V) = (6.808e+03um H, 8.955e+03um V)
[02/16 00:26:44   1762s] (I)      
[02/16 00:26:44   1762s] (I)      ============  Phase 1b Route ============
[02/16 00:26:44   1762s] (I)      Usage: 14583 = (6293 H, 8290 V) = (1.41% H, 0.97% V) = (6.796e+03um H, 8.953e+03um V)
[02/16 00:26:44   1762s] (I)      Overflow of layer group 1: 0.93% H + 0.00% V. EstWL: 1.574964e+04um
[02/16 00:26:44   1762s] (I)      
[02/16 00:26:44   1762s] (I)      ============  Phase 1c Route ============
[02/16 00:26:44   1762s] (I)      Level2 Grid: 69 x 69
[02/16 00:26:44   1762s] (I)      Usage: 14589 = (6293 H, 8296 V) = (1.41% H, 0.97% V) = (6.796e+03um H, 8.960e+03um V)
[02/16 00:26:44   1762s] (I)      
[02/16 00:26:44   1762s] (I)      ============  Phase 1d Route ============
[02/16 00:26:44   1763s] (I)      Usage: 14838 = (6346 H, 8492 V) = (1.42% H, 1.00% V) = (6.854e+03um H, 9.171e+03um V)
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1e Route ============
[02/16 00:26:44   1763s] (I)      Usage: 14838 = (6346 H, 8492 V) = (1.42% H, 1.00% V) = (6.854e+03um H, 9.171e+03um V)
[02/16 00:26:44   1763s] [NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.00% V. EstWL: 1.602504e+04um
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1f Route ============
[02/16 00:26:44   1763s] (I)      Usage: 14902 = (6322 H, 8580 V) = (1.42% H, 1.01% V) = (6.828e+03um H, 9.266e+03um V)
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1g Route ============
[02/16 00:26:44   1763s] (I)      Usage: 13208 = (5348 H, 7860 V) = (1.20% H, 0.92% V) = (5.776e+03um H, 8.489e+03um V)
[02/16 00:26:44   1763s] (I)      #Nets         : 85
[02/16 00:26:44   1763s] (I)      #Relaxed nets : 69
[02/16 00:26:44   1763s] (I)      Wire length   : 2416
[02/16 00:26:44   1763s] [NR-eGR] Create a new net group with 69 nets and layer range [3, 5]
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1h Route ============
[02/16 00:26:44   1763s] (I)      Usage: 13206 = (5349 H, 7857 V) = (1.20% H, 0.92% V) = (5.777e+03um H, 8.486e+03um V)
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1l Route ============
[02/16 00:26:44   1763s] (I)      total 2D Cap : 1860745 = (446144 H, 1414601 V)
[02/16 00:26:44   1763s] (I)      total 2D Demand : 4826 = (2134 H, 2692 V)
[02/16 00:26:44   1763s] (I)      init route region map
[02/16 00:26:44   1763s] (I)      #blocked GCells = 0
[02/16 00:26:44   1763s] (I)      #regions = 1
[02/16 00:26:44   1763s] (I)      init safety region map
[02/16 00:26:44   1763s] (I)      #blocked GCells = 0
[02/16 00:26:44   1763s] (I)      #regions = 1
[02/16 00:26:44   1763s] (I)      Adjusted 5 GCells for pin access
[02/16 00:26:44   1763s] [NR-eGR] Layer group 2: route 69 net(s) in layer range [3, 5]
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1a Route ============
[02/16 00:26:44   1763s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 67
[02/16 00:26:44   1763s] (I)      Usage: 25415 = (10540 H, 14875 V) = (2.36% H, 1.05% V) = (1.138e+04um H, 1.606e+04um V)
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1b Route ============
[02/16 00:26:44   1763s] (I)      Usage: 25406 = (10534 H, 14872 V) = (2.36% H, 1.05% V) = (1.138e+04um H, 1.606e+04um V)
[02/16 00:26:44   1763s] (I)      Overflow of layer group 2: 0.84% H + 0.00% V. EstWL: 2.743848e+04um
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1c Route ============
[02/16 00:26:44   1763s] (I)      Level2 Grid: 69 x 69
[02/16 00:26:44   1763s] (I)      Usage: 25406 = (10534 H, 14872 V) = (2.36% H, 1.05% V) = (1.138e+04um H, 1.606e+04um V)
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1d Route ============
[02/16 00:26:44   1763s] (I)      Usage: 25651 = (10576 H, 15075 V) = (2.37% H, 1.07% V) = (1.142e+04um H, 1.628e+04um V)
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1e Route ============
[02/16 00:26:44   1763s] (I)      Usage: 25651 = (10576 H, 15075 V) = (2.37% H, 1.07% V) = (1.142e+04um H, 1.628e+04um V)
[02/16 00:26:44   1763s] [NR-eGR] Early Global Route overflow of layer group 2: 0.21% H + 0.00% V. EstWL: 2.770308e+04um
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1f Route ============
[02/16 00:26:44   1763s] (I)      Usage: 25750 = (10598 H, 15152 V) = (2.38% H, 1.07% V) = (1.145e+04um H, 1.636e+04um V)
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1g Route ============
[02/16 00:26:44   1763s] (I)      Usage: 23970 = (9573 H, 14397 V) = (2.15% H, 1.02% V) = (1.034e+04um H, 1.555e+04um V)
[02/16 00:26:44   1763s] (I)      #Nets         : 69
[02/16 00:26:44   1763s] (I)      #Relaxed nets : 69
[02/16 00:26:44   1763s] (I)      Wire length   : 0
[02/16 00:26:44   1763s] [NR-eGR] Create a new net group with 69 nets and layer range [3, 7]
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1h Route ============
[02/16 00:26:44   1763s] (I)      Usage: 23970 = (9573 H, 14397 V) = (2.15% H, 1.02% V) = (1.034e+04um H, 1.555e+04um V)
[02/16 00:26:44   1763s] (I)      
[02/16 00:26:44   1763s] (I)      ============  Phase 1l Route ============
[02/16 00:26:44   1763s] (I)      total 2D Cap : 2679347 = (855318 H, 1824029 V)
[02/16 00:26:44   1763s] (I)      total 2D Demand : 4826 = (2134 H, 2692 V)
[02/16 00:26:44   1763s] (I)      init route region map
[02/16 00:26:44   1763s] (I)      #blocked GCells = 0
[02/16 00:26:44   1764s] (I)      #regions = 1
[02/16 00:26:44   1764s] (I)      init safety region map
[02/16 00:26:44   1764s] (I)      #blocked GCells = 0
[02/16 00:26:44   1764s] (I)      #regions = 1
[02/16 00:26:44   1764s] [NR-eGR] Layer group 3: route 69 net(s) in layer range [3, 7]
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1a Route ============
[02/16 00:26:44   1764s] (I)      Usage: 36119 = (14778 H, 21341 V) = (1.73% H, 1.17% V) = (1.596e+04um H, 2.305e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1b Route ============
[02/16 00:26:44   1764s] (I)      Usage: 36119 = (14778 H, 21341 V) = (1.73% H, 1.17% V) = (1.596e+04um H, 2.305e+04um V)
[02/16 00:26:44   1764s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.900852e+04um
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1c Route ============
[02/16 00:26:44   1764s] (I)      Usage: 36119 = (14778 H, 21341 V) = (1.73% H, 1.17% V) = (1.596e+04um H, 2.305e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1d Route ============
[02/16 00:26:44   1764s] (I)      Usage: 36119 = (14778 H, 21341 V) = (1.73% H, 1.17% V) = (1.596e+04um H, 2.305e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1e Route ============
[02/16 00:26:44   1764s] (I)      Usage: 36119 = (14778 H, 21341 V) = (1.73% H, 1.17% V) = (1.596e+04um H, 2.305e+04um V)
[02/16 00:26:44   1764s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.900852e+04um
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1f Route ============
[02/16 00:26:44   1764s] (I)      Usage: 36119 = (14778 H, 21341 V) = (1.73% H, 1.17% V) = (1.596e+04um H, 2.305e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1g Route ============
[02/16 00:26:44   1764s] (I)      Usage: 35838 = (14594 H, 21244 V) = (1.71% H, 1.16% V) = (1.576e+04um H, 2.294e+04um V)
[02/16 00:26:44   1764s] (I)      #Nets         : 69
[02/16 00:26:44   1764s] (I)      #Relaxed nets : 17
[02/16 00:26:44   1764s] (I)      Wire length   : 9263
[02/16 00:26:44   1764s] [NR-eGR] Create a new net group with 17 nets and layer range [2, 7]
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1h Route ============
[02/16 00:26:44   1764s] (I)      Usage: 35840 = (14590 H, 21250 V) = (1.71% H, 1.17% V) = (1.576e+04um H, 2.295e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1l Route ============
[02/16 00:26:44   1764s] (I)      routed 924 hard fixed segments
[02/16 00:26:44   1764s] (I)      total 2D Cap : 3363010 = (1538981 H, 1824029 V)
[02/16 00:26:44   1764s] (I)      total 2D Demand : 28384 = (13920 H, 14464 V)
[02/16 00:26:44   1764s] (I)      init route region map
[02/16 00:26:44   1764s] (I)      #blocked GCells = 0
[02/16 00:26:44   1764s] (I)      #regions = 1
[02/16 00:26:44   1764s] (I)      init safety region map
[02/16 00:26:44   1764s] (I)      #blocked GCells = 0
[02/16 00:26:44   1764s] (I)      #regions = 1
[02/16 00:26:44   1764s] [NR-eGR] Layer group 4: route 17 net(s) in layer range [2, 7]
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1a Route ============
[02/16 00:26:44   1764s] (I)      Usage: 41391 = (16997 H, 24394 V) = (1.10% H, 1.34% V) = (1.836e+04um H, 2.635e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1b Route ============
[02/16 00:26:44   1764s] (I)      Usage: 41391 = (16997 H, 24394 V) = (1.10% H, 1.34% V) = (1.836e+04um H, 2.635e+04um V)
[02/16 00:26:44   1764s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.470228e+04um
[02/16 00:26:44   1764s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/16 00:26:44   1764s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1c Route ============
[02/16 00:26:44   1764s] (I)      Usage: 41391 = (16997 H, 24394 V) = (1.10% H, 1.34% V) = (1.836e+04um H, 2.635e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1d Route ============
[02/16 00:26:44   1764s] (I)      Usage: 41391 = (16997 H, 24394 V) = (1.10% H, 1.34% V) = (1.836e+04um H, 2.635e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1e Route ============
[02/16 00:26:44   1764s] (I)      Usage: 41391 = (16997 H, 24394 V) = (1.10% H, 1.34% V) = (1.836e+04um H, 2.635e+04um V)
[02/16 00:26:44   1764s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.470228e+04um
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1f Route ============
[02/16 00:26:44   1764s] (I)      Usage: 41391 = (16997 H, 24394 V) = (1.10% H, 1.34% V) = (1.836e+04um H, 2.635e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1g Route ============
[02/16 00:26:44   1764s] (I)      Usage: 41360 = (16954 H, 24406 V) = (1.10% H, 1.34% V) = (1.831e+04um H, 2.636e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1h Route ============
[02/16 00:26:44   1764s] (I)      Usage: 41360 = (16954 H, 24406 V) = (1.10% H, 1.34% V) = (1.831e+04um H, 2.636e+04um V)
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] (I)      ============  Phase 1l Route ============
[02/16 00:26:44   1764s] (I)      
[02/16 00:26:44   1764s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:26:44   1764s] [NR-eGR]                        OverCon            
[02/16 00:26:44   1764s] [NR-eGR]                         #Gcell     %Gcell
[02/16 00:26:44   1764s] [NR-eGR]        Layer             (1-2)    OverCon
[02/16 00:26:44   1764s] [NR-eGR] ----------------------------------------------
[02/16 00:26:44   1764s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:44   1764s] [NR-eGR]      M2 ( 2)        13( 0.01%)   ( 0.01%) 
[02/16 00:26:44   1764s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:44   1764s] [NR-eGR]      M4 ( 4)        37( 0.03%)   ( 0.03%) 
[02/16 00:26:44   1764s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:44   1764s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:44   1764s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/16 00:26:44   1764s] [NR-eGR] ----------------------------------------------
[02/16 00:26:44   1764s] [NR-eGR]        Total        50( 0.01%)   ( 0.01%) 
[02/16 00:26:44   1764s] [NR-eGR] 
[02/16 00:26:44   1764s] (I)      Finished Global Routing ( CPU: 1.63 sec, Real: 0.86 sec, Curr Mem: 5.77 MB )
[02/16 00:26:44   1764s] (I)      Updating congestion map
[02/16 00:26:45   1764s] (I)      total 2D Cap : 3386143 = (1559901 H, 1826242 V)
[02/16 00:26:45   1764s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/16 00:26:45   1764s] (I)      Running track assignment and export wires
[02/16 00:26:45   1764s] (I)      ============= Track Assignment ============
[02/16 00:26:45   1764s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.77 MB )
[02/16 00:26:45   1764s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:26:45   1764s] (I)      Run Multi-thread track assignment
[02/16 00:26:45   1764s] (I)      Finished Track Assignment (8T) ( CPU: 0.14 sec, Real: 0.04 sec, Curr Mem: 5.79 MB )
[02/16 00:26:45   1764s] (I)      Started Export ( Curr Mem: 5.79 MB )
[02/16 00:26:45   1764s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:26:45   1764s] [NR-eGR] Total eGR-routed clock nets wire length: 16481um, number of vias: 13486
[02/16 00:26:45   1764s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:45   1764s] [NR-eGR] Report for selected net(s) only.
[02/16 00:26:45   1764s] [NR-eGR]              Length (um)   Vias 
[02/16 00:26:45   1764s] [NR-eGR] --------------------------------
[02/16 00:26:45   1764s] [NR-eGR]  M1   (1V)             0   4592 
[02/16 00:26:45   1764s] [NR-eGR]  M2   (2H)          1397   5082 
[02/16 00:26:45   1764s] [NR-eGR]  M3   (3V)          7692   2699 
[02/16 00:26:45   1764s] [NR-eGR]  M4   (4H)          5052    696 
[02/16 00:26:45   1764s] [NR-eGR]  M5   (5V)          1315    417 
[02/16 00:26:45   1764s] [NR-eGR]  M6   (6H)          1025      0 
[02/16 00:26:45   1764s] [NR-eGR]  M7   (7V)             0      0 
[02/16 00:26:45   1764s] [NR-eGR]  M8   (8H)             0      0 
[02/16 00:26:45   1764s] [NR-eGR]  M9   (9V)             0      0 
[02/16 00:26:45   1764s] [NR-eGR]  Pad  (10H)            0      0 
[02/16 00:26:45   1764s] [NR-eGR] --------------------------------
[02/16 00:26:45   1764s] [NR-eGR]       Total        16481  13486 
[02/16 00:26:45   1764s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:45   1764s] [NR-eGR] Total half perimeter of net bounding box: 7457um
[02/16 00:26:45   1764s] [NR-eGR] Total length: 16481um, number of vias: 13486
[02/16 00:26:45   1764s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:45   1764s] [NR-eGR] Total routed clock nets wire length: 16481um, number of vias: 13486
[02/16 00:26:45   1764s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:45   1764s] [NR-eGR]              Length (um)    Vias 
[02/16 00:26:45   1764s] [NR-eGR] ---------------------------------
[02/16 00:26:45   1764s] [NR-eGR]  M1   (1V)             0  110341 
[02/16 00:26:45   1764s] [NR-eGR]  M2   (2H)        127659  187025 
[02/16 00:26:45   1764s] [NR-eGR]  M3   (3V)        222248   26214 
[02/16 00:26:45   1764s] [NR-eGR]  M4   (4H)         67633   10837 
[02/16 00:26:45   1764s] [NR-eGR]  M5   (5V)         90978    6254 
[02/16 00:26:45   1764s] [NR-eGR]  M6   (6H)         44011    1633 
[02/16 00:26:45   1764s] [NR-eGR]  M7   (7V)         40208       0 
[02/16 00:26:45   1764s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:26:45   1764s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:26:45   1764s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:26:45   1764s] [NR-eGR] ---------------------------------
[02/16 00:26:45   1764s] [NR-eGR]       Total       592737  342304 
[02/16 00:26:45   1764s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:45   1764s] [NR-eGR] Total half perimeter of net bounding box: 496579um
[02/16 00:26:45   1764s] [NR-eGR] Total length: 592737um, number of vias: 342304
[02/16 00:26:45   1764s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:26:45   1764s] (I)      == Layer wire length by net rule ==
[02/16 00:26:45   1764s] (I)                    Default 
[02/16 00:26:45   1764s] (I)      ----------------------
[02/16 00:26:45   1764s] (I)       M1   (1V)        0um 
[02/16 00:26:45   1764s] (I)       M2   (2H)   127659um 
[02/16 00:26:45   1764s] (I)       M3   (3V)   222248um 
[02/16 00:26:45   1764s] (I)       M4   (4H)    67633um 
[02/16 00:26:45   1764s] (I)       M5   (5V)    90978um 
[02/16 00:26:45   1764s] (I)       M6   (6H)    44011um 
[02/16 00:26:45   1764s] (I)       M7   (7V)    40208um 
[02/16 00:26:45   1764s] (I)       M8   (8H)        0um 
[02/16 00:26:45   1764s] (I)       M9   (9V)        0um 
[02/16 00:26:45   1764s] (I)       Pad  (10H)       0um 
[02/16 00:26:45   1764s] (I)      ----------------------
[02/16 00:26:45   1764s] (I)            Total  592737um 
[02/16 00:26:45   1764s] (I)      == Layer via count by net rule ==
[02/16 00:26:45   1764s] (I)                   Default 
[02/16 00:26:45   1764s] (I)      ---------------------
[02/16 00:26:45   1764s] (I)       M1   (1V)    110341 
[02/16 00:26:45   1764s] (I)       M2   (2H)    187025 
[02/16 00:26:45   1764s] (I)       M3   (3V)     26214 
[02/16 00:26:45   1764s] (I)       M4   (4H)     10837 
[02/16 00:26:45   1764s] (I)       M5   (5V)      6254 
[02/16 00:26:45   1764s] (I)       M6   (6H)      1633 
[02/16 00:26:45   1764s] (I)       M7   (7V)         0 
[02/16 00:26:45   1764s] (I)       M8   (8H)         0 
[02/16 00:26:45   1764s] (I)       M9   (9V)         0 
[02/16 00:26:45   1764s] (I)       Pad  (10H)        0 
[02/16 00:26:45   1764s] (I)      ---------------------
[02/16 00:26:45   1764s] (I)            Total   342304 
[02/16 00:26:45   1765s] (I)      Finished Export ( CPU: 0.52 sec, Real: 0.29 sec, Curr Mem: 5.79 MB )
[02/16 00:26:45   1765s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:26:45   1765s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.88 sec, Real: 1.77 sec, Curr Mem: 5.79 MB )
[02/16 00:26:45   1765s] [NR-eGR] Finished Early Global Route ( CPU: 2.89 sec, Real: 1.78 sec, Curr Mem: 5.76 MB )
[02/16 00:26:45   1765s] (I)      ========================================= Runtime Summary ==========================================
[02/16 00:26:45   1765s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/16 00:26:45   1765s] (I)      ----------------------------------------------------------------------------------------------------
[02/16 00:26:45   1765s] (I)       Early Global Route                             100.00%  491.58 sec  493.36 sec  1.78 sec  2.89 sec 
[02/16 00:26:45   1765s] (I)       +-Early Global Route kernel                     99.35%  491.59 sec  493.36 sec  1.77 sec  2.88 sec 
[02/16 00:26:45   1765s] (I)       | +-Import and model                            28.71%  491.59 sec  492.10 sec  0.51 sec  0.52 sec 
[02/16 00:26:45   1765s] (I)       | | +-Create place DB                            9.91%  491.59 sec  491.77 sec  0.18 sec  0.18 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Import place data                        9.90%  491.59 sec  491.77 sec  0.18 sec  0.18 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Read instances and placement           2.35%  491.59 sec  491.64 sec  0.04 sec  0.04 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Read nets                              7.45%  491.64 sec  491.77 sec  0.13 sec  0.13 sec 
[02/16 00:26:45   1765s] (I)       | | +-Create route DB                           17.98%  491.77 sec  492.09 sec  0.32 sec  0.33 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Import route data (8T)                  17.87%  491.77 sec  492.09 sec  0.32 sec  0.32 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Read blockages ( Layer 2-7 )           2.83%  491.88 sec  491.93 sec  0.05 sec  0.05 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Read routing blockages               0.00%  491.88 sec  491.88 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Read bump blockages                  0.00%  491.88 sec  491.88 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Read instance blockages              2.49%  491.88 sec  491.92 sec  0.04 sec  0.04 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Read PG blockages                    0.20%  491.92 sec  491.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  491.92 sec  491.92 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Read clock blockages                 0.00%  491.93 sec  491.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Read other blockages                 0.00%  491.93 sec  491.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Read halo blockages                  0.04%  491.93 sec  491.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Read boundary cut boxes              0.00%  491.93 sec  491.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Read blackboxes                        0.00%  491.93 sec  491.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Read prerouted                         0.02%  491.93 sec  491.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Read nets                              0.11%  491.93 sec  491.93 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Set up via pillars                     0.09%  491.94 sec  491.94 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Set up RC info                         0.09%  491.94 sec  491.94 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Initialize 3D grid graph               0.55%  491.94 sec  491.95 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Model blockage capacity                6.78%  491.96 sec  492.08 sec  0.12 sec  0.12 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Initialize 3D capacity               6.23%  491.96 sec  492.07 sec  0.11 sec  0.11 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Move terms for access (8T)             0.11%  492.09 sec  492.09 sec  0.00 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | +-Read aux data                              0.00%  492.09 sec  492.09 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | +-Others data preparation                    0.00%  492.09 sec  492.09 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | +-Create route kernel                        0.51%  492.09 sec  492.10 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | +-Global Routing                              48.46%  492.11 sec  492.97 sec  0.86 sec  1.63 sec 
[02/16 00:26:45   1765s] (I)       | | +-Initialization                             0.35%  492.11 sec  492.11 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | +-Net group 1                               18.82%  492.11 sec  492.45 sec  0.33 sec  0.67 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Generate topology (8T)                   0.39%  492.11 sec  492.12 sec  0.01 sec  0.05 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1a                                 0.77%  492.18 sec  492.19 sec  0.01 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Pattern routing (8T)                   0.20%  492.18 sec  492.19 sec  0.00 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.34%  492.19 sec  492.19 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1b                                 0.49%  492.19 sec  492.20 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Monotonic routing (8T)                 0.26%  492.20 sec  492.20 sec  0.00 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1c                                 0.56%  492.20 sec  492.21 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Two level Routing                      0.56%  492.20 sec  492.21 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Two Level Routing (Regular)          0.38%  492.21 sec  492.21 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  492.21 sec  492.21 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1d                                 5.41%  492.21 sec  492.31 sec  0.10 sec  0.31 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Detoured routing (8T)                  5.39%  492.21 sec  492.31 sec  0.10 sec  0.31 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1e                                 0.11%  492.31 sec  492.31 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Route legalization                     0.05%  492.31 sec  492.31 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Legalize Blockage Violations         0.04%  492.31 sec  492.31 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1f                                 1.92%  492.31 sec  492.35 sec  0.03 sec  0.03 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Congestion clean                       1.90%  492.31 sec  492.35 sec  0.03 sec  0.03 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1g                                 3.51%  492.35 sec  492.41 sec  0.06 sec  0.06 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Post Routing                           3.50%  492.35 sec  492.41 sec  0.06 sec  0.06 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1h                                 0.54%  492.41 sec  492.42 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Post Routing                           0.53%  492.41 sec  492.42 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1l                                 1.53%  492.42 sec  492.45 sec  0.03 sec  0.10 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Layer assignment (8T)                  1.51%  492.42 sec  492.45 sec  0.03 sec  0.10 sec 
[02/16 00:26:45   1765s] (I)       | | +-Net group 2                               14.42%  492.45 sec  492.70 sec  0.26 sec  0.50 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Generate topology (8T)                   0.40%  492.45 sec  492.46 sec  0.01 sec  0.05 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1a                                 0.58%  492.51 sec  492.52 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Pattern routing (8T)                   0.15%  492.52 sec  492.52 sec  0.00 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.25%  492.52 sec  492.52 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1b                                 0.47%  492.52 sec  492.53 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Monotonic routing (8T)                 0.27%  492.52 sec  492.53 sec  0.00 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1c                                 0.50%  492.53 sec  492.54 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Two level Routing                      0.49%  492.53 sec  492.54 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Two Level Routing (Regular)          0.31%  492.53 sec  492.54 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Two Level Routing (Strong)           0.09%  492.54 sec  492.54 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1d                                 4.88%  492.54 sec  492.63 sec  0.09 sec  0.28 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Detoured routing (8T)                  4.87%  492.54 sec  492.63 sec  0.09 sec  0.28 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1e                                 0.09%  492.63 sec  492.63 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Route legalization                     0.03%  492.63 sec  492.63 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  492.63 sec  492.63 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1f                                 1.71%  492.63 sec  492.66 sec  0.03 sec  0.03 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Congestion clean                       1.70%  492.63 sec  492.66 sec  0.03 sec  0.03 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1g                                 2.32%  492.66 sec  492.70 sec  0.04 sec  0.04 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Post Routing                           2.30%  492.66 sec  492.70 sec  0.04 sec  0.04 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1h                                 0.06%  492.70 sec  492.70 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Post Routing                           0.06%  492.70 sec  492.70 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1l                                 0.00%  492.70 sec  492.70 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | +-Net group 3                                7.63%  492.70 sec  492.84 sec  0.14 sec  0.26 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Generate topology (8T)                   0.35%  492.70 sec  492.71 sec  0.01 sec  0.05 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1a                                 0.39%  492.77 sec  492.77 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Pattern routing (8T)                   0.28%  492.77 sec  492.77 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1b                                 0.19%  492.77 sec  492.78 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1c                                 0.00%  492.78 sec  492.78 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1d                                 0.00%  492.78 sec  492.78 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1e                                 0.06%  492.78 sec  492.78 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Route legalization                     0.00%  492.78 sec  492.78 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1f                                 0.00%  492.78 sec  492.78 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1g                                 0.89%  492.78 sec  492.79 sec  0.02 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Post Routing                           0.88%  492.78 sec  492.79 sec  0.02 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1h                                 0.85%  492.80 sec  492.81 sec  0.02 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Post Routing                           0.84%  492.80 sec  492.81 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1l                                 1.66%  492.81 sec  492.84 sec  0.03 sec  0.11 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Layer assignment (8T)                  1.57%  492.81 sec  492.84 sec  0.03 sec  0.11 sec 
[02/16 00:26:45   1765s] (I)       | | +-Net group 4                                6.11%  492.84 sec  492.95 sec  0.11 sec  0.18 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Generate topology (8T)                   0.00%  492.84 sec  492.84 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1a                                 0.42%  492.90 sec  492.90 sec  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Pattern routing (8T)                   0.11%  492.90 sec  492.90 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Add via demand to 2D                   0.27%  492.90 sec  492.90 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1b                                 0.15%  492.90 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1c                                 0.00%  492.91 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1d                                 0.00%  492.91 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1e                                 0.11%  492.91 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Route legalization                     0.00%  492.91 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1f                                 0.00%  492.91 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1g                                 0.09%  492.91 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Post Routing                           0.08%  492.91 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1h                                 0.08%  492.91 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Post Routing                           0.07%  492.91 sec  492.91 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Phase 1l                                 2.00%  492.91 sec  492.95 sec  0.04 sec  0.11 sec 
[02/16 00:26:45   1765s] (I)       | | | | +-Layer assignment (8T)                  1.37%  492.92 sec  492.95 sec  0.02 sec  0.10 sec 
[02/16 00:26:45   1765s] (I)       | +-Export cong map                              3.41%  492.97 sec  493.03 sec  0.06 sec  0.06 sec 
[02/16 00:26:45   1765s] (I)       | | +-Export 2D cong map                         1.03%  493.01 sec  493.03 sec  0.02 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)       | +-Extract Global 3D Wires                      0.02%  493.03 sec  493.03 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | +-Track Assignment (8T)                        2.02%  493.03 sec  493.07 sec  0.04 sec  0.14 sec 
[02/16 00:26:45   1765s] (I)       | | +-Initialization                             0.00%  493.03 sec  493.03 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | +-Track Assignment Kernel                    1.96%  493.03 sec  493.07 sec  0.03 sec  0.14 sec 
[02/16 00:26:45   1765s] (I)       | | +-Free Memory                                0.00%  493.07 sec  493.07 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | +-Export                                      16.20%  493.07 sec  493.35 sec  0.29 sec  0.52 sec 
[02/16 00:26:45   1765s] (I)       | | +-Export DB wires                            0.63%  493.07 sec  493.08 sec  0.01 sec  0.03 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Export all nets (8T)                     0.57%  493.07 sec  493.08 sec  0.01 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)       | | | +-Set wire vias (8T)                       0.03%  493.08 sec  493.08 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | | +-Report wirelength                         12.57%  493.08 sec  493.30 sec  0.22 sec  0.22 sec 
[02/16 00:26:45   1765s] (I)       | | +-Update net boxes                           2.97%  493.30 sec  493.35 sec  0.05 sec  0.27 sec 
[02/16 00:26:45   1765s] (I)       | | +-Update timing                              0.00%  493.35 sec  493.35 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)       | +-Postprocess design                           0.01%  493.35 sec  493.36 sec  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)      ======================= Summary by functions ========================
[02/16 00:26:45   1765s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:26:45   1765s] (I)      ---------------------------------------------------------------------
[02/16 00:26:45   1765s] (I)        0  Early Global Route                  100.00%  1.78 sec  2.89 sec 
[02/16 00:26:45   1765s] (I)        1  Early Global Route kernel            99.35%  1.77 sec  2.88 sec 
[02/16 00:26:45   1765s] (I)        2  Global Routing                       48.46%  0.86 sec  1.63 sec 
[02/16 00:26:45   1765s] (I)        2  Import and model                     28.71%  0.51 sec  0.52 sec 
[02/16 00:26:45   1765s] (I)        2  Export                               16.20%  0.29 sec  0.52 sec 
[02/16 00:26:45   1765s] (I)        2  Export cong map                       3.41%  0.06 sec  0.06 sec 
[02/16 00:26:45   1765s] (I)        2  Track Assignment (8T)                 2.02%  0.04 sec  0.14 sec 
[02/16 00:26:45   1765s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        2  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        3  Net group 1                          18.82%  0.33 sec  0.67 sec 
[02/16 00:26:45   1765s] (I)        3  Create route DB                      17.98%  0.32 sec  0.33 sec 
[02/16 00:26:45   1765s] (I)        3  Net group 2                          14.42%  0.26 sec  0.50 sec 
[02/16 00:26:45   1765s] (I)        3  Report wirelength                    12.57%  0.22 sec  0.22 sec 
[02/16 00:26:45   1765s] (I)        3  Create place DB                       9.91%  0.18 sec  0.18 sec 
[02/16 00:26:45   1765s] (I)        3  Net group 3                           7.63%  0.14 sec  0.26 sec 
[02/16 00:26:45   1765s] (I)        3  Net group 4                           6.11%  0.11 sec  0.18 sec 
[02/16 00:26:45   1765s] (I)        3  Update net boxes                      2.97%  0.05 sec  0.27 sec 
[02/16 00:26:45   1765s] (I)        3  Track Assignment Kernel               1.96%  0.03 sec  0.14 sec 
[02/16 00:26:45   1765s] (I)        3  Export 2D cong map                    1.03%  0.02 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)        3  Export DB wires                       0.63%  0.01 sec  0.03 sec 
[02/16 00:26:45   1765s] (I)        3  Create route kernel                   0.51%  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)        3  Initialization                        0.35%  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        4  Import route data (8T)               17.87%  0.32 sec  0.32 sec 
[02/16 00:26:45   1765s] (I)        4  Phase 1d                             10.29%  0.18 sec  0.59 sec 
[02/16 00:26:45   1765s] (I)        4  Import place data                     9.90%  0.18 sec  0.18 sec 
[02/16 00:26:45   1765s] (I)        4  Phase 1g                              6.81%  0.12 sec  0.12 sec 
[02/16 00:26:45   1765s] (I)        4  Phase 1l                              5.19%  0.09 sec  0.32 sec 
[02/16 00:26:45   1765s] (I)        4  Phase 1f                              3.64%  0.06 sec  0.06 sec 
[02/16 00:26:45   1765s] (I)        4  Phase 1a                              2.17%  0.04 sec  0.05 sec 
[02/16 00:26:45   1765s] (I)        4  Phase 1h                              1.54%  0.03 sec  0.03 sec 
[02/16 00:26:45   1765s] (I)        4  Phase 1b                              1.30%  0.02 sec  0.03 sec 
[02/16 00:26:45   1765s] (I)        4  Generate topology (8T)                1.14%  0.02 sec  0.14 sec 
[02/16 00:26:45   1765s] (I)        4  Phase 1c                              1.07%  0.02 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)        4  Export all nets (8T)                  0.57%  0.01 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)        4  Phase 1e                              0.37%  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)        4  Set wire vias (8T)                    0.03%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        5  Detoured routing (8T)                10.26%  0.18 sec  0.59 sec 
[02/16 00:26:45   1765s] (I)        5  Post Routing                          8.26%  0.15 sec  0.15 sec 
[02/16 00:26:45   1765s] (I)        5  Read nets                             7.56%  0.13 sec  0.13 sec 
[02/16 00:26:45   1765s] (I)        5  Model blockage capacity               6.78%  0.12 sec  0.12 sec 
[02/16 00:26:45   1765s] (I)        5  Layer assignment (8T)                 4.45%  0.08 sec  0.30 sec 
[02/16 00:26:45   1765s] (I)        5  Congestion clean                      3.60%  0.06 sec  0.06 sec 
[02/16 00:26:45   1765s] (I)        5  Read blockages ( Layer 2-7 )          2.83%  0.05 sec  0.05 sec 
[02/16 00:26:45   1765s] (I)        5  Read instances and placement          2.35%  0.04 sec  0.04 sec 
[02/16 00:26:45   1765s] (I)        5  Two level Routing                     1.04%  0.02 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)        5  Pattern routing (8T)                  0.74%  0.01 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)        5  Pattern Routing Avoiding Blockages    0.58%  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)        5  Initialize 3D grid graph              0.55%  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)        5  Monotonic routing (8T)                0.53%  0.01 sec  0.02 sec 
[02/16 00:26:45   1765s] (I)        5  Add via demand to 2D                  0.27%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        5  Move terms for access (8T)            0.11%  0.00 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)        5  Set up RC info                        0.09%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        5  Set up via pillars                    0.09%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        5  Route legalization                    0.08%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        6  Initialize 3D capacity                6.23%  0.11 sec  0.11 sec 
[02/16 00:26:45   1765s] (I)        6  Read instance blockages               2.49%  0.04 sec  0.04 sec 
[02/16 00:26:45   1765s] (I)        6  Two Level Routing (Regular)           0.69%  0.01 sec  0.01 sec 
[02/16 00:26:45   1765s] (I)        6  Read PG blockages                     0.20%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        6  Two Level Routing (Strong)            0.14%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        6  Legalize Blockage Violations          0.07%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        6  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[02/16 00:26:45   1765s] Running post-eGR process
[02/16 00:26:45   1765s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:03.1 real=0:00:02.0)
[02/16 00:26:45   1765s]     Routing using eGR in eGR->NR Step done.
[02/16 00:26:45   1765s]     Routing using NR in eGR->NR Step...
[02/16 00:26:45   1765s] 
[02/16 00:26:45   1765s] CCOPT: Preparing to route 85 clock nets with NanoRoute.
[02/16 00:26:45   1765s]   All net are default rule.
[02/16 00:26:45   1765s]   Preferred NanoRoute mode settings: Current
[02/16 00:26:45   1765s]       Clock detailed routing...
[02/16 00:26:45   1765s]         NanoRoute...
[02/16 00:26:45   1765s] #% Begin globalDetailRoute (date=02/16 00:26:45, mem=3554.4M)
[02/16 00:26:45   1765s] 
[02/16 00:26:45   1765s] globalDetailRoute
[02/16 00:26:45   1765s] 
[02/16 00:26:45   1765s] #Start globalDetailRoute on Mon Feb 16 00:26:45 2026
[02/16 00:26:45   1765s] #
[02/16 00:26:45   1765s] ### Time Record (globalDetailRoute) is installed.
[02/16 00:26:45   1765s] ### Time Record (Pre Callback) is installed.
[02/16 00:26:45   1765s] ### Time Record (Pre Callback) is uninstalled.
[02/16 00:26:45   1765s] ### Time Record (DB Import) is installed.
[02/16 00:26:45   1765s] ### Time Record (Timing Data Generation) is installed.
[02/16 00:26:45   1765s] ### Time Record (Timing Data Generation) is uninstalled.
[02/16 00:26:45   1765s] ### Net info: total nets: 36482
[02/16 00:26:45   1765s] ### Net info: dirty nets: 0
[02/16 00:26:45   1765s] ### Net info: marked as disconnected nets: 0
[02/16 00:26:46   1766s] ### Net info: fully routed nets: 85
[02/16 00:26:46   1766s] ### Net info: trivial (< 2 pins) nets: 2571
[02/16 00:26:46   1766s] ### Net info: unrouted nets: 33826
[02/16 00:26:46   1766s] ### Net info: re-extraction nets: 0
[02/16 00:26:46   1766s] ### Net info: selected nets: 85
[02/16 00:26:46   1766s] ### Net info: ignored nets: 0
[02/16 00:26:46   1766s] ### Net info: skip routing nets: 0
[02/16 00:26:46   1766s] ### import design signature (6): route=262588342 fixed_route=1090959330 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2114770331 dirty_area=0 del_dirty_area=0 cell=1973338401 placement=1026202491 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1090959330 sns=1090959330 ppa_info=1872355119
[02/16 00:26:46   1766s] ### Time Record (DB Import) is uninstalled.
[02/16 00:26:46   1766s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[02/16 00:26:46   1766s] ### Before assign design signature (7): route=262588342 fixed_route=1090959330 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2114770331 dirty_area=0 del_dirty_area=0 cell=1973338401 placement=1026202491 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=2127493176 routing_via=1 timing=1090959330 sns=1090959330 ppa_info=1872355119
[02/16 00:26:46   1766s] #
[02/16 00:26:46   1766s] #Wire/Via statistics before line assignment ...
[02/16 00:26:46   1766s] #Total number of nets with non-default rule or having extra spacing = 85
[02/16 00:26:46   1766s] #
[02/16 00:26:46   1766s] #  Routing Statistics
[02/16 00:26:46   1766s] #
[02/16 00:26:46   1766s] #---------------+-----------+------+
[02/16 00:26:46   1766s] #  Layer        | Length(um)|  Vias|
[02/16 00:26:46   1766s] #---------------+-----------+------+
[02/16 00:26:46   1766s] #  Active ( 0H) |          0|     0|
[02/16 00:26:46   1766s] #  M1 ( 1V)     |          0|  4592|
[02/16 00:26:46   1766s] #  M2 ( 2H)     |       1397|  5082|
[02/16 00:26:46   1766s] #  M3 ( 3V)     |       7692|  2699|
[02/16 00:26:46   1766s] #  M4 ( 4H)     |       5052|   696|
[02/16 00:26:46   1766s] #  M5 ( 5V)     |       1315|   417|
[02/16 00:26:46   1766s] #  M6 ( 6H)     |       1025|     0|
[02/16 00:26:46   1766s] #  M7 ( 7V)     |          0|     0|
[02/16 00:26:46   1766s] #  M8 ( 8H)     |          0|     0|
[02/16 00:26:46   1766s] #  M9 ( 9V)     |          0|     0|
[02/16 00:26:46   1766s] #  Pad (10H)    |          0|     0|
[02/16 00:26:46   1766s] #---------------+-----------+------+
[02/16 00:26:46   1766s] #  Total        |      16481| 13486|
[02/16 00:26:46   1766s] #---------------+-----------+------+
[02/16 00:26:46   1766s] #
[02/16 00:26:46   1766s] # Total half perimeter of net bounding box: 7606 um.
[02/16 00:26:46   1766s] ### Time Record (Data Preparation) is installed.
[02/16 00:26:46   1766s] #Start routing data preparation on Mon Feb 16 00:26:46 2026
[02/16 00:26:46   1766s] #
[02/16 00:26:46   1766s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[02/16 00:26:46   1766s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/16 00:26:46   1766s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/16 00:26:46   1766s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/16 00:26:46   1767s] ### Time Record (Cell Pin Access) is installed.
[02/16 00:26:46   1767s] #Initial pin access analysis.
[02/16 00:26:46   1767s] #Detail pin access analysis.
[02/16 00:26:46   1767s] ### Time Record (Cell Pin Access) is uninstalled.
[02/16 00:26:46   1767s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[02/16 00:26:46   1767s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:26:46   1767s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:26:46   1767s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:26:46   1767s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:26:46   1767s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:26:46   1767s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:26:46   1767s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:26:46   1767s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:26:46   1767s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:26:46   1767s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:26:46   1767s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:26:46   1767s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[02/16 00:26:46   1767s] #WARNING (NRDB-2322) There are no valid layers for shielding.
[02/16 00:26:46   1767s] #Unexpected stripe layer range. Bottom =8(M8), top =7(M7)
[02/16 00:26:46   1767s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=7(M7), bottom shield layer=7(M7)
[02/16 00:26:46   1767s] #shield_bottom_stripe_layer=7(M7), shield_top_stripe_layer=7(M7)
[02/16 00:26:46   1767s] #pin_access_rlayer=2(M2)
[02/16 00:26:46   1767s] #shield_top_dpt_rlayer=7 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=8 bottom_rlayer=2
[02/16 00:26:46   1767s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/16 00:26:46   1767s] #enable_dpt_layer_shield=F
[02/16 00:26:46   1767s] #has_line_end_grid=F
[02/16 00:26:47   1768s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3573.14 (MB), peak = 4279.18 (MB)
[02/16 00:26:47   1768s] #Regenerating Ggrids automatically.
[02/16 00:26:47   1768s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[02/16 00:26:47   1768s] #Using automatically generated G-grids.
[02/16 00:26:47   1768s] #Done routing data preparation.
[02/16 00:26:47   1768s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3583.99 (MB), peak = 4279.18 (MB)
[02/16 00:26:47   1768s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:26:47   1768s] ### Time Record (Data Preparation) is installed.
[02/16 00:26:47   1768s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:26:47   1768s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:26:47   1768s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:26:47   1768s] eee: pegSigSF=1.070000
[02/16 00:26:47   1768s] Initializing multi-corner resistance tables ...
[02/16 00:26:47   1768s] eee: Grid unit RC data computation started
[02/16 00:26:47   1768s] eee: Grid unit RC data computation completed
[02/16 00:26:47   1768s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:26:47   1768s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:47   1768s] eee: l=3 avDens=0.022058 usedTrk=1856.213336 availTrk=84150.000000 sigTrk=1856.213336
[02/16 00:26:47   1768s] eee: l=4 avDens=0.034138 usedTrk=2154.533336 availTrk=63112.500000 sigTrk=2154.533336
[02/16 00:26:47   1768s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:47   1768s] eee: l=6 avDens=0.008262 usedTrk=36.250417 availTrk=4387.500000 sigTrk=36.250417
[02/16 00:26:47   1768s] eee: l=7 avDens=0.008262 usedTrk=36.250417 availTrk=4387.500000 sigTrk=36.250417
[02/16 00:26:47   1768s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:47   1768s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:47   1768s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:26:47   1768s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:26:47   1768s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:26:47   1768s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.408600 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:26:47   1768s] eee: NetCapCache creation started. (Current Mem: 6871.023M) 
[02/16 00:26:47   1768s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6871.023M) 
[02/16 00:26:47   1768s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:26:47   1768s] eee: Metal Layers Info:
[02/16 00:26:47   1768s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:26:47   1768s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:26:47   1768s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:26:47   1768s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:26:47   1768s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:26:47   1768s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:26:47   1768s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:26:47   1768s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:26:47   1768s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:26:47   1768s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:26:47   1768s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:26:47   1768s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:26:47   1768s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:26:47   1768s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:26:47   1768s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:26:47   1768s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:26:47   1768s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:26:47   1768s] ### Successfully loaded pre-route RC model
[02/16 00:26:47   1768s] ### Time Record (Line Assignment) is installed.
[02/16 00:26:47   1768s] #
[02/16 00:26:47   1768s] #Distribution of nets:
[02/16 00:26:47   1768s] #  
[02/16 00:26:47   1768s] # #pin range           #net       % 
[02/16 00:26:47   1768s] #------------------------------------
[02/16 00:26:47   1768s] #          2           16390 ( 44.9%)
[02/16 00:26:47   1768s] #          3           11551 ( 31.7%)
[02/16 00:26:47   1768s] #          4             724 (  2.0%)
[02/16 00:26:47   1768s] #          5             895 (  2.5%)
[02/16 00:26:47   1768s] #          6            1851 (  5.1%)
[02/16 00:26:47   1768s] #          7            1205 (  3.3%)
[02/16 00:26:47   1768s] #          8             222 (  0.6%)
[02/16 00:26:47   1768s] #          9             192 (  0.5%)
[02/16 00:26:47   1768s] #  10  -  19             419 (  1.1%)
[02/16 00:26:47   1768s] #  20  -  29              67 (  0.2%)
[02/16 00:26:47   1768s] #  30  -  39              93 (  0.3%)
[02/16 00:26:47   1768s] #  40  -  49              64 (  0.2%)
[02/16 00:26:47   1768s] #  50  -  59              75 (  0.2%)
[02/16 00:26:47   1768s] #  60  -  69             110 (  0.3%)
[02/16 00:26:47   1768s] #  70  -  79              52 (  0.1%)
[02/16 00:26:47   1768s] #  80  -  89               1 (  0.0%)
[02/16 00:26:47   1768s] #     >=2000               0 (  0.0%)
[02/16 00:26:47   1768s] #
[02/16 00:26:47   1768s] #Total: 36482 nets, 33911 non-trivial nets
[02/16 00:26:47   1768s] #                                    #net       % 
[02/16 00:26:47   1768s] #-------------------------------------------------
[02/16 00:26:47   1768s] #  Fully global routed                 85 ( 0.3%)
[02/16 00:26:47   1768s] #  Clock                               85
[02/16 00:26:47   1768s] #  Extra space                         85
[02/16 00:26:47   1768s] #  Prefer layer range                  85
[02/16 00:26:47   1768s] #
[02/16 00:26:47   1768s] #Nets in 1 layer range:
[02/16 00:26:47   1768s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[02/16 00:26:47   1768s] #---------------------------------------------------------
[02/16 00:26:47   1768s] #              3 M3             4 M4           85 (  0.3%)
[02/16 00:26:47   1768s] #
[02/16 00:26:47   1768s] #85 nets selected.
[02/16 00:26:47   1768s] #
[02/16 00:26:47   1768s] ### 
[02/16 00:26:47   1768s] ### Net length summary before Line Assignment:
[02/16 00:26:47   1768s] ### Layer    H-Len   V-Len         Total       #Up-Via
[02/16 00:26:47   1768s] ### --------------------------------------------------
[02/16 00:26:47   1768s] ###  1 M1        0       0       0(  0%)    4592( 21%)
[02/16 00:26:47   1768s] ###  2 M2     1132       0    1132(  7%)   13324( 61%)
[02/16 00:26:47   1768s] ###  3 M3        0    7956    7956( 48%)    2699( 12%)
[02/16 00:26:47   1768s] ###  4 M4     5051       0    5051( 31%)     696(  3%)
[02/16 00:26:47   1768s] ###  5 M5        0    1315    1315(  8%)     417(  2%)
[02/16 00:26:47   1768s] ###  6 M6     1025       0    1025(  6%)       0(  0%)
[02/16 00:26:47   1768s] ###  7 M7        0       0       0(  0%)       0(  0%)
[02/16 00:26:47   1768s] ###  8 M8        0       0       0(  0%)       0(  0%)
[02/16 00:26:47   1768s] ###  9 M9        0       0       0(  0%)       0(  0%)
[02/16 00:26:47   1768s] ### 10 Pad       0       0       0(  0%)       0(  0%)
[02/16 00:26:47   1768s] ### --------------------------------------------------
[02/16 00:26:47   1768s] ###           7209    9271   16480         21728      
[02/16 00:26:47   1768s] #
[02/16 00:26:47   1768s] #..
[02/16 00:26:47   1768s] #
[02/16 00:26:47   1770s] #Iteration 1.1: cpu:00:00:02, real:00:00:00, mem:3.5 GB, peak:4.2 GB --5.67 [8]--
[02/16 00:26:47   1770s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --3.90 [8]--
[02/16 00:26:47   1770s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --3.40 [8]--
[02/16 00:26:47   1770s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --2.94 [8]--
[02/16 00:26:48   1772s] #Iteration 2.1: cpu:00:00:01, real:00:00:00, mem:3.5 GB, peak:4.2 GB --5.36 [8]--
[02/16 00:26:48   1772s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --2.28 [8]--
[02/16 00:26:48   1772s] #Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --2.82 [8]--
[02/16 00:26:48   1772s] #Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --2.64 [8]--
[02/16 00:26:48   1773s] #Iteration 3.1: cpu:00:00:01, real:00:00:00, mem:3.5 GB, peak:4.2 GB --5.22 [8]--
[02/16 00:26:48   1773s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --2.71 [8]--
[02/16 00:26:48   1773s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --2.30 [8]--
[02/16 00:26:48   1774s] ### 
[02/16 00:26:48   1774s] ### Net length and overlap summary after Line Assignment:
[02/16 00:26:48   1774s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/16 00:26:48   1774s] ### ---------------------------------------------------------------------------
[02/16 00:26:48   1774s] ###  1 M1        0       0       0(  0%)    4592( 34%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ###  2 M2     1361       0    1361(  8%)    5972( 44%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ###  3 M3        0    7956    7956( 49%)    2103( 16%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ###  4 M4     4999       0    4999( 31%)     531(  4%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ###  5 M5        0    1096    1096(  7%)     272(  2%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ###  6 M6      913       0     913(  6%)       0(  0%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ###  7 M7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ###  8 M8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ###  9 M9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ### 10 Pad       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/16 00:26:48   1774s] ### ---------------------------------------------------------------------------
[02/16 00:26:48   1774s] ###           7275    9052   16327         13470          0           0        
[02/16 00:26:48   1774s] #
[02/16 00:26:48   1774s] #Line Assignment statistics:
[02/16 00:26:48   1774s] #Cpu time = 00:00:05
[02/16 00:26:48   1774s] #Elapsed time = 00:00:01
[02/16 00:26:48   1774s] #Increased memory = 2.77 (MB)
[02/16 00:26:48   1774s] #Total memory = 3600.18 (MB)
[02/16 00:26:48   1774s] #Peak memory = 4279.18 (MB)
[02/16 00:26:48   1774s] #End Line Assignment: cpu:00:00:06, real:00:00:01, mem:3.5 GB, peak:4.2 GB --4.33 [8]--
[02/16 00:26:48   1774s] ### Time Record (Line Assignment) is uninstalled.
[02/16 00:26:48   1774s] ### After assign design signature (8): route=2066428998 fixed_route=1090959330 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=966403033 dirty_area=0 del_dirty_area=0 cell=1973338401 placement=1017626235 pin_access=1142557705 inst_pattern=1 inst_orient=1 halo=1504544380 via=2127493176 routing_via=1588071918 timing=1090959330 sns=1090959330 ppa_info=1872355119
[02/16 00:26:48   1774s] #
[02/16 00:26:48   1774s] #Wire/Via statistics after line assignment ...
[02/16 00:26:48   1774s] #Total number of nets with non-default rule or having extra spacing = 85
[02/16 00:26:48   1774s] #
[02/16 00:26:48   1774s] #  Routing Statistics
[02/16 00:26:48   1774s] #
[02/16 00:26:48   1774s] #---------------+-----------+------+
[02/16 00:26:48   1774s] #  Layer        | Length(um)|  Vias|
[02/16 00:26:48   1774s] #---------------+-----------+------+
[02/16 00:26:48   1774s] #  Active ( 0H) |          0|     0|
[02/16 00:26:48   1774s] #  M1 ( 1V)     |          0|  4592|
[02/16 00:26:48   1774s] #  M2 ( 2H)     |       1362|  5972|
[02/16 00:26:48   1774s] #  M3 ( 3V)     |       7957|  2103|
[02/16 00:26:48   1774s] #  M4 ( 4H)     |       5000|   531|
[02/16 00:26:48   1774s] #  M5 ( 5V)     |       1096|   272|
[02/16 00:26:48   1774s] #  M6 ( 6H)     |        914|     0|
[02/16 00:26:48   1774s] #  M7 ( 7V)     |          0|     0|
[02/16 00:26:48   1774s] #  M8 ( 8H)     |          0|     0|
[02/16 00:26:48   1774s] #  M9 ( 9V)     |          0|     0|
[02/16 00:26:48   1774s] #  Pad (10H)    |          0|     0|
[02/16 00:26:48   1774s] #---------------+-----------+------+
[02/16 00:26:48   1774s] #  Total        |      16328| 13470|
[02/16 00:26:48   1774s] #---------------+-----------+------+
[02/16 00:26:48   1774s] #
[02/16 00:26:48   1774s] # Total half perimeter of net bounding box: 7606 um.
[02/16 00:26:48   1774s] #Routing data preparation, pin analysis, line assignment statistics:
[02/16 00:26:48   1774s] #Cpu time = 00:00:08
[02/16 00:26:48   1774s] #Elapsed time = 00:00:02
[02/16 00:26:48   1774s] #Increased memory = 17.12 (MB)
[02/16 00:26:48   1774s] #Total memory = 3581.75 (MB)
[02/16 00:26:48   1774s] #Peak memory = 4279.18 (MB)
[02/16 00:26:48   1774s] #Skip comparing routing design signature in db-snapshot flow
[02/16 00:26:48   1774s] #Using multithreading with 8 threads.
[02/16 00:26:48   1774s] ### Time Record (Detail Routing) is installed.
[02/16 00:26:48   1774s] ### Time Record (Data Preparation) is installed.
[02/16 00:26:48   1774s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:26:49   1774s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/16 00:26:49   1774s] #
[02/16 00:26:49   1774s] #Start Detail Routing..
[02/16 00:26:49   1774s] #start initial detail routing ...
[02/16 00:26:49   1774s] ### Design has 87 dirty nets
[02/16 00:27:01   1859s] ### Gcell dirty-map stats: routing = 80.48%, drc-check-only = 2.38%
[02/16 00:27:01   1859s] ### Gcell ext dirty-map stats: fill = 6964[23.82%] (M1 = 3986[13.63%], M2 = 4007[13.70%], M3 = 5193[17.76%], M4 = 3681[12.59%], M5 = 758[2.59%], M6 = 521[1.78%]), total gcell = 29241
[02/16 00:27:01   1859s] #   number of violations = 0
[02/16 00:27:01   1859s] #cpu time = 00:01:25, elapsed time = 00:00:13, memory = 3626.51 (MB), peak = 4279.18 (MB)
[02/16 00:27:01   1859s] #Complete Detail Routing.
[02/16 00:27:02   1859s] #Total number of nets with non-default rule or having extra spacing = 85
[02/16 00:27:02   1859s] #
[02/16 00:27:02   1859s] #  Routing Statistics
[02/16 00:27:02   1859s] #
[02/16 00:27:02   1859s] #---------------+-----------+------+
[02/16 00:27:02   1859s] #  Layer        | Length(um)|  Vias|
[02/16 00:27:02   1859s] #---------------+-----------+------+
[02/16 00:27:02   1859s] #  Active ( 0H) |          0|     0|
[02/16 00:27:02   1859s] #  M1 ( 1V)     |          0|  4594|
[02/16 00:27:02   1859s] #  M2 ( 2H)     |        664|  4619|
[02/16 00:27:02   1859s] #  M3 ( 3V)     |       8037|  2721|
[02/16 00:27:02   1859s] #  M4 ( 4H)     |       5635|   444|
[02/16 00:27:02   1859s] #  M5 ( 5V)     |       1062|   191|
[02/16 00:27:02   1859s] #  M6 ( 6H)     |        825|     0|
[02/16 00:27:02   1859s] #  M7 ( 7V)     |          0|     0|
[02/16 00:27:02   1859s] #  M8 ( 8H)     |          0|     0|
[02/16 00:27:02   1859s] #  M9 ( 9V)     |          0|     0|
[02/16 00:27:02   1859s] #  Pad (10H)    |          0|     0|
[02/16 00:27:02   1859s] #---------------+-----------+------+
[02/16 00:27:02   1859s] #  Total        |      16222| 12569|
[02/16 00:27:02   1859s] #---------------+-----------+------+
[02/16 00:27:02   1859s] #
[02/16 00:27:02   1859s] # Total half perimeter of net bounding box: 7606 um.
[02/16 00:27:02   1859s] #Total number of DRC violations = 0
[02/16 00:27:02   1859s] ### Time Record (Detail Routing) is uninstalled.
[02/16 00:27:02   1859s] #Cpu time = 00:01:25
[02/16 00:27:02   1859s] #Elapsed time = 00:00:13
[02/16 00:27:02   1859s] #Increased memory = 8.50 (MB)
[02/16 00:27:02   1859s] #Total memory = 3590.30 (MB)
[02/16 00:27:02   1859s] #Peak memory = 4279.18 (MB)
[02/16 00:27:02   1859s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:27:02   1859s] #detailRoute Statistics:
[02/16 00:27:02   1859s] #Cpu time = 00:01:25
[02/16 00:27:02   1859s] #Elapsed time = 00:00:13
[02/16 00:27:02   1859s] #Increased memory = 8.55 (MB)
[02/16 00:27:02   1859s] #Total memory = 3590.30 (MB)
[02/16 00:27:02   1859s] #Peak memory = 4279.18 (MB)
[02/16 00:27:02   1859s] ### Time Record (DB Export) is installed.
[02/16 00:27:02   1859s] ### export design design signature (13): route=1368151775 fixed_route=1090959330 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1721705321 dirty_area=0 del_dirty_area=0 cell=1973338401 placement=1017626235 pin_access=1142557705 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1090959330 sns=1090959330 ppa_info=1872355119
[02/16 00:27:02   1860s] ### Time Record (DB Export) is uninstalled.
[02/16 00:27:02   1860s] ### Time Record (Post Callback) is installed.
[02/16 00:27:02   1860s] ### Time Record (Post Callback) is uninstalled.
[02/16 00:27:02   1860s] #
[02/16 00:27:02   1860s] #globalDetailRoute statistics:
[02/16 00:27:02   1860s] #Cpu time = 00:01:35
[02/16 00:27:02   1860s] #Elapsed time = 00:00:17
[02/16 00:27:02   1860s] #Increased memory = 36.41 (MB)
[02/16 00:27:02   1860s] #Total memory = 3591.40 (MB)
[02/16 00:27:02   1860s] #Peak memory = 4279.18 (MB)
[02/16 00:27:02   1860s] #Number of warnings = 8
[02/16 00:27:02   1860s] #Total number of warnings = 16
[02/16 00:27:02   1860s] #Number of fails = 0
[02/16 00:27:02   1860s] #Total number of fails = 0
[02/16 00:27:02   1860s] #Complete globalDetailRoute on Mon Feb 16 00:27:02 2026
[02/16 00:27:02   1860s] #
[02/16 00:27:02   1860s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1142557705 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[02/16 00:27:02   1860s] ### Time Record (globalDetailRoute) is uninstalled.
[02/16 00:27:02   1860s] #
[02/16 00:27:02   1860s] #  Scalability Statistics
[02/16 00:27:02   1860s] #
[02/16 00:27:02   1860s] #-------------------------+---------+-------------+------------+
[02/16 00:27:02   1860s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[02/16 00:27:02   1860s] #-------------------------+---------+-------------+------------+
[02/16 00:27:02   1860s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[02/16 00:27:02   1860s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[02/16 00:27:02   1860s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[02/16 00:27:02   1860s] #  DB Import              | 00:00:01|     00:00:01|         1.0|
[02/16 00:27:02   1860s] #  DB Export              | 00:00:01|     00:00:01|         1.0|
[02/16 00:27:02   1860s] #  Cell Pin Access        | 00:00:01|     00:00:00|         1.0|
[02/16 00:27:02   1860s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[02/16 00:27:02   1860s] #  Line Assignment        | 00:00:06|     00:00:01|         4.2|
[02/16 00:27:02   1860s] #  Detail Routing         | 00:01:25|     00:00:13|         6.5|
[02/16 00:27:02   1860s] #  Entire Command         | 00:01:35|     00:00:17|         5.6|
[02/16 00:27:02   1860s] #-------------------------+---------+-------------+------------+
[02/16 00:27:02   1860s] #
[02/16 00:27:02   1860s] #% End globalDetailRoute (date=02/16 00:27:02, total cpu=0:01:35, real=0:00:17.0, peak res=3579.6M, current mem=3579.6M)
[02/16 00:27:02   1860s]         NanoRoute done. (took cpu=0:01:35 real=0:00:17.2)
[02/16 00:27:02   1860s]       Clock detailed routing done.
[02/16 00:27:02   1860s] Skipping check of guided vs. routed net lengths.
[02/16 00:27:02   1860s] Set FIXED routing status on 85 net(s)
[02/16 00:27:02   1860s] Set FIXED placed status on 84 instance(s)
[02/16 00:27:02   1860s]       Route Remaining Unrouted Nets...
[02/16 00:27:02   1860s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[02/16 00:27:02   1860s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6871.1M, EPOCH TIME: 1771223222.853507
[02/16 00:27:02   1860s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:02   1860s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:02   1860s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:27:02   1860s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:02   1860s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:02   1860s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:6871.1M, EPOCH TIME: 1771223222.859178
[02/16 00:27:02   1860s] [oiLAM] Zs 7, 11
[02/16 00:27:02   1860s] ### Creating LA Mngr. totSessionCpu=0:31:00 mem=6871.1M
[02/16 00:27:02   1860s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:27:02   1860s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:27:02   1860s] eee: pegSigSF=1.070000
[02/16 00:27:02   1860s] Initializing multi-corner resistance tables ...
[02/16 00:27:02   1860s] eee: Grid unit RC data computation started
[02/16 00:27:02   1860s] eee: Grid unit RC data computation completed
[02/16 00:27:02   1860s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:27:02   1860s] eee: l=2 avDens=0.001165 usedTrk=61.440000 availTrk=52725.000000 sigTrk=61.440000
[02/16 00:27:02   1860s] eee: l=3 avDens=0.030575 usedTrk=2600.394444 availTrk=85050.000000 sigTrk=2600.394444
[02/16 00:27:02   1860s] eee: l=4 avDens=0.042405 usedTrk=2676.280000 availTrk=63112.500000 sigTrk=2676.280000
[02/16 00:27:02   1860s] eee: l=5 avDens=0.006402 usedTrk=98.311852 availTrk=15356.250000 sigTrk=98.311852
[02/16 00:27:02   1860s] eee: l=6 avDens=0.011215 usedTrk=112.605973 availTrk=10040.625000 sigTrk=112.605973
[02/16 00:27:02   1860s] eee: l=7 avDens=0.008262 usedTrk=36.250417 availTrk=4387.500000 sigTrk=36.250417
[02/16 00:27:02   1860s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:27:02   1860s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:27:02   1860s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:27:02   1860s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:27:02   1860s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:27:02   1860s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.408600 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:27:02   1860s] eee: NetCapCache creation started. (Current Mem: 6871.086M) 
[02/16 00:27:02   1860s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6871.086M) 
[02/16 00:27:02   1860s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:27:02   1860s] eee: Metal Layers Info:
[02/16 00:27:02   1860s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:27:02   1860s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:27:02   1860s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:27:02   1860s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:27:02   1860s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:27:02   1860s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:27:02   1860s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:27:02   1860s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:27:02   1860s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:27:02   1860s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:27:02   1860s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:27:02   1860s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:27:02   1860s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:27:02   1860s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:27:02   1860s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:27:02   1860s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:27:02   1860s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:27:02   1860s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:27:02   1860s] ### Creating LA Mngr, finished. totSessionCpu=0:31:01 mem=6871.1M
[02/16 00:27:02   1860s] Running pre-eGR process
[02/16 00:27:02   1860s] [NR-eGR] Started Early Global Route ( Curr Mem: 5.65 MB )
[02/16 00:27:02   1860s] (I)      Initializing eGR engine (regular)
[02/16 00:27:02   1860s] Set min layer with design mode ( 2 )
[02/16 00:27:02   1860s] Set max layer with design mode ( 7 )
[02/16 00:27:02   1860s] (I)      clean place blk overflow:
[02/16 00:27:02   1860s] (I)      H : enabled 1.00 0
[02/16 00:27:02   1860s] (I)      V : enabled 1.00 0
[02/16 00:27:02   1860s] (I)      Initializing eGR engine (regular)
[02/16 00:27:02   1860s] Set min layer with design mode ( 2 )
[02/16 00:27:02   1860s] Set max layer with design mode ( 7 )
[02/16 00:27:02   1860s] (I)      clean place blk overflow:
[02/16 00:27:02   1860s] (I)      H : enabled 1.00 0
[02/16 00:27:02   1860s] (I)      V : enabled 1.00 0
[02/16 00:27:02   1860s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.65 MB )
[02/16 00:27:02   1860s] (I)      Running eGR Regular flow
[02/16 00:27:02   1860s] (I)      # wire layers (front) : 11
[02/16 00:27:02   1860s] (I)      # wire layers (back)  : 0
[02/16 00:27:02   1860s] (I)      min wire layer : 1
[02/16 00:27:02   1860s] (I)      max wire layer : 10
[02/16 00:27:02   1860s] (I)      # cut layers (front) : 10
[02/16 00:27:02   1860s] (I)      # cut layers (back)  : 0
[02/16 00:27:02   1860s] (I)      min cut layer : 1
[02/16 00:27:02   1860s] (I)      max cut layer : 9
[02/16 00:27:02   1860s] (I)      ================================ Layers ================================
[02/16 00:27:02   1860s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:27:02   1860s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:27:02   1860s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:27:02   1860s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:27:02   1860s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:27:02   1860s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:27:02   1860s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:27:02   1860s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:27:02   1860s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:27:02   1860s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:27:02   1860s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:27:02   1860s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:27:02   1860s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:27:02   1860s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:27:02   1860s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:27:02   1860s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:27:02   1860s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:27:02   1860s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:27:02   1860s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:27:02   1860s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:27:02   1860s] (I)      Started Import and model ( Curr Mem: 5.65 MB )
[02/16 00:27:03   1860s] (I)      == Non-default Options ==
[02/16 00:27:03   1860s] (I)      Maximum routing layer                              : 7
[02/16 00:27:03   1860s] (I)      Top routing layer                                  : 7
[02/16 00:27:03   1860s] (I)      Number of threads                                  : 8
[02/16 00:27:03   1860s] (I)      Route tie net to shape                             : auto
[02/16 00:27:03   1860s] (I)      Method to set GCell size                           : row
[02/16 00:27:03   1860s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:27:03   1860s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:27:03   1860s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:27:03   1860s] Removed 1 out of boundary tracks from layer 2
[02/16 00:27:03   1860s] Removed 1 out of boundary tracks from layer 2
[02/16 00:27:03   1860s] Removed 1 out of boundary tracks from layer 2
[02/16 00:27:03   1860s] Removed 1 out of boundary tracks from layer 2
[02/16 00:27:03   1860s] Removed 1 out of boundary tracks from layer 2
[02/16 00:27:03   1860s] Removed 1 out of boundary tracks from layer 2
[02/16 00:27:03   1860s] (I)      ============== Pin Summary ==============
[02/16 00:27:03   1860s] (I)      +-------+--------+---------+------------+
[02/16 00:27:03   1860s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:27:03   1860s] (I)      +-------+--------+---------+------------+
[02/16 00:27:03   1860s] (I)      |     1 | 110341 |   86.83 |        Pin |
[02/16 00:27:03   1860s] (I)      |     2 |  16740 |   13.17 |        Pin |
[02/16 00:27:03   1860s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:27:03   1860s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:27:03   1860s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:27:03   1860s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:27:03   1860s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:27:03   1860s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:27:03   1860s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:27:03   1860s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:27:03   1860s] (I)      +-------+--------+---------+------------+
[02/16 00:27:03   1860s] (I)      Custom ignore net properties:
[02/16 00:27:03   1860s] (I)      1 : NotLegal
[02/16 00:27:03   1860s] (I)      Default ignore net properties:
[02/16 00:27:03   1860s] (I)      1 : Special
[02/16 00:27:03   1860s] (I)      2 : Analog
[02/16 00:27:03   1860s] (I)      3 : Fixed
[02/16 00:27:03   1860s] (I)      4 : Skipped
[02/16 00:27:03   1860s] (I)      5 : MixedSignal
[02/16 00:27:03   1860s] (I)      Prerouted net properties:
[02/16 00:27:03   1860s] (I)      1 : NotLegal
[02/16 00:27:03   1860s] (I)      2 : Special
[02/16 00:27:03   1860s] (I)      3 : Analog
[02/16 00:27:03   1860s] (I)      4 : Fixed
[02/16 00:27:03   1860s] (I)      5 : Skipped
[02/16 00:27:03   1860s] (I)      6 : MixedSignal
[02/16 00:27:03   1860s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:27:03   1860s] (I)      Use row-based GCell size
[02/16 00:27:03   1860s] (I)      Use row-based GCell align
[02/16 00:27:03   1860s] (I)      layer 0 area = 170496
[02/16 00:27:03   1860s] (I)      layer 1 area = 170496
[02/16 00:27:03   1860s] (I)      layer 2 area = 170496
[02/16 00:27:03   1860s] (I)      layer 3 area = 512000
[02/16 00:27:03   1860s] (I)      layer 4 area = 512000
[02/16 00:27:03   1860s] (I)      layer 5 area = 560000
[02/16 00:27:03   1860s] (I)      layer 6 area = 560000
[02/16 00:27:03   1860s] (I)      GCell unit size   : 4320
[02/16 00:27:03   1860s] (I)      GCell multiplier  : 1
[02/16 00:27:03   1860s] (I)      GCell row height  : 4320
[02/16 00:27:03   1860s] (I)      Actual row height : 4320
[02/16 00:27:03   1860s] (I)      GCell align ref   : 24768 24768
[02/16 00:27:03   1860s] missing default track structure on layer 1
[02/16 00:27:03   1860s] [NR-eGR] Track table information for default rule: 
[02/16 00:27:03   1860s] [NR-eGR] M1 has no routable track
[02/16 00:27:03   1860s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:27:03   1860s] [NR-eGR] M3 has single uniform track structure
[02/16 00:27:03   1860s] [NR-eGR] M4 has single uniform track structure
[02/16 00:27:03   1860s] [NR-eGR] M5 has single uniform track structure
[02/16 00:27:03   1860s] [NR-eGR] M6 has single uniform track structure
[02/16 00:27:03   1860s] [NR-eGR] M7 has single uniform track structure
[02/16 00:27:03   1860s] [NR-eGR] M8 has single uniform track structure
[02/16 00:27:03   1860s] [NR-eGR] M9 has single uniform track structure
[02/16 00:27:03   1860s] [NR-eGR] Pad has single uniform track structure
[02/16 00:27:03   1860s] (I)      ============== Default via ===============
[02/16 00:27:03   1860s] (I)      +---+------------------+-----------------+
[02/16 00:27:03   1860s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:27:03   1860s] (I)      +---+------------------+-----------------+
[02/16 00:27:03   1860s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:27:03   1860s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:27:03   1860s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:27:03   1860s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:27:03   1860s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:27:03   1860s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:27:03   1860s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:27:03   1860s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:27:03   1860s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:27:03   1860s] (I)      +---+------------------+-----------------+
[02/16 00:27:03   1860s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:27:03   1860s] [NR-eGR] Read 1667 PG shapes
[02/16 00:27:03   1860s] [NR-eGR] Read 0 clock shapes
[02/16 00:27:03   1860s] [NR-eGR] Read 0 other shapes
[02/16 00:27:03   1860s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:27:03   1860s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:27:03   1860s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:27:03   1860s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:27:03   1860s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:27:03   1860s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:27:03   1860s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:27:03   1860s] [NR-eGR] #Other Blockages    : 0
[02/16 00:27:03   1860s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:27:03   1860s] [NR-eGR] #prerouted nets         : 85
[02/16 00:27:03   1860s] [NR-eGR] #prerouted special nets : 0
[02/16 00:27:03   1860s] [NR-eGR] #prerouted wires        : 14938
[02/16 00:27:03   1860s] [NR-eGR] Read 33911 nets ( ignored 85 )
[02/16 00:27:03   1860s] (I)        Front-side 33911 ( ignored 85 )
[02/16 00:27:03   1860s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:27:03   1860s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:27:03   1860s] (I)      handle routing halo
[02/16 00:27:03   1860s] (I)      Reading macro buffers
[02/16 00:27:03   1860s] (I)      Number of macro buffers: 0
[02/16 00:27:03   1860s] (I)      early_global_route_priority property id does not exist.
[02/16 00:27:03   1860s] (I)      Read Num Blocks=46499  Num Prerouted Wires=14938  Num CS=0
[02/16 00:27:03   1860s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 7877
[02/16 00:27:03   1860s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 5083
[02/16 00:27:03   1860s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 1466
[02/16 00:27:03   1860s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 445
[02/16 00:27:03   1861s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 67
[02/16 00:27:03   1861s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:27:03   1861s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:27:03   1861s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:27:03   1861s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:27:03   1861s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:27:03   1861s] (I)      Number of ignored nets                =     85
[02/16 00:27:03   1861s] (I)      Number of connected nets              =      0
[02/16 00:27:03   1861s] (I)      Number of fixed nets                  =     85.  Ignored: Yes
[02/16 00:27:03   1861s] (I)      Number of clock nets                  =     85.  Ignored: No
[02/16 00:27:03   1861s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:27:03   1861s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:27:03   1861s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:27:03   1861s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:27:03   1861s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:27:03   1861s] (I)      Ndr track 0 does not exist
[02/16 00:27:03   1861s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:27:03   1861s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:27:03   1861s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:27:03   1861s] (I)      Site width          :   864  (dbu)
[02/16 00:27:03   1861s] (I)      Row height          :  4320  (dbu)
[02/16 00:27:03   1861s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:27:03   1861s] (I)      GCell width         :  4320  (dbu)
[02/16 00:27:03   1861s] (I)      GCell height        :  4320  (dbu)
[02/16 00:27:03   1861s] (I)      Grid                :   343   343     7
[02/16 00:27:03   1861s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:27:03   1861s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:27:03   1861s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:27:03   1861s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:27:03   1861s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:27:03   1861s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:27:03   1861s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:27:03   1861s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:27:03   1861s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:27:03   1861s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:27:03   1861s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:27:03   1861s] (I)      --------------------------------------------------------
[02/16 00:27:03   1861s] 
[02/16 00:27:03   1861s] [NR-eGR] ============ Routing rule table ============
[02/16 00:27:03   1861s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 33826
[02/16 00:27:03   1861s] [NR-eGR] ========================================
[02/16 00:27:03   1861s] [NR-eGR] 
[02/16 00:27:03   1861s] (I)      ==== NDR : (Default) ====
[02/16 00:27:03   1861s] (I)      +--------------+--------+
[02/16 00:27:03   1861s] (I)      |           ID |      1 |
[02/16 00:27:03   1861s] (I)      |      Default |    yes |
[02/16 00:27:03   1861s] (I)      |  Clk Special |     no |
[02/16 00:27:03   1861s] (I)      | Hard spacing |     no |
[02/16 00:27:03   1861s] (I)      |    NDR track | (none) |
[02/16 00:27:03   1861s] (I)      |      NDR via | (none) |
[02/16 00:27:03   1861s] (I)      |  Extra space |      0 |
[02/16 00:27:03   1861s] (I)      |      Shields |      0 |
[02/16 00:27:03   1861s] (I)      |   Demand (H) |      1 |
[02/16 00:27:03   1861s] (I)      |   Demand (V) |      1 |
[02/16 00:27:03   1861s] (I)      |        #Nets |  33826 |
[02/16 00:27:03   1861s] (I)      +--------------+--------+
[02/16 00:27:03   1861s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:27:03   1861s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:27:03   1861s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:27:03   1861s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:27:03   1861s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:27:03   1861s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:27:03   1861s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:27:03   1861s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:27:03   1861s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:27:03   1861s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:27:03   1861s] (I)      =============== Blocked Tracks ===============
[02/16 00:27:03   1861s] (I)      +-------+---------+----------+---------------+
[02/16 00:27:03   1861s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:27:03   1861s] (I)      +-------+---------+----------+---------------+
[02/16 00:27:03   1861s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:27:03   1861s] (I)      |     2 |  821828 |   149776 |        18.22% |
[02/16 00:27:03   1861s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:27:03   1861s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:27:03   1861s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:27:03   1861s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:27:03   1861s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:27:03   1861s] (I)      +-------+---------+----------+---------------+
[02/16 00:27:03   1861s] (I)      Finished Import and model ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 5.67 MB )
[02/16 00:27:03   1861s] (I)      Delete wires for 33826 nets (async)
[02/16 00:27:03   1861s] (I)      Reset routing kernel
[02/16 00:27:03   1861s] (I)      Started Global Routing ( Curr Mem: 5.68 MB )
[02/16 00:27:03   1861s] (I)      totalPins=121176  totalGlobalPin=120512 (99.45%)
[02/16 00:27:03   1861s] (I)      ================= Net Group Info =================
[02/16 00:27:03   1861s] (I)      +----+----------------+--------------+-----------+
[02/16 00:27:03   1861s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:27:03   1861s] (I)      +----+----------------+--------------+-----------+
[02/16 00:27:03   1861s] (I)      |  1 |          33826 |        M2(2) |     M7(7) |
[02/16 00:27:03   1861s] (I)      +----+----------------+--------------+-----------+
[02/16 00:27:03   1861s] (I)      total 2D Cap : 3362977 = (1538979 H, 1823998 V)
[02/16 00:27:03   1861s] (I)      total 2D Demand : 54957 = (26432 H, 28525 V)
[02/16 00:27:03   1861s] (I)      init route region map
[02/16 00:27:03   1861s] (I)      #blocked GCells = 0
[02/16 00:27:03   1861s] (I)      #regions = 1
[02/16 00:27:03   1861s] (I)      init safety region map
[02/16 00:27:03   1861s] (I)      #blocked GCells = 0
[02/16 00:27:03   1861s] (I)      #regions = 1
[02/16 00:27:03   1861s] [NR-eGR] Layer group 1: route 33826 net(s) in layer range [2, 7]
[02/16 00:27:03   1861s] (I)      
[02/16 00:27:03   1861s] (I)      ============  Phase 1a Route ============
[02/16 00:27:03   1861s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:27:03   1861s] (I)      Usage: 513328 = (202093 H, 311235 V) = (13.13% H, 17.06% V) = (2.183e+05um H, 3.361e+05um V)
[02/16 00:27:03   1861s] (I)      
[02/16 00:27:03   1861s] (I)      ============  Phase 1b Route ============
[02/16 00:27:03   1862s] (I)      Usage: 513370 = (202108 H, 311262 V) = (13.13% H, 17.06% V) = (2.183e+05um H, 3.362e+05um V)
[02/16 00:27:03   1862s] (I)      Overflow of layer group 1: 0.06% H + 0.02% V. EstWL: 5.544396e+05um
[02/16 00:27:03   1862s] (I)      Congestion metric : 0.08%H 0.03%V, 0.11%HV
[02/16 00:27:03   1862s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:27:03   1862s] (I)      
[02/16 00:27:03   1862s] (I)      ============  Phase 1c Route ============
[02/16 00:27:03   1862s] (I)      Level2 Grid: 69 x 69
[02/16 00:27:04   1862s] (I)      Usage: 513370 = (202108 H, 311262 V) = (13.13% H, 17.06% V) = (2.183e+05um H, 3.362e+05um V)
[02/16 00:27:04   1862s] (I)      
[02/16 00:27:04   1862s] (I)      ============  Phase 1d Route ============
[02/16 00:27:04   1862s] (I)      Usage: 513427 = (202128 H, 311299 V) = (13.13% H, 17.07% V) = (2.183e+05um H, 3.362e+05um V)
[02/16 00:27:04   1862s] (I)      
[02/16 00:27:04   1862s] (I)      ============  Phase 1e Route ============
[02/16 00:27:04   1862s] (I)      Usage: 513427 = (202128 H, 311299 V) = (13.13% H, 17.07% V) = (2.183e+05um H, 3.362e+05um V)
[02/16 00:27:04   1862s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.01% V. EstWL: 5.545012e+05um
[02/16 00:27:04   1862s] (I)      
[02/16 00:27:04   1862s] (I)      ============  Phase 1l Route ============
[02/16 00:27:04   1864s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:27:04   1864s] (I)      Layer  2:     697609    162450       376           0      879795    ( 0.00%) 
[02/16 00:27:04   1864s] (I)      Layer  3:     851401    224928        91           0      879795    ( 0.00%) 
[02/16 00:27:04   1864s] (I)      Layer  4:     444567     81617       894       52132      607714    ( 7.90%) 
[02/16 00:27:04   1864s] (I)      Layer  5:     560538     91254         3           0      659846    ( 0.00%) 
[02/16 00:27:04   1864s] (I)      Layer  6:     408851     40736         7       10079      484806    ( 2.04%) 
[02/16 00:27:04   1864s] (I)      Layer  7:     409109     35556         0       10083      484802    ( 2.04%) 
[02/16 00:27:04   1864s] (I)      Total:       3372075    636541      1371       72292     3996756    ( 1.78%) 
[02/16 00:27:04   1864s] (I)      
[02/16 00:27:04   1864s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:27:04   1864s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:27:04   1864s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:27:04   1864s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/16 00:27:04   1864s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:27:04   1864s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:27:04   1864s] [NR-eGR]      M2 ( 2)       308( 0.26%)        11( 0.01%)   ( 0.27%) 
[02/16 00:27:04   1864s] [NR-eGR]      M3 ( 3)        74( 0.06%)         3( 0.00%)   ( 0.07%) 
[02/16 00:27:04   1864s] [NR-eGR]      M4 ( 4)       660( 0.61%)        17( 0.02%)   ( 0.63%) 
[02/16 00:27:04   1864s] [NR-eGR]      M5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:27:04   1864s] [NR-eGR]      M6 ( 6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/16 00:27:04   1864s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:27:04   1864s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:27:04   1864s] [NR-eGR]        Total      1052( 0.15%)        31( 0.00%)   ( 0.16%) 
[02/16 00:27:04   1864s] [NR-eGR] 
[02/16 00:27:04   1864s] (I)      Finished Global Routing ( CPU: 3.64 sec, Real: 1.17 sec, Curr Mem: 5.69 MB )
[02/16 00:27:04   1864s] (I)      Updating congestion map
[02/16 00:27:04   1864s] (I)      total 2D Cap : 3385374 = (1559896 H, 1825478 V)
[02/16 00:27:04   1864s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[02/16 00:27:04   1864s] (I)      Running track assignment and export wires
[02/16 00:27:04   1864s] (I)      ============= Track Assignment ============
[02/16 00:27:04   1864s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.69 MB )
[02/16 00:27:04   1864s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:27:04   1864s] (I)      Run Multi-thread track assignment
[02/16 00:27:05   1866s] (I)      Finished Track Assignment (8T) ( CPU: 1.33 sec, Real: 0.61 sec, Curr Mem: 5.72 MB )
[02/16 00:27:05   1866s] (I)      Started Export ( Curr Mem: 5.72 MB )
[02/16 00:27:05   1866s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:27:05   1866s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/16 00:27:05   1866s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:27:05   1867s] [NR-eGR]              Length (um)    Vias 
[02/16 00:27:05   1867s] [NR-eGR] ---------------------------------
[02/16 00:27:05   1867s] [NR-eGR]  M1   (1V)             0  110343 
[02/16 00:27:05   1867s] [NR-eGR]  M2   (2H)        127122  186861 
[02/16 00:27:05   1867s] [NR-eGR]  M3   (3V)        221449   26147 
[02/16 00:27:05   1867s] [NR-eGR]  M4   (4H)         70364   10575 
[02/16 00:27:05   1867s] [NR-eGR]  M5   (5V)         93658    5807 
[02/16 00:27:05   1867s] [NR-eGR]  M6   (6H)         41649    1540 
[02/16 00:27:05   1867s] [NR-eGR]  M7   (7V)         38474       0 
[02/16 00:27:05   1867s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:27:05   1867s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:27:05   1867s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:27:05   1867s] [NR-eGR] ---------------------------------
[02/16 00:27:05   1867s] [NR-eGR]       Total       592716  341273 
[02/16 00:27:05   1867s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:27:05   1867s] [NR-eGR] Total half perimeter of net bounding box: 496579um
[02/16 00:27:05   1867s] [NR-eGR] Total length: 592716um, number of vias: 341273
[02/16 00:27:05   1867s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:27:05   1867s] (I)      == Layer wire length by net rule ==
[02/16 00:27:05   1867s] (I)                    Default 
[02/16 00:27:05   1867s] (I)      ----------------------
[02/16 00:27:05   1867s] (I)       M1   (1V)        0um 
[02/16 00:27:05   1867s] (I)       M2   (2H)   127122um 
[02/16 00:27:05   1867s] (I)       M3   (3V)   221449um 
[02/16 00:27:05   1867s] (I)       M4   (4H)    70364um 
[02/16 00:27:05   1867s] (I)       M5   (5V)    93658um 
[02/16 00:27:05   1867s] (I)       M6   (6H)    41649um 
[02/16 00:27:05   1867s] (I)       M7   (7V)    38474um 
[02/16 00:27:05   1867s] (I)       M8   (8H)        0um 
[02/16 00:27:05   1867s] (I)       M9   (9V)        0um 
[02/16 00:27:05   1867s] (I)       Pad  (10H)       0um 
[02/16 00:27:05   1867s] (I)      ----------------------
[02/16 00:27:05   1867s] (I)            Total  592716um 
[02/16 00:27:05   1867s] (I)      == Layer via count by net rule ==
[02/16 00:27:05   1867s] (I)                   Default 
[02/16 00:27:05   1867s] (I)      ---------------------
[02/16 00:27:05   1867s] (I)       M1   (1V)    110343 
[02/16 00:27:05   1867s] (I)       M2   (2H)    186861 
[02/16 00:27:05   1867s] (I)       M3   (3V)     26147 
[02/16 00:27:05   1867s] (I)       M4   (4H)     10575 
[02/16 00:27:05   1867s] (I)       M5   (5V)      5807 
[02/16 00:27:05   1867s] (I)       M6   (6H)      1540 
[02/16 00:27:05   1867s] (I)       M7   (7V)         0 
[02/16 00:27:05   1867s] (I)       M8   (8H)         0 
[02/16 00:27:05   1867s] (I)       M9   (9V)         0 
[02/16 00:27:05   1867s] (I)       Pad  (10H)        0 
[02/16 00:27:05   1867s] (I)      ---------------------
[02/16 00:27:05   1867s] (I)            Total   341273 
[02/16 00:27:05   1867s] (I)      Finished Export ( CPU: 1.35 sec, Real: 0.62 sec, Curr Mem: 5.71 MB )
[02/16 00:27:05   1867s] [NR-eGR] Finished Early Global Route kernel ( CPU: 6.91 sec, Real: 3.00 sec, Curr Mem: 5.71 MB )
[02/16 00:27:05   1867s] [NR-eGR] Finished Early Global Route ( CPU: 6.94 sec, Real: 3.03 sec, Curr Mem: 5.65 MB )
[02/16 00:27:05   1867s] (I)      ========================================= Runtime Summary ==========================================
[02/16 00:27:05   1867s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/16 00:27:05   1867s] (I)      ----------------------------------------------------------------------------------------------------
[02/16 00:27:05   1867s] (I)       Early Global Route                             100.00%  510.93 sec  513.96 sec  3.03 sec  6.94 sec 
[02/16 00:27:05   1867s] (I)       +-Early Global Route kernel                     99.01%  510.94 sec  513.94 sec  3.00 sec  6.91 sec 
[02/16 00:27:05   1867s] (I)       | +-Import and model                            16.16%  510.94 sec  511.43 sec  0.49 sec  0.49 sec 
[02/16 00:27:05   1867s] (I)       | | +-Create place DB                            6.36%  510.94 sec  511.14 sec  0.19 sec  0.19 sec 
[02/16 00:27:05   1867s] (I)       | | | +-Import place data                        6.35%  510.95 sec  511.14 sec  0.19 sec  0.19 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Read instances and placement           1.61%  510.95 sec  510.99 sec  0.05 sec  0.05 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Read nets                              4.69%  510.99 sec  511.14 sec  0.14 sec  0.14 sec 
[02/16 00:27:05   1867s] (I)       | | +-Create route DB                            9.35%  511.14 sec  511.42 sec  0.28 sec  0.28 sec 
[02/16 00:27:05   1867s] (I)       | | | +-Import route data (8T)                   9.34%  511.14 sec  511.42 sec  0.28 sec  0.28 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.12%  511.19 sec  511.22 sec  0.03 sec  0.03 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Read routing blockages               0.00%  511.19 sec  511.19 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Read bump blockages                  0.00%  511.19 sec  511.19 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Read instance blockages              0.93%  511.19 sec  511.21 sec  0.03 sec  0.03 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Read PG blockages                    0.05%  511.22 sec  511.22 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  511.22 sec  511.22 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Read clock blockages                 0.00%  511.22 sec  511.22 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Read other blockages                 0.00%  511.22 sec  511.22 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Read halo blockages                  0.09%  511.22 sec  511.22 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Read boundary cut boxes              0.00%  511.22 sec  511.22 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Read blackboxes                        0.00%  511.22 sec  511.22 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Read prerouted                         0.35%  511.22 sec  511.23 sec  0.01 sec  0.01 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Read nets                              1.15%  511.23 sec  511.27 sec  0.03 sec  0.03 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Set up via pillars                     1.04%  511.29 sec  511.32 sec  0.03 sec  0.03 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Initialize 3D grid graph               0.08%  511.32 sec  511.33 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Model blockage capacity                2.53%  511.33 sec  511.41 sec  0.08 sec  0.08 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Initialize 3D capacity               2.32%  511.33 sec  511.40 sec  0.07 sec  0.07 sec 
[02/16 00:27:05   1867s] (I)       | | +-Read aux data                              0.00%  511.42 sec  511.42 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | +-Others data preparation                    0.00%  511.42 sec  511.42 sec  0.00 sec  0.00 sec 
[02/16 00:27:05   1867s] (I)       | | +-Create route kernel                        0.24%  511.42 sec  511.43 sec  0.01 sec  0.01 sec 
[02/16 00:27:05   1867s] (I)       | +-Global Routing                              38.48%  511.44 sec  512.61 sec  1.17 sec  3.64 sec 
[02/16 00:27:05   1867s] (I)       | | +-Initialization                             1.05%  511.44 sec  511.47 sec  0.03 sec  0.03 sec 
[02/16 00:27:05   1867s] (I)       | | +-Net group 1                               35.84%  511.47 sec  512.56 sec  1.09 sec  3.56 sec 
[02/16 00:27:05   1867s] (I)       | | | +-Generate topology (8T)                   1.09%  511.47 sec  511.51 sec  0.03 sec  0.17 sec 
[02/16 00:27:05   1867s] (I)       | | | +-Phase 1a                                 7.13%  511.58 sec  511.80 sec  0.22 sec  0.61 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Pattern routing (8T)                   5.11%  511.58 sec  511.74 sec  0.15 sec  0.55 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.03%  511.74 sec  511.77 sec  0.03 sec  0.03 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Add via demand to 2D                   0.93%  511.77 sec  511.80 sec  0.03 sec  0.03 sec 
[02/16 00:27:05   1867s] (I)       | | | +-Phase 1b                                 5.17%  511.80 sec  511.96 sec  0.16 sec  0.20 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Monotonic routing (8T)                 1.58%  511.80 sec  511.85 sec  0.05 sec  0.10 sec 
[02/16 00:27:05   1867s] (I)       | | | +-Phase 1c                                 0.89%  511.96 sec  511.98 sec  0.03 sec  0.03 sec 
[02/16 00:27:05   1867s] (I)       | | | | +-Two level Routing                      0.89%  511.96 sec  511.98 sec  0.03 sec  0.03 sec 
[02/16 00:27:05   1867s] (I)       | | | | | +-Two Level Routing (Regular)          0.68%  511.96 sec  511.98 sec  0.02 sec  0.02 sec 
[02/16 00:27:06   1867s] (I)       | | | | | +-Two Level Routing (Strong)           0.15%  511.98 sec  511.98 sec  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)       | | | +-Phase 1d                                 5.46%  511.98 sec  512.15 sec  0.17 sec  0.76 sec 
[02/16 00:27:06   1867s] (I)       | | | | +-Detoured routing (8T)                  5.45%  511.98 sec  512.15 sec  0.16 sec  0.76 sec 
[02/16 00:27:06   1867s] (I)       | | | +-Phase 1e                                 0.04%  512.15 sec  512.15 sec  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)       | | | | +-Route legalization                     0.00%  512.15 sec  512.15 sec  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)       | | | +-Phase 1l                                13.45%  512.15 sec  512.56 sec  0.41 sec  1.71 sec 
[02/16 00:27:06   1867s] (I)       | | | | +-Layer assignment (8T)                 13.06%  512.16 sec  512.56 sec  0.40 sec  1.70 sec 
[02/16 00:27:06   1867s] (I)       | +-Export cong map                              2.29%  512.61 sec  512.67 sec  0.07 sec  0.07 sec 
[02/16 00:27:06   1867s] (I)       | | +-Export 2D cong map                         0.75%  512.65 sec  512.67 sec  0.02 sec  0.02 sec 
[02/16 00:27:06   1867s] (I)       | +-Extract Global 3D Wires                      0.87%  512.68 sec  512.70 sec  0.03 sec  0.03 sec 
[02/16 00:27:06   1867s] (I)       | +-Track Assignment (8T)                       20.24%  512.70 sec  513.32 sec  0.61 sec  1.33 sec 
[02/16 00:27:06   1867s] (I)       | | +-Initialization                             0.13%  512.70 sec  512.71 sec  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)       | | +-Track Assignment Kernel                   19.94%  512.71 sec  513.31 sec  0.60 sec  1.32 sec 
[02/16 00:27:06   1867s] (I)       | | +-Free Memory                                0.00%  513.32 sec  513.32 sec  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)       | +-Export                                      20.53%  513.32 sec  513.94 sec  0.62 sec  1.35 sec 
[02/16 00:27:06   1867s] (I)       | | +-Export DB wires                           10.06%  513.32 sec  513.62 sec  0.30 sec  0.83 sec 
[02/16 00:27:06   1867s] (I)       | | | +-Export all nets (8T)                     8.07%  513.36 sec  513.60 sec  0.24 sec  0.67 sec 
[02/16 00:27:06   1867s] (I)       | | | +-Set wire vias (8T)                       0.59%  513.60 sec  513.62 sec  0.02 sec  0.13 sec 
[02/16 00:27:06   1867s] (I)       | | +-Report wirelength                          8.93%  513.62 sec  513.89 sec  0.27 sec  0.27 sec 
[02/16 00:27:06   1867s] (I)       | | +-Update net boxes                           1.50%  513.89 sec  513.94 sec  0.05 sec  0.25 sec 
[02/16 00:27:06   1867s] (I)       | | +-Update timing                              0.00%  513.94 sec  513.94 sec  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)       | +-Postprocess design                           0.00%  513.94 sec  513.94 sec  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)      ======================= Summary by functions ========================
[02/16 00:27:06   1867s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:27:06   1867s] (I)      ---------------------------------------------------------------------
[02/16 00:27:06   1867s] (I)        0  Early Global Route                  100.00%  3.03 sec  6.94 sec 
[02/16 00:27:06   1867s] (I)        1  Early Global Route kernel            99.01%  3.00 sec  6.91 sec 
[02/16 00:27:06   1867s] (I)        2  Global Routing                       38.48%  1.17 sec  3.64 sec 
[02/16 00:27:06   1867s] (I)        2  Export                               20.53%  0.62 sec  1.35 sec 
[02/16 00:27:06   1867s] (I)        2  Track Assignment (8T)                20.24%  0.61 sec  1.33 sec 
[02/16 00:27:06   1867s] (I)        2  Import and model                     16.16%  0.49 sec  0.49 sec 
[02/16 00:27:06   1867s] (I)        2  Export cong map                       2.29%  0.07 sec  0.07 sec 
[02/16 00:27:06   1867s] (I)        2  Extract Global 3D Wires               0.87%  0.03 sec  0.03 sec 
[02/16 00:27:06   1867s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        3  Net group 1                          35.84%  1.09 sec  3.56 sec 
[02/16 00:27:06   1867s] (I)        3  Track Assignment Kernel              19.94%  0.60 sec  1.32 sec 
[02/16 00:27:06   1867s] (I)        3  Export DB wires                      10.06%  0.30 sec  0.83 sec 
[02/16 00:27:06   1867s] (I)        3  Create route DB                       9.35%  0.28 sec  0.28 sec 
[02/16 00:27:06   1867s] (I)        3  Report wirelength                     8.93%  0.27 sec  0.27 sec 
[02/16 00:27:06   1867s] (I)        3  Create place DB                       6.36%  0.19 sec  0.19 sec 
[02/16 00:27:06   1867s] (I)        3  Update net boxes                      1.50%  0.05 sec  0.25 sec 
[02/16 00:27:06   1867s] (I)        3  Initialization                        1.18%  0.04 sec  0.04 sec 
[02/16 00:27:06   1867s] (I)        3  Export 2D cong map                    0.75%  0.02 sec  0.02 sec 
[02/16 00:27:06   1867s] (I)        3  Create route kernel                   0.24%  0.01 sec  0.01 sec 
[02/16 00:27:06   1867s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        4  Phase 1l                             13.45%  0.41 sec  1.71 sec 
[02/16 00:27:06   1867s] (I)        4  Import route data (8T)                9.34%  0.28 sec  0.28 sec 
[02/16 00:27:06   1867s] (I)        4  Export all nets (8T)                  8.07%  0.24 sec  0.67 sec 
[02/16 00:27:06   1867s] (I)        4  Phase 1a                              7.13%  0.22 sec  0.61 sec 
[02/16 00:27:06   1867s] (I)        4  Import place data                     6.35%  0.19 sec  0.19 sec 
[02/16 00:27:06   1867s] (I)        4  Phase 1d                              5.46%  0.17 sec  0.76 sec 
[02/16 00:27:06   1867s] (I)        4  Phase 1b                              5.17%  0.16 sec  0.20 sec 
[02/16 00:27:06   1867s] (I)        4  Generate topology (8T)                1.09%  0.03 sec  0.17 sec 
[02/16 00:27:06   1867s] (I)        4  Phase 1c                              0.89%  0.03 sec  0.03 sec 
[02/16 00:27:06   1867s] (I)        4  Set wire vias (8T)                    0.59%  0.02 sec  0.13 sec 
[02/16 00:27:06   1867s] (I)        4  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        5  Layer assignment (8T)                13.06%  0.40 sec  1.70 sec 
[02/16 00:27:06   1867s] (I)        5  Read nets                             5.84%  0.18 sec  0.18 sec 
[02/16 00:27:06   1867s] (I)        5  Detoured routing (8T)                 5.45%  0.16 sec  0.76 sec 
[02/16 00:27:06   1867s] (I)        5  Pattern routing (8T)                  5.11%  0.15 sec  0.55 sec 
[02/16 00:27:06   1867s] (I)        5  Model blockage capacity               2.53%  0.08 sec  0.08 sec 
[02/16 00:27:06   1867s] (I)        5  Read instances and placement          1.61%  0.05 sec  0.05 sec 
[02/16 00:27:06   1867s] (I)        5  Monotonic routing (8T)                1.58%  0.05 sec  0.10 sec 
[02/16 00:27:06   1867s] (I)        5  Read blockages ( Layer 2-7 )          1.12%  0.03 sec  0.03 sec 
[02/16 00:27:06   1867s] (I)        5  Set up via pillars                    1.04%  0.03 sec  0.03 sec 
[02/16 00:27:06   1867s] (I)        5  Pattern Routing Avoiding Blockages    1.03%  0.03 sec  0.03 sec 
[02/16 00:27:06   1867s] (I)        5  Add via demand to 2D                  0.93%  0.03 sec  0.03 sec 
[02/16 00:27:06   1867s] (I)        5  Two level Routing                     0.89%  0.03 sec  0.03 sec 
[02/16 00:27:06   1867s] (I)        5  Read prerouted                        0.35%  0.01 sec  0.01 sec 
[02/16 00:27:06   1867s] (I)        5  Initialize 3D grid graph              0.08%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        6  Initialize 3D capacity                2.32%  0.07 sec  0.07 sec 
[02/16 00:27:06   1867s] (I)        6  Read instance blockages               0.93%  0.03 sec  0.03 sec 
[02/16 00:27:06   1867s] (I)        6  Two Level Routing (Regular)           0.68%  0.02 sec  0.02 sec 
[02/16 00:27:06   1867s] (I)        6  Two Level Routing (Strong)            0.15%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        6  Read halo blockages                   0.09%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        6  Read PG blockages                     0.05%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[02/16 00:27:06   1867s] Running post-eGR process
[02/16 00:27:06   1867s]       Route Remaining Unrouted Nets done. (took cpu=0:00:07.1 real=0:00:03.2)
[02/16 00:27:06   1867s]     Routing using NR in eGR->NR Step done.
[02/16 00:27:06   1867s] Net route status summary:
[02/16 00:27:06   1867s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=85, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:27:06   1867s]   Non-clock: 36397 (unrouted=2571, trialRouted=33826, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:27:06   1867s] 
[02/16 00:27:06   1867s] CCOPT: Done with clock implementation routing.
[02/16 00:27:06   1867s] 
[02/16 00:27:06   1867s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:46 real=0:00:22.8)
[02/16 00:27:06   1867s]   Clock implementation routing done.
[02/16 00:27:06   1867s]   Leaving CCOpt scope - extractRC...
[02/16 00:27:06   1867s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/16 00:27:06   1867s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33501 and nets=36482 using extraction engine 'preRoute' .
[02/16 00:27:06   1867s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:27:06   1867s] RC Extraction called in multi-corner(1) mode.
[02/16 00:27:06   1867s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:27:06   1867s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:27:06   1867s] RCMode: PreRoute
[02/16 00:27:06   1867s]       RC Corner Indexes            0   
[02/16 00:27:06   1867s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:27:06   1867s] Resistance Scaling Factor    : 1.00000 
[02/16 00:27:06   1867s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:27:06   1867s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:27:06   1867s] Shrink Factor                : 1.00000
[02/16 00:27:06   1867s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:27:06   1867s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:27:06   1867s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:27:06   1867s] eee: pegSigSF=1.070000
[02/16 00:27:06   1867s] Initializing multi-corner resistance tables ...
[02/16 00:27:06   1867s] eee: Grid unit RC data computation started
[02/16 00:27:06   1867s] eee: Grid unit RC data computation completed
[02/16 00:27:06   1867s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:27:06   1867s] eee: l=2 avDens=0.157977 usedTrk=11800.864944 availTrk=74700.000000 sigTrk=11800.864944
[02/16 00:27:06   1867s] eee: l=3 avDens=0.256895 usedTrk=22426.929124 availTrk=87300.000000 sigTrk=22426.929124
[02/16 00:27:06   1867s] eee: l=4 avDens=0.136731 usedTrk=8821.691065 availTrk=64518.750000 sigTrk=8821.691065
[02/16 00:27:06   1867s] eee: l=5 avDens=0.159853 usedTrk=8685.999636 availTrk=54337.500000 sigTrk=8685.999636
[02/16 00:27:06   1867s] eee: l=6 avDens=0.093485 usedTrk=3892.628191 availTrk=41639.062500 sigTrk=3892.628191
[02/16 00:27:06   1867s] eee: l=7 avDens=0.088213 usedTrk=3598.689670 availTrk=40795.312500 sigTrk=3598.689670
[02/16 00:27:06   1867s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:27:06   1867s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:27:06   1867s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:27:06   1867s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:27:06   1867s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:27:06   1867s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241203 uaWl=1.000000 uaWlH=0.410500 aWlH=0.000000 lMod=0 pMax=0.876900 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:27:06   1867s] eee: NetCapCache creation started. (Current Mem: 6871.086M) 
[02/16 00:27:06   1868s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 6871.086M) 
[02/16 00:27:06   1868s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:27:06   1868s] eee: Metal Layers Info:
[02/16 00:27:06   1868s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:27:06   1868s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:27:06   1868s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:27:06   1868s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:27:06   1868s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:27:06   1868s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:27:06   1868s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:27:06   1868s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:27:06   1868s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:27:06   1868s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:27:06   1868s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:27:06   1868s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:27:06   1868s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:27:06   1868s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:27:06   1868s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:27:06   1868s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:27:06   1868s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:27:06   1868s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 6871.086M)
[02/16 00:27:06   1868s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/16 00:27:06   1868s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[02/16 00:27:06   1868s]   Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:27:06   1868s] End AAE Lib Interpolated Model. (MEM=3581.808594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:27:06   1868s]   Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:27:06   1868s]   Clock DAG hash after routing clock trees: a171bab292f585c2 10232a763fb85945 3e673fb6b77b168 b6a15b270529ce3c acafb8c07c592dc2
[02/16 00:27:06   1868s]   CTS services accumulated run-time stats after routing clock trees:
[02/16 00:27:06   1868s]     delay calculator: calls=38636, total_wall_time=6.115s, mean_wall_time=0.158ms
[02/16 00:27:06   1868s]     legalizer: calls=9954, total_wall_time=0.546s, mean_wall_time=0.055ms
[02/16 00:27:06   1868s]     steiner router: calls=27020, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:06   1868s]   Clock DAG stats after routing clock trees:
[02/16 00:27:06   1868s]     cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:27:06   1868s]     sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:27:06   1868s]     misc counts      : r=1, pp=0, mci=0
[02/16 00:27:06   1868s]     cell areas       : b=453.496um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=453.496um^2
[02/16 00:27:06   1868s]     cell capacitance : b=205.239fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.239fF
[02/16 00:27:06   1868s]     sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:27:06   1868s]     wire capacitance : top=0.000fF, trunk=395.606fF, leaf=2514.020fF, total=2909.626fF
[02/16 00:27:06   1868s]     wire lengths     : top=0.000um, trunk=2246.848um, leaf=13975.132um, total=16221.980um
[02/16 00:27:06   1868s]     hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5448.924um, total=7358.148um
[02/16 00:27:06   1868s]   Clock DAG net violations after routing clock trees:
[02/16 00:27:06   1868s]     Remaining Transition : {count=2, worst=[0.4ps, 0.4ps]} avg=0.4ps sd=0.0ps sum=0.8ps
[02/16 00:27:06   1868s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/16 00:27:06   1868s]     Trunk : target=44.4ps count=15 avg=33.3ps sd=7.7ps min=8.7ps max=39.9ps {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:27:06   1868s]     Leaf  : target=44.4ps count=70 avg=41.9ps sd=1.5ps min=38.3ps max=44.8ps {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 30 <= 42.2ps, 30 <= 44.4ps} {2 <= 46.6ps, 0 <= 48.8ps, 0 <= 53.3ps, 0 <= 66.6ps, 0 > 66.6ps}
[02/16 00:27:06   1868s]   Clock DAG library cell distribution after routing clock trees {count}:
[02/16 00:27:06   1868s]      Bufs: BUFx24_ASAP7_75t_SL: 25 BUFx16f_ASAP7_75t_SL: 40 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:27:06   1868s]   Primary reporting skew groups after routing clock trees:
[02/16 00:27:06   1868s]     skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.149, kur=-0.577], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:07   1868s]         min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:27:07   1868s]         max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[8]/CLK
[02/16 00:27:07   1868s]   Skew group summary after routing clock trees:
[02/16 00:27:07   1868s]     skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.149, kur=-0.577], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:07   1868s]   CCOpt::Phase::Routing done. (took cpu=0:01:47 real=0:00:23.8)
[02/16 00:27:07   1868s]   CCOpt::Phase::PostConditioning...
[02/16 00:27:07   1868s]   Leaving CCOpt scope - Initializing placement interface...
[02/16 00:27:07   1868s] OPERPROF: Starting DPlace-Init at level 1, MEM:6871.1M, EPOCH TIME: 1771223227.054558
[02/16 00:27:07   1868s] Processing tracks to init pin-track alignment.
[02/16 00:27:07   1868s] z: 1, totalTracks: 0
[02/16 00:27:07   1868s] z: 3, totalTracks: 1
[02/16 00:27:07   1868s] z: 5, totalTracks: 1
[02/16 00:27:07   1868s] z: 7, totalTracks: 1
[02/16 00:27:07   1868s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:27:07   1868s] #spOpts: rpCkHalo=4 
[02/16 00:27:07   1868s] Initializing Route Infrastructure for color support ...
[02/16 00:27:07   1868s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6871.1M, EPOCH TIME: 1771223227.054805
[02/16 00:27:07   1868s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6871.1M, EPOCH TIME: 1771223227.055468
[02/16 00:27:07   1868s] Route Infrastructure Initialized for color support successfully.
[02/16 00:27:07   1868s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:27:07   1868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:07   1868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:07   1868s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:27:07   1868s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6871.1M, EPOCH TIME: 1771223227.093394
[02/16 00:27:07   1868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:07   1868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:07   1868s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6871.1M, EPOCH TIME: 1771223227.096165
[02/16 00:27:07   1868s] Max number of tech site patterns supported in site array is 256.
[02/16 00:27:07   1868s] Core basic site is asap7sc7p5t
[02/16 00:27:07   1868s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:27:07   1868s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:27:07   1868s] Fast DP-INIT is on for default
[02/16 00:27:07   1868s] Keep-away cache is enable on metals: 1-10
[02/16 00:27:07   1868s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:27:07   1868s] Atter site array init, number of instance map data is 0.
[02/16 00:27:07   1868s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.051, REAL:0.035, MEM:6871.1M, EPOCH TIME: 1771223227.130779
[02/16 00:27:07   1868s] 
[02/16 00:27:07   1868s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:27:07   1868s] 
[02/16 00:27:07   1868s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:27:07   1868s] OPERPROF:     Starting CMU at level 3, MEM:6871.1M, EPOCH TIME: 1771223227.152279
[02/16 00:27:07   1868s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:6871.1M, EPOCH TIME: 1771223227.155123
[02/16 00:27:07   1868s] 
[02/16 00:27:07   1868s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:27:07   1868s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.086, REAL:0.068, MEM:6871.1M, EPOCH TIME: 1771223227.161849
[02/16 00:27:07   1868s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6871.1M, EPOCH TIME: 1771223227.161967
[02/16 00:27:07   1868s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6871.1M, EPOCH TIME: 1771223227.162227
[02/16 00:27:07   1868s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6871.1MB).
[02/16 00:27:07   1868s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.133, REAL:0.116, MEM:6871.1M, EPOCH TIME: 1771223227.170502
[02/16 00:27:07   1868s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:27:07   1868s]   Removing CTS place status from clock tree and sinks.
[02/16 00:27:07   1868s]   Removed CTS place status from 84 clock cells (out of 86 ) and 0 clock sinks (out of 0 ).
[02/16 00:27:07   1868s]   Legalizer reserving space for clock trees
[02/16 00:27:07   1868s]   PostConditioning...
[02/16 00:27:07   1868s]     PostConditioning active optimizations:
[02/16 00:27:07   1868s]      - DRV fixing with initial upsizing, sizing and buffering
[02/16 00:27:07   1868s]      - Skew fixing with sizing
[02/16 00:27:07   1868s]     
[02/16 00:27:07   1868s]     Currently running CTS, using active skew data
[02/16 00:27:07   1868s]     ProEngine running partially connected to DB
[02/16 00:27:07   1868s]     Reset bufferability constraints...
[02/16 00:27:07   1868s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/16 00:27:07   1868s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:27:07   1868s]     PostConditioning Upsizing To Fix DRVs...
[02/16 00:27:07   1868s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': a171bab292f585c2 10232a763fb85945 3e673fb6b77b168 b6a15b270529ce3c acafb8c07c592dc2
[02/16 00:27:07   1868s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/16 00:27:07   1868s]         delay calculator: calls=38636, total_wall_time=6.115s, mean_wall_time=0.158ms
[02/16 00:27:07   1868s]         legalizer: calls=10038, total_wall_time=0.548s, mean_wall_time=0.055ms
[02/16 00:27:07   1868s]         steiner router: calls=27020, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:07   1868s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ..End AAE Lib Interpolated Model. (MEM=3592.003906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:27:07   1868s] .60% ...80% ...100% 
[02/16 00:27:07   1868s]       CCOpt-PostConditioning: considered: 85, tested: 85, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
[02/16 00:27:07   1868s]       
[02/16 00:27:07   1868s]       Statistics: Fix DRVs (initial upsizing):
[02/16 00:27:07   1868s]       ========================================
[02/16 00:27:07   1868s]       
[02/16 00:27:07   1868s]       Cell changes by Net Type:
[02/16 00:27:07   1868s]       
[02/16 00:27:07   1868s]       ----------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:07   1868s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[02/16 00:27:07   1868s]       ----------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:07   1868s]       top                0                    0                    0            0                    0                    0
[02/16 00:27:07   1868s]       trunk              0                    0                    0            0                    0                    0
[02/16 00:27:07   1868s]       leaf               2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[02/16 00:27:07   1868s]       ----------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:07   1868s]       Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[02/16 00:27:07   1868s]       ----------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:07   1868s]       
[02/16 00:27:07   1868s]       Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 3.732um^2 (0.823%)
[02/16 00:27:07   1868s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/16 00:27:07   1868s]       
[02/16 00:27:07   1868s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1440390bb8275669 fee1f386c2eb32b6 3e673fb6b77b168 3e9095dab44f6289 256c5b41f8c192b8
[02/16 00:27:07   1868s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/16 00:27:07   1868s]         delay calculator: calls=38698, total_wall_time=6.118s, mean_wall_time=0.158ms
[02/16 00:27:07   1868s]         legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:27:07   1868s]         steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:07   1868s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/16 00:27:07   1868s]         cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:27:07   1868s]         sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:27:07   1868s]         misc counts      : r=1, pp=0, mci=0
[02/16 00:27:07   1868s]         cell areas       : b=457.229um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.229um^2
[02/16 00:27:07   1868s]         cell capacitance : b=205.259fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.259fF
[02/16 00:27:07   1868s]         sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:27:07   1868s]         wire capacitance : top=0.000fF, trunk=395.606fF, leaf=2514.020fF, total=2909.626fF
[02/16 00:27:07   1868s]         wire lengths     : top=0.000um, trunk=2246.848um, leaf=13975.132um, total=16221.980um
[02/16 00:27:07   1868s]         hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5448.924um, total=7358.148um
[02/16 00:27:07   1868s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[02/16 00:27:07   1868s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/16 00:27:07   1868s]         Trunk : target=44.4ps count=15 avg=33.3ps sd=7.7ps min=8.7ps max=39.9ps {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:27:07   1868s]         Leaf  : target=44.4ps count=70 avg=41.8ps sd=1.5ps min=38.3ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 32 <= 42.2ps, 30 <= 44.4ps}
[02/16 00:27:07   1868s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[02/16 00:27:07   1868s]          Bufs: BUFx24_ASAP7_75t_SL: 27 BUFx16f_ASAP7_75t_SL: 38 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:27:07   1868s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/16 00:27:07   1868s]         skew_group clk/func_mode: insertion delay [min=83.1, max=97.3], skew [14.2 vs 20.7]
[02/16 00:27:07   1868s]             min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:27:07   1868s]             max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[8]/CLK
[02/16 00:27:07   1868s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/16 00:27:07   1868s]         skew_group clk/func_mode: insertion delay [min=83.1, max=97.3], skew [14.2 vs 20.7]
[02/16 00:27:07   1868s]       Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:27:07   1868s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:27:07   1868s]     Recomputing CTS skew targets...
[02/16 00:27:07   1868s]     Resolving skew group constraints...
[02/16 00:27:07   1869s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/16 00:27:07   1869s]     Resolving skew group constraints done.
[02/16 00:27:07   1869s]     Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/16 00:27:07   1869s]     PostConditioning Fixing DRVs...
[02/16 00:27:07   1869s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1440390bb8275669 fee1f386c2eb32b6 3e673fb6b77b168 3e9095dab44f6289 256c5b41f8c192b8
[02/16 00:27:07   1869s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/16 00:27:07   1869s]         delay calculator: calls=38698, total_wall_time=6.118s, mean_wall_time=0.158ms
[02/16 00:27:07   1869s]         legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:27:07   1869s]         steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:07   1869s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:27:07   1869s]       CCOpt-PostConditioning: considered: 85, tested: 85, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/16 00:27:07   1869s]       
[02/16 00:27:07   1869s]       Statistics: Fix DRVs (cell sizing):
[02/16 00:27:07   1869s]       ===================================
[02/16 00:27:07   1869s]       
[02/16 00:27:07   1869s]       Cell changes by Net Type:
[02/16 00:27:07   1869s]       
[02/16 00:27:07   1869s]       -------------------------------------------------------------------------------------------------
[02/16 00:27:07   1869s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/16 00:27:07   1869s]       -------------------------------------------------------------------------------------------------
[02/16 00:27:07   1869s]       top                0            0           0            0                    0                0
[02/16 00:27:07   1869s]       trunk              0            0           0            0                    0                0
[02/16 00:27:07   1869s]       leaf               0            0           0            0                    0                0
[02/16 00:27:07   1869s]       -------------------------------------------------------------------------------------------------
[02/16 00:27:07   1869s]       Total              0            0           0            0                    0                0
[02/16 00:27:07   1869s]       -------------------------------------------------------------------------------------------------
[02/16 00:27:07   1869s]       
[02/16 00:27:07   1869s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/16 00:27:07   1869s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/16 00:27:07   1869s]       
[02/16 00:27:07   1869s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1440390bb8275669 fee1f386c2eb32b6 3e673fb6b77b168 3e9095dab44f6289 256c5b41f8c192b8
[02/16 00:27:07   1869s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/16 00:27:07   1869s]         delay calculator: calls=38698, total_wall_time=6.118s, mean_wall_time=0.158ms
[02/16 00:27:07   1869s]         legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:27:07   1869s]         steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:07   1869s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/16 00:27:07   1869s]         cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:27:07   1869s]         sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:27:07   1869s]         misc counts      : r=1, pp=0, mci=0
[02/16 00:27:07   1869s]         cell areas       : b=457.229um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.229um^2
[02/16 00:27:07   1869s]         cell capacitance : b=205.259fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.259fF
[02/16 00:27:07   1869s]         sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:27:07   1869s]         wire capacitance : top=0.000fF, trunk=395.606fF, leaf=2514.020fF, total=2909.626fF
[02/16 00:27:07   1869s]         wire lengths     : top=0.000um, trunk=2246.848um, leaf=13975.132um, total=16221.980um
[02/16 00:27:07   1869s]         hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5448.924um, total=7358.148um
[02/16 00:27:07   1869s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[02/16 00:27:07   1869s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/16 00:27:07   1869s]         Trunk : target=44.4ps count=15 avg=33.3ps sd=7.7ps min=8.7ps max=39.9ps {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:27:07   1869s]         Leaf  : target=44.4ps count=70 avg=41.8ps sd=1.5ps min=38.3ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 32 <= 42.2ps, 30 <= 44.4ps}
[02/16 00:27:07   1869s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[02/16 00:27:07   1869s]          Bufs: BUFx24_ASAP7_75t_SL: 27 BUFx16f_ASAP7_75t_SL: 38 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:27:07   1869s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/16 00:27:07   1869s]         skew_group clk/func_mode: insertion delay [min=83.1, max=97.3], skew [14.2 vs 20.7]
[02/16 00:27:07   1869s]             min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:27:07   1869s]             max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[8]/CLK
[02/16 00:27:07   1869s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/16 00:27:07   1869s]         skew_group clk/func_mode: insertion delay [min=83.1, max=97.3], skew [14.2 vs 20.7]
[02/16 00:27:07   1869s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:27:07   1869s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:27:07   1869s]     Buffering to fix DRVs...
[02/16 00:27:07   1869s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/16 00:27:07   1869s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:27:07   1869s]     Inserted 0 buffers and inverters.
[02/16 00:27:07   1869s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/16 00:27:07   1869s]     CCOpt-PostConditioning: nets considered: 85, nets tested: 85, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/16 00:27:07   1869s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1440390bb8275669 fee1f386c2eb32b6 3e673fb6b77b168 3e9095dab44f6289 256c5b41f8c192b8
[02/16 00:27:07   1869s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/16 00:27:07   1869s]       delay calculator: calls=38698, total_wall_time=6.118s, mean_wall_time=0.158ms
[02/16 00:27:07   1869s]       legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:27:07   1869s]       steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:07   1869s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/16 00:27:07   1869s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:27:07   1869s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:27:07   1869s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:27:07   1869s]       cell areas       : b=457.229um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.229um^2
[02/16 00:27:07   1869s]       cell capacitance : b=205.259fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.259fF
[02/16 00:27:07   1869s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:27:07   1869s]       wire capacitance : top=0.000fF, trunk=395.606fF, leaf=2514.020fF, total=2909.626fF
[02/16 00:27:07   1869s]       wire lengths     : top=0.000um, trunk=2246.848um, leaf=13975.132um, total=16221.980um
[02/16 00:27:07   1869s]       hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5448.924um, total=7358.148um
[02/16 00:27:07   1869s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/16 00:27:07   1869s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/16 00:27:07   1869s]       Trunk : target=44.4ps count=15 avg=33.3ps sd=7.7ps min=8.7ps max=39.9ps {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:27:07   1869s]       Leaf  : target=44.4ps count=70 avg=41.8ps sd=1.5ps min=38.3ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 32 <= 42.2ps, 30 <= 44.4ps}
[02/16 00:27:07   1869s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[02/16 00:27:07   1869s]        Bufs: BUFx24_ASAP7_75t_SL: 27 BUFx16f_ASAP7_75t_SL: 38 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:27:07   1869s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/16 00:27:07   1869s]       skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.174, kur=-0.583], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:07   1869s]           min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:27:07   1869s]           max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[8]/CLK
[02/16 00:27:07   1869s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/16 00:27:07   1869s]       skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.174, kur=-0.583], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:07   1869s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     Slew Diagnostics: After DRV fixing
[02/16 00:27:07   1869s]     ==================================
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     Global Causes:
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     -----
[02/16 00:27:07   1869s]     Cause
[02/16 00:27:07   1869s]     -----
[02/16 00:27:07   1869s]       (empty table)
[02/16 00:27:07   1869s]     -----
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     Top 5 overslews:
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     ---------------------------------
[02/16 00:27:07   1869s]     Overslew    Causes    Driving Pin
[02/16 00:27:07   1869s]     ---------------------------------
[02/16 00:27:07   1869s]       (empty table)
[02/16 00:27:07   1869s]     ---------------------------------
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     -------------------
[02/16 00:27:07   1869s]     Cause    Occurences
[02/16 00:27:07   1869s]     -------------------
[02/16 00:27:07   1869s]       (empty table)
[02/16 00:27:07   1869s]     -------------------
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     Violation diagnostics counts from the 0 nodes that have violations:
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     -------------------
[02/16 00:27:07   1869s]     Cause    Occurences
[02/16 00:27:07   1869s]     -------------------
[02/16 00:27:07   1869s]       (empty table)
[02/16 00:27:07   1869s]     -------------------
[02/16 00:27:07   1869s]     
[02/16 00:27:07   1869s]     PostConditioning Fixing Skew by cell sizing...
[02/16 00:27:07   1869s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 1440390bb8275669 fee1f386c2eb32b6 3e673fb6b77b168 3e9095dab44f6289 256c5b41f8c192b8
[02/16 00:27:07   1869s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/16 00:27:07   1869s]         delay calculator: calls=38698, total_wall_time=6.118s, mean_wall_time=0.158ms
[02/16 00:27:07   1869s]         legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:27:07   1869s]         steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:07   1869s]       Path optimization required 0 stage delay updates 
[02/16 00:27:07   1869s]       Resized 0 clock insts to decrease delay.
[02/16 00:27:07   1869s]       Fixing short paths with downsize only
[02/16 00:27:07   1869s]       Path optimization required 0 stage delay updates 
[02/16 00:27:07   1869s]       Resized 0 clock insts to increase delay.
[02/16 00:27:07   1869s]       
[02/16 00:27:07   1869s]       Statistics: Fix Skew (cell sizing):
[02/16 00:27:07   1869s]       ===================================
[02/16 00:27:07   1869s]       
[02/16 00:27:07   1869s]       Cell changes by Net Type:
[02/16 00:27:07   1869s]       
[02/16 00:27:07   1869s]       -------------------------------------------------------------------------------------------------
[02/16 00:27:07   1869s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/16 00:27:07   1869s]       -------------------------------------------------------------------------------------------------
[02/16 00:27:07   1869s]       top                0            0           0            0                    0                0
[02/16 00:27:07   1869s]       trunk              0            0           0            0                    0                0
[02/16 00:27:07   1869s]       leaf               0            0           0            0                    0                0
[02/16 00:27:07   1869s]       -------------------------------------------------------------------------------------------------
[02/16 00:27:07   1869s]       Total              0            0           0            0                    0                0
[02/16 00:27:07   1869s]       -------------------------------------------------------------------------------------------------
[02/16 00:27:07   1869s]       
[02/16 00:27:07   1869s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/16 00:27:07   1869s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/16 00:27:07   1869s]       
[02/16 00:27:08   1869s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1440390bb8275669 fee1f386c2eb32b6 3e673fb6b77b168 3e9095dab44f6289 256c5b41f8c192b8
[02/16 00:27:08   1869s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/16 00:27:08   1869s]         delay calculator: calls=38698, total_wall_time=6.118s, mean_wall_time=0.158ms
[02/16 00:27:08   1869s]         legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:27:08   1869s]         steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:08   1869s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/16 00:27:08   1869s]         cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:27:08   1869s]         sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:27:08   1869s]         misc counts      : r=1, pp=0, mci=0
[02/16 00:27:08   1869s]         cell areas       : b=457.229um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.229um^2
[02/16 00:27:08   1869s]         cell capacitance : b=205.259fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.259fF
[02/16 00:27:08   1869s]         sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:27:08   1869s]         wire capacitance : top=0.000fF, trunk=395.606fF, leaf=2514.020fF, total=2909.626fF
[02/16 00:27:08   1869s]         wire lengths     : top=0.000um, trunk=2246.848um, leaf=13975.132um, total=16221.980um
[02/16 00:27:08   1869s]         hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5448.924um, total=7358.148um
[02/16 00:27:08   1869s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[02/16 00:27:08   1869s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/16 00:27:08   1869s]         Trunk : target=44.4ps count=15 avg=33.3ps sd=7.7ps min=8.7ps max=39.9ps {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:27:08   1869s]         Leaf  : target=44.4ps count=70 avg=41.8ps sd=1.5ps min=38.3ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 32 <= 42.2ps, 30 <= 44.4ps}
[02/16 00:27:08   1869s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[02/16 00:27:08   1869s]          Bufs: BUFx24_ASAP7_75t_SL: 27 BUFx16f_ASAP7_75t_SL: 38 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:27:08   1869s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/16 00:27:08   1869s]         skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.174, kur=-0.583], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:08   1869s]             min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:27:08   1869s]             max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[8]/CLK
[02/16 00:27:08   1869s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/16 00:27:08   1869s]         skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.174, kur=-0.583], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:08   1869s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:27:08   1869s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:27:08   1869s]     Reconnecting optimized routes...
[02/16 00:27:08   1869s]     Reset timing graph...
[02/16 00:27:08   1869s] Ignoring AAE DB Resetting ...
[02/16 00:27:08   1869s]     Reset timing graph done.
[02/16 00:27:08   1869s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:27:08   1869s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/16 00:27:08   1869s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6871.1M, EPOCH TIME: 1771223228.190428
[02/16 00:27:08   1869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4424).
[02/16 00:27:08   1869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:08   1870s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:08   1870s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:08   1870s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.240, REAL:0.058, MEM:6871.1M, EPOCH TIME: 1771223228.248776
[02/16 00:27:08   1870s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:27:08   1870s]     Leaving CCOpt scope - ClockRefiner...
[02/16 00:27:08   1870s]     Assigned high priority to 0 instances.
[02/16 00:27:08   1870s]     Soft fixed 84 clock instances.
[02/16 00:27:08   1870s]     Performing Single Pass Refine Place.
[02/16 00:27:08   1870s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/16 00:27:08   1870s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6871.1M, EPOCH TIME: 1771223228.277078
[02/16 00:27:08   1870s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6871.1M, EPOCH TIME: 1771223228.277309
[02/16 00:27:08   1870s] Processing tracks to init pin-track alignment.
[02/16 00:27:08   1870s] z: 1, totalTracks: 0
[02/16 00:27:08   1870s] z: 3, totalTracks: 1
[02/16 00:27:08   1870s] z: 5, totalTracks: 1
[02/16 00:27:08   1870s] z: 7, totalTracks: 1
[02/16 00:27:08   1870s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:27:08   1870s] #spOpts: rpCkHalo=4 
[02/16 00:27:08   1870s] Initializing Route Infrastructure for color support ...
[02/16 00:27:08   1870s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6871.1M, EPOCH TIME: 1771223228.277782
[02/16 00:27:08   1870s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6871.1M, EPOCH TIME: 1771223228.278726
[02/16 00:27:08   1870s] Route Infrastructure Initialized for color support successfully.
[02/16 00:27:08   1870s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6871.1M, EPOCH TIME: 1771223228.306705
[02/16 00:27:08   1870s] Info: 84 insts are soft-fixed.
[02/16 00:27:08   1870s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:08   1870s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:08   1870s] 
[02/16 00:27:08   1870s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:27:08   1870s] 
[02/16 00:27:08   1870s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:27:08   1870s] OPERPROF:       Starting CMU at level 4, MEM:6871.1M, EPOCH TIME: 1771223228.338394
[02/16 00:27:08   1870s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.006, MEM:6871.1M, EPOCH TIME: 1771223228.344004
[02/16 00:27:08   1870s] 
[02/16 00:27:08   1870s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:27:08   1870s] Info: 84 insts are soft-fixed.
[02/16 00:27:08   1870s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.056, REAL:0.046, MEM:6871.1M, EPOCH TIME: 1771223228.353107
[02/16 00:27:08   1870s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6871.1M, EPOCH TIME: 1771223228.353204
[02/16 00:27:08   1870s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6871.1M, EPOCH TIME: 1771223228.353446
[02/16 00:27:08   1870s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6871.1MB).
[02/16 00:27:08   1870s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.099, REAL:0.090, MEM:6871.1M, EPOCH TIME: 1771223228.367660
[02/16 00:27:08   1870s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.100, REAL:0.091, MEM:6871.1M, EPOCH TIME: 1771223228.367732
[02/16 00:27:08   1870s] TDRefine: refinePlace mode is spiral
[02/16 00:27:08   1870s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:27:08   1870s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.8
[02/16 00:27:08   1870s] OPERPROF: Starting Refine-Place at level 1, MEM:6871.1M, EPOCH TIME: 1771223228.372894
[02/16 00:27:08   1870s] *** Starting refinePlace (0:31:10 mem=6871.1M) ***
[02/16 00:27:08   1870s] Total net bbox length = 4.966e+05 (1.887e+05 3.079e+05) (ext = 3.076e+04)
[02/16 00:27:08   1870s] 
[02/16 00:27:08   1870s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:27:08   1870s] 
[02/16 00:27:08   1870s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:27:08   1870s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6871.1M, EPOCH TIME: 1771223228.425162
[02/16 00:27:08   1870s] # Found 84 legal fixed insts to color.
[02/16 00:27:08   1870s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.004, REAL:0.004, MEM:6871.1M, EPOCH TIME: 1771223228.429362
[02/16 00:27:08   1870s] Info: 84 insts are soft-fixed.
[02/16 00:27:08   1870s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:27:08   1870s] 
[02/16 00:27:08   1870s]  === Spiral for Logical I: (movable: 84) ===
[02/16 00:27:08   1870s] 
[02/16 00:27:08   1870s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[02/16 00:27:08   1870s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:27:08   1870s] [CPU] RefinePlace/Soft Fixed (cpu=0:00:00.0, real=0:00:00.0, mem=6871.1MB) @(0:31:10 - 0:31:10).
[02/16 00:27:08   1870s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:27:08   1870s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6871.1M, EPOCH TIME: 1771223228.492025
[02/16 00:27:08   1870s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.003, REAL:0.003, MEM:6871.1M, EPOCH TIME: 1771223228.495138
[02/16 00:27:08   1870s] Set min layer with design mode ( 2 )
[02/16 00:27:08   1870s] Set max layer with design mode ( 7 )
[02/16 00:27:08   1870s] Set min layer with design mode ( 2 )
[02/16 00:27:08   1870s] Set max layer with design mode ( 7 )
[02/16 00:27:08   1870s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6871.1M, EPOCH TIME: 1771223228.507196
[02/16 00:27:08   1870s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.004, REAL:0.004, MEM:6871.1M, EPOCH TIME: 1771223228.510990
[02/16 00:27:08   1870s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6871.1M, EPOCH TIME: 1771223228.511203
[02/16 00:27:08   1870s] Starting refinePlace ...
[02/16 00:27:08   1870s] Set min layer with design mode ( 2 )
[02/16 00:27:08   1870s] Set max layer with design mode ( 7 )
[02/16 00:27:08   1870s] One DDP V2 for no tweak run.
[02/16 00:27:08   1870s] Set min layer with design mode ( 2 )
[02/16 00:27:08   1870s] Set max layer with design mode ( 7 )
[02/16 00:27:08   1870s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:27:08   1870s] DDP markSite nrRow 331 nrJob 331
[02/16 00:27:08   1870s]   Spread Effort: high, standalone mode, useDDP on.
[02/16 00:27:08   1870s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=6871.1MB) @(0:31:10 - 0:31:10).
[02/16 00:27:08   1870s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:27:08   1870s] wireLenOptFixPriorityInst 4424 inst fixed
[02/16 00:27:08   1870s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:27:08   1870s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=6871.1MB) @(0:31:10 - 0:31:10).
[02/16 00:27:08   1870s] 
[02/16 00:27:08   1870s]  === Spiral for Logical I: (movable: 33417) ===
[02/16 00:27:08   1870s] 
[02/16 00:27:08   1870s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:27:09   1873s] 
[02/16 00:27:09   1873s]  Info: 0 filler has been deleted!
[02/16 00:27:09   1873s] Move report: legalization moves 4 insts, mean move: 0.86 um, max move: 1.08 um spiral
[02/16 00:27:09   1873s] 	Max move on inst (u_array_gen_row[0].gen_col[5].u_pe_csa_tree_ADD_TC_OP_groupi_g2569): (106.63, 235.15) --> (107.71, 235.15)
[02/16 00:27:09   1873s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[02/16 00:27:09   1873s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:27:09   1873s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:01.0, mem=6839.1MB) @(0:31:10 - 0:31:13).
[02/16 00:27:09   1873s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:27:09   1873s] Move report: Detail placement moves 4 insts, mean move: 0.86 um, max move: 1.08 um 
[02/16 00:27:09   1873s] 	Max move on inst (u_array_gen_row[0].gen_col[5].u_pe_csa_tree_ADD_TC_OP_groupi_g2569): (106.63, 235.15) --> (107.71, 235.15)
[02/16 00:27:09   1873s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 6839.1MB
[02/16 00:27:09   1873s] Statistics of distance of Instance movement in refine placement:
[02/16 00:27:09   1873s]   maximum (X+Y) =         1.08 um
[02/16 00:27:09   1873s]   inst (u_array_gen_row[0].gen_col[5].u_pe_csa_tree_ADD_TC_OP_groupi_g2569) with max move: (106.632, 235.152) -> (107.712, 235.152)
[02/16 00:27:09   1873s]   mean    (X+Y) =         0.86 um
[02/16 00:27:09   1873s] Summary Report:
[02/16 00:27:09   1873s] Instances move: 4 (out of 33501 movable)
[02/16 00:27:09   1873s] Instances flipped: 0
[02/16 00:27:09   1873s] Mean displacement: 0.86 um
[02/16 00:27:09   1873s] Max displacement: 1.08 um (Instance: u_array_gen_row[0].gen_col[5].u_pe_csa_tree_ADD_TC_OP_groupi_g2569) (106.632, 235.152) -> (107.712, 235.152)
[02/16 00:27:09   1873s] 	Length: 9 sites, height: 1 rows, site name: asap7sc7p5t, cell type: XNOR2xp5_ASAP7_75t_SL
[02/16 00:27:09   1873s] 	Violation at original loc: Placement Blockage Violation
[02/16 00:27:09   1873s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:27:09   1873s] Total instances moved : 4
[02/16 00:27:09   1873s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.848, REAL:1.176, MEM:6839.1M, EPOCH TIME: 1771223229.686902
[02/16 00:27:09   1873s] Total net bbox length = 4.966e+05 (1.887e+05 3.079e+05) (ext = 3.076e+04)
[02/16 00:27:09   1873s] Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 6839.1MB
[02/16 00:27:09   1873s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:01.0, mem=6839.1MB) @(0:31:10 - 0:31:13).
[02/16 00:27:09   1873s] *** Finished refinePlace (0:31:13 mem=6839.1M) ***
[02/16 00:27:09   1873s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.8
[02/16 00:27:09   1873s] OPERPROF: Finished Refine-Place at level 1, CPU:3.024, REAL:1.353, MEM:6839.1M, EPOCH TIME: 1771223229.725674
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 1.08 um
RPlace-Summary:     Max move: inst u_array_gen_row[0].gen_col[5].u_pe_csa_tree_ADD_TC_OP_groupi_g2569 cell XNOR2xp5_ASAP7_75t_SL loc (106.63, 235.15) -> (107.71, 235.15)
RPlace-Summary:     Average move dist: 0.86
RPlace-Summary:     Number of inst moved: 4
RPlace-Summary:     Number of movable inst: 33501
[02/16 00:27:09   1873s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:27:09   1873s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6839.1M, EPOCH TIME: 1771223229.729968
[02/16 00:27:09   1873s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33501).
[02/16 00:27:09   1873s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:09   1873s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:09   1873s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:09   1873s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.234, REAL:0.057, MEM:6871.1M, EPOCH TIME: 1771223229.787002
[02/16 00:27:09   1873s]     ClockRefiner summary
[02/16 00:27:09   1873s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4508).
[02/16 00:27:09   1873s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 84).
[02/16 00:27:09   1873s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4424).
[02/16 00:27:09   1873s]     Restoring pStatusCts on 84 clock instances.
[02/16 00:27:09   1873s]     Revert refine place priority changes on 0 instances.
[02/16 00:27:09   1873s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.4 real=0:00:01.5)
[02/16 00:27:09   1873s]     Set dirty flag on 6 instances, 4 nets
[02/16 00:27:09   1873s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:27:09   1873s]   PostConditioning done.
[02/16 00:27:09   1873s] Net route status summary:
[02/16 00:27:09   1873s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=85, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:27:09   1873s]   Non-clock: 36397 (unrouted=2571, trialRouted=33826, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:27:09   1873s]   Update timing and DAG stats after post-conditioning...
[02/16 00:27:09   1873s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:27:09   1873s]   Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:27:09   1873s] End AAE Lib Interpolated Model. (MEM=3621.839844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:27:09   1873s]   Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:27:10   1873s]   Clock DAG hash after post-conditioning: 1440390bb8275669 fee1f386c2eb32b6 3e673fb6b77b168 f02e11a72fd0347 16c34d6ae27597ec
[02/16 00:27:10   1873s]   CTS services accumulated run-time stats after post-conditioning:
[02/16 00:27:10   1873s]     delay calculator: calls=38783, total_wall_time=6.162s, mean_wall_time=0.159ms
[02/16 00:27:10   1873s]     legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:27:10   1873s]     steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:10   1873s]   Clock DAG stats after post-conditioning:
[02/16 00:27:10   1873s]     cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:27:10   1873s]     sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:27:10   1873s]     misc counts      : r=1, pp=0, mci=0
[02/16 00:27:10   1873s]     cell areas       : b=457.229um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.229um^2
[02/16 00:27:10   1873s]     cell capacitance : b=205.259fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.259fF
[02/16 00:27:10   1873s]     sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:27:10   1873s]     wire capacitance : top=0.000fF, trunk=395.606fF, leaf=2514.020fF, total=2909.626fF
[02/16 00:27:10   1873s]     wire lengths     : top=0.000um, trunk=2246.848um, leaf=13975.132um, total=16221.980um
[02/16 00:27:10   1873s]     hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5448.924um, total=7358.148um
[02/16 00:27:10   1873s]   Clock DAG net violations after post-conditioning: none
[02/16 00:27:10   1873s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/16 00:27:10   1873s]     Trunk : target=44.4ps count=15 avg=33.3ps sd=7.7ps min=8.7ps max=39.9ps {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:27:10   1873s]     Leaf  : target=44.4ps count=70 avg=41.8ps sd=1.5ps min=38.3ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 32 <= 42.2ps, 30 <= 44.4ps}
[02/16 00:27:10   1873s]   Clock DAG library cell distribution after post-conditioning {count}:
[02/16 00:27:10   1873s]      Bufs: BUFx24_ASAP7_75t_SL: 27 BUFx16f_ASAP7_75t_SL: 38 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:27:10   1873s]   Primary reporting skew groups after post-conditioning:
[02/16 00:27:10   1873s]     skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.174, kur=-0.583], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:10   1873s]         min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:27:10   1873s]         max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[8]/CLK
[02/16 00:27:10   1873s]   Skew group summary after post-conditioning:
[02/16 00:27:10   1873s]     skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.174, kur=-0.583], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:10   1873s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:05.3 real=0:00:03.2)
[02/16 00:27:10   1873s]   Setting CTS place status to fixed for clock tree and sinks.
[02/16 00:27:10   1873s]   numClockCells = 86, numClockCellsFixed = 86, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/16 00:27:10   1873s]   Post-balance tidy up or trial balance steps...
[02/16 00:27:10   1874s]   Clock DAG hash at end of CTS: 1440390bb8275669 fee1f386c2eb32b6 3e673fb6b77b168 f02e11a72fd0347 16c34d6ae27597ec
[02/16 00:27:10   1874s]   CTS services accumulated run-time stats at end of CTS:
[02/16 00:27:10   1874s]     delay calculator: calls=38783, total_wall_time=6.162s, mean_wall_time=0.159ms
[02/16 00:27:10   1874s]     legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:27:10   1874s]     steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG stats at end of CTS:
[02/16 00:27:10   1874s]   ==============================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   ---------------------------------------------------------
[02/16 00:27:10   1874s]   Cell type                 Count    Area       Capacitance
[02/16 00:27:10   1874s]   ---------------------------------------------------------
[02/16 00:27:10   1874s]   Buffers                    84      457.229      205.259
[02/16 00:27:10   1874s]   Inverters                   0        0.000        0.000
[02/16 00:27:10   1874s]   Integrated Clock Gates      0        0.000        0.000
[02/16 00:27:10   1874s]   Discrete Clock Gates        0        0.000        0.000
[02/16 00:27:10   1874s]   Clock Logic                 0        0.000        0.000
[02/16 00:27:10   1874s]   All                        84      457.229      205.259
[02/16 00:27:10   1874s]   ---------------------------------------------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG miscellaneous counts at end of CTS:
[02/16 00:27:10   1874s]   =============================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   ------------------------------
[02/16 00:27:10   1874s]   Type                     Count
[02/16 00:27:10   1874s]   ------------------------------
[02/16 00:27:10   1874s]   Roots                      1
[02/16 00:27:10   1874s]   Preserved Ports            0
[02/16 00:27:10   1874s]   Multiple Clock Inputs      0
[02/16 00:27:10   1874s]   ------------------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG sink counts at end of CTS:
[02/16 00:27:10   1874s]   ====================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   -------------------------
[02/16 00:27:10   1874s]   Sink type           Count
[02/16 00:27:10   1874s]   -------------------------
[02/16 00:27:10   1874s]   Regular             4424
[02/16 00:27:10   1874s]   Enable Latch           0
[02/16 00:27:10   1874s]   Load Capacitance       0
[02/16 00:27:10   1874s]   Antenna Diode          0
[02/16 00:27:10   1874s]   Node Sink              0
[02/16 00:27:10   1874s]   Total               4424
[02/16 00:27:10   1874s]   -------------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG wire lengths at end of CTS:
[02/16 00:27:10   1874s]   =====================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   --------------------
[02/16 00:27:10   1874s]   Type     Wire Length
[02/16 00:27:10   1874s]   --------------------
[02/16 00:27:10   1874s]   Top           0.000
[02/16 00:27:10   1874s]   Trunk      2246.848
[02/16 00:27:10   1874s]   Leaf      13975.132
[02/16 00:27:10   1874s]   Total     16221.980
[02/16 00:27:10   1874s]   --------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG hp wire lengths at end of CTS:
[02/16 00:27:10   1874s]   ========================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   -----------------------
[02/16 00:27:10   1874s]   Type     hp Wire Length
[02/16 00:27:10   1874s]   -----------------------
[02/16 00:27:10   1874s]   Top            0.000
[02/16 00:27:10   1874s]   Trunk       1909.224
[02/16 00:27:10   1874s]   Leaf        5448.924
[02/16 00:27:10   1874s]   Total       7358.148
[02/16 00:27:10   1874s]   -----------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG capacitances at end of CTS:
[02/16 00:27:10   1874s]   =====================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   -----------------------------------------
[02/16 00:27:10   1874s]   Type     Gate        Wire        Total
[02/16 00:27:10   1874s]   -----------------------------------------
[02/16 00:27:10   1874s]   Top         0.000       0.000       0.000
[02/16 00:27:10   1874s]   Trunk     205.254     395.606     600.860
[02/16 00:27:10   1874s]   Leaf     2183.487    2514.020    4697.507
[02/16 00:27:10   1874s]   Total    2388.741    2909.626    5298.367
[02/16 00:27:10   1874s]   -----------------------------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG sink capacitances at end of CTS:
[02/16 00:27:10   1874s]   ==========================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   --------------------------------------------------
[02/16 00:27:10   1874s]   Total       Average    Std. Dev.    Min      Max
[02/16 00:27:10   1874s]   --------------------------------------------------
[02/16 00:27:10   1874s]   2183.487     0.494       0.000      0.494    0.494
[02/16 00:27:10   1874s]   --------------------------------------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG net violations at end of CTS:
[02/16 00:27:10   1874s]   =======================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   None
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/16 00:27:10   1874s]   ====================================================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:10   1874s]   Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                           Over Target
[02/16 00:27:10   1874s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:10   1874s]   Trunk        44.4      15       33.3         7.7        8.7    39.9    {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}           -
[02/16 00:27:10   1874s]   Leaf         44.4      70       41.8         1.5       38.3    44.3    {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 32 <= 42.2ps, 30 <= 44.4ps}         -
[02/16 00:27:10   1874s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Clock DAG library cell distribution at end of CTS:
[02/16 00:27:10   1874s]   ==================================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   -----------------------------------------------------
[02/16 00:27:10   1874s]   Name                    Type      Inst     Inst Area 
[02/16 00:27:10   1874s]                                     Count    (um^2)
[02/16 00:27:10   1874s]   -----------------------------------------------------
[02/16 00:27:10   1874s]   BUFx24_ASAP7_75t_SL     buffer     27       188.957
[02/16 00:27:10   1874s]   BUFx16f_ASAP7_75t_SL    buffer     38       195.022
[02/16 00:27:10   1874s]   BUFx12f_ASAP7_75t_SL    buffer     13        54.588
[02/16 00:27:10   1874s]   BUFx12_ASAP7_75t_SL     buffer      1         3.732
[02/16 00:27:10   1874s]   BUFx10_ASAP7_75t_SL     buffer      3         9.798
[02/16 00:27:10   1874s]   BUFx8_ASAP7_75t_SL      buffer      1         2.799
[02/16 00:27:10   1874s]   BUFx6f_ASAP7_75t_SL     buffer      1         2.333
[02/16 00:27:10   1874s]   -----------------------------------------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Primary reporting skew groups summary at end of CTS:
[02/16 00:27:10   1874s]   ====================================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:10   1874s]   Half-corner             Skew Group       Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[02/16 00:27:10   1874s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:10   1874s]   dc_typical:both.late    clk/func_mode     83.1      97.3     14.2       20.7          12.7             3.5             91.4         2.7       -0.174      -0.583     100% {83.1, 97.3}
[02/16 00:27:10   1874s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Skew group summary at end of CTS:
[02/16 00:27:10   1874s]   =================================
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:10   1874s]   Half-corner             Skew Group       Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[02/16 00:27:10   1874s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:10   1874s]   dc_typical:both.late    clk/func_mode     83.1      97.3     14.2       20.7          12.7             3.5             91.4         2.7       -0.174      -0.583     100% {83.1, 97.3}
[02/16 00:27:10   1874s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Found a total of 0 clock tree pins with a slew violation.
[02/16 00:27:10   1874s]   
[02/16 00:27:10   1874s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/16 00:27:10   1874s] Synthesizing clock trees done.
[02/16 00:27:10   1874s] Tidy Up And Update Timing...
[02/16 00:27:10   1874s] External - Set all clocks to propagated mode...
[02/16 00:27:10   1874s] Innovus updating I/O latencies
[02/16 00:27:11   1879s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:27:11   1879s] #################################################################################
[02/16 00:27:11   1879s] # Design Stage: PreRoute
[02/16 00:27:11   1879s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:27:11   1879s] # Design Mode: 45nm
[02/16 00:27:11   1879s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:27:11   1879s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:27:11   1879s] # Signoff Settings: SI Off 
[02/16 00:27:11   1879s] #################################################################################
[02/16 00:27:12   1884s] Calculate delays in Single mode...
[02/16 00:27:12   1884s] Topological Sorting (REAL = 0:00:00.0, MEM = 6869.1M, InitMEM = 6869.1M)
[02/16 00:27:12   1884s] Start delay calculation (fullDC) (8 T). (MEM=3727.85)
[02/16 00:27:13   1884s] End AAE Lib Interpolated Model. (MEM=3739.308594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:27:14   1889s] Total number of fetched objects 35556
[02/16 00:27:14   1890s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:00.0)
[02/16 00:27:14   1890s] End delay calculation. (MEM=3783.12 CPU=0:00:02.6 REAL=0:00:01.0)
[02/16 00:27:14   1890s] End delay calculation (fullDC). (MEM=3783.12 CPU=0:00:06.6 REAL=0:00:02.0)
[02/16 00:27:14   1890s] *** CDM Built up (cpu=0:00:11.8  real=0:00:03.0  mem= 7001.2M) ***
[02/16 00:27:14   1891s] Setting all clocks to propagated mode.
[02/16 00:27:14   1891s] External - Set all clocks to propagated mode done. (took cpu=0:00:17.4 real=0:00:04.4)
[02/16 00:27:14   1891s] Clock DAG hash after update timingGraph: 1440390bb8275669 fee1f386c2eb32b6 3e673fb6b77b168 f02e11a72fd0347 16c34d6ae27597ec
[02/16 00:27:14   1891s] CTS services accumulated run-time stats after update timingGraph:
[02/16 00:27:14   1891s]   delay calculator: calls=38783, total_wall_time=6.162s, mean_wall_time=0.159ms
[02/16 00:27:14   1891s]   legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:27:14   1891s]   steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:27:14   1891s] Clock DAG stats after update timingGraph:
[02/16 00:27:14   1891s]   cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:27:14   1891s]   sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:27:14   1891s]   misc counts      : r=1, pp=0, mci=0
[02/16 00:27:14   1891s]   cell areas       : b=457.229um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.229um^2
[02/16 00:27:14   1891s]   cell capacitance : b=205.259fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.259fF
[02/16 00:27:14   1891s]   sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:27:14   1891s]   wire capacitance : top=0.000fF, trunk=395.606fF, leaf=2514.020fF, total=2909.626fF
[02/16 00:27:14   1891s]   wire lengths     : top=0.000um, trunk=2246.848um, leaf=13975.132um, total=16221.980um
[02/16 00:27:14   1891s]   hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5448.924um, total=7358.148um
[02/16 00:27:14   1891s] Clock DAG net violations after update timingGraph: none
[02/16 00:27:14   1891s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/16 00:27:14   1891s]   Trunk : target=44.4ps count=15 avg=33.3ps sd=7.7ps min=8.7ps max=39.9ps {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/16 00:27:14   1891s]   Leaf  : target=44.4ps count=70 avg=41.8ps sd=1.5ps min=38.3ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 32 <= 42.2ps, 30 <= 44.4ps}
[02/16 00:27:14   1891s] Clock DAG library cell distribution after update timingGraph {count}:
[02/16 00:27:14   1891s]    Bufs: BUFx24_ASAP7_75t_SL: 27 BUFx16f_ASAP7_75t_SL: 38 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:27:14   1891s] Primary reporting skew groups after update timingGraph:
[02/16 00:27:14   1891s]   skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.174, kur=-0.583], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:14   1891s]       min path sink: u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:27:14   1891s]       max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[8]/CLK
[02/16 00:27:14   1891s] Skew group summary after update timingGraph:
[02/16 00:27:14   1891s]   skew_group clk/func_mode: insertion delay [min=83.1, max=97.3, avg=91.4, sd=2.7, skn=-0.174, kur=-0.583], skew [14.2 vs 20.7], 100% {83.1, 97.3} (wid=14.9 ws=12.7) (gid=91.9 gs=16.9)
[02/16 00:27:14   1891s] Logging CTS constraint violations...
[02/16 00:27:14   1891s]   No violations found.
[02/16 00:27:14   1891s] Logging CTS constraint violations done.
[02/16 00:27:14   1891s] Tidy Up And Update Timing done. (took cpu=0:00:17.6 real=0:00:04.6)
[02/16 00:27:14   1891s] Runtime done. (took cpu=0:08:18 real=0:02:29)
[02/16 00:27:14   1891s] Runtime Report Coverage % = 98.3
[02/16 00:27:14   1891s] Runtime Summary
[02/16 00:27:14   1891s] ===============
[02/16 00:27:14   1891s] Clock Runtime:  (34%) Core CTS          49.89 (Init 8.86, Construction 15.88, Implementation 17.14, eGRPC 3.18, PostConditioning 1.63, Other 3.20)
[02/16 00:27:14   1891s] Clock Runtime:  (20%) CTS services      29.77 (RefinePlace 6.12, EarlyGlobalClock 4.37, NanoRoute 17.20, ExtractRC 2.07, TimingAnalysis 0.00)
[02/16 00:27:14   1891s] Clock Runtime:  (45%) Other CTS         66.52 (Init 2.88, CongRepair/EGR-DP 59.27, TimingUpdate 4.37, Other 0.00)
[02/16 00:27:14   1891s] Clock Runtime: (100%) Total            146.18
[02/16 00:27:14   1891s] 
[02/16 00:27:14   1891s] 
[02/16 00:27:14   1891s] Runtime Summary:
[02/16 00:27:14   1891s] ================
[02/16 00:27:14   1891s] 
[02/16 00:27:14   1891s] ---------------------------------------------------------------------------------------------------------------------
[02/16 00:27:14   1891s] wall    % time  children  called  name
[02/16 00:27:14   1891s] ---------------------------------------------------------------------------------------------------------------------
[02/16 00:27:14   1891s] 148.77  100.00   148.77     0       
[02/16 00:27:14   1891s] 148.77  100.00   146.18     1     Runtime
[02/16 00:27:14   1891s]   2.35    1.58     0.00     1     Updating ideal nets and annotations
[02/16 00:27:14   1891s]   2.60    1.75     2.60     1     CCOpt::Phase::Initialization
[02/16 00:27:14   1891s]   2.60    1.75     0.42     1       Check Prerequisites
[02/16 00:27:14   1891s]   0.42    0.28     0.00     1         Leaving CCOpt scope - CheckPlace
[02/16 00:27:14   1891s]   6.51    4.37     6.43     1     CCOpt::Phase::PreparingToBalance
[02/16 00:27:14   1891s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[02/16 00:27:14   1891s]   2.46    1.65     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/16 00:27:14   1891s]   0.46    0.31     0.28     1       Legalization setup
[02/16 00:27:14   1891s]   0.23    0.15     0.00     2         Leaving CCOpt scope - Initializing placement interface
[02/16 00:27:14   1891s]   0.05    0.04     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[02/16 00:27:14   1891s]   3.51    2.36     0.00     1       Validating CTS configuration
[02/16 00:27:14   1891s]   0.00    0.00     0.00     1         Checking module port directions
[02/16 00:27:14   1891s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[02/16 00:27:14   1891s]   0.29    0.19     0.12     1     Preparing To Balance
[02/16 00:27:14   1891s]   0.05    0.03     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[02/16 00:27:14   1891s]   0.07    0.05     0.00     1       Leaving CCOpt scope - Initializing placement interface
[02/16 00:27:14   1891s]  77.26   51.93    77.26     1     CCOpt::Phase::Construction
[02/16 00:27:14   1891s]  65.86   44.27    65.75     1       Stage::Clustering
[02/16 00:27:14   1891s]   6.21    4.18     5.99     1         Clustering
[02/16 00:27:14   1891s]   0.14    0.10     0.01     1           Initialize for clustering
[02/16 00:27:14   1891s]   0.00    0.00     0.00     1             Preplacing multi-input logics
[02/16 00:27:14   1891s]   0.01    0.00     0.00     1             Computing optimal clock node locations
[02/16 00:27:14   1891s]   3.20    2.15     0.00     1           Bottom-up phase
[02/16 00:27:14   1891s]   0.00    0.00     0.00     1             Clock tree timing engine global stage delay update for dc_typical:both.late
[02/16 00:27:14   1891s]   2.57    1.72     2.39     1           Legalizing clock trees
[02/16 00:27:14   1891s]   2.18    1.47     0.00     1             Leaving CCOpt scope - ClockRefiner
[02/16 00:27:14   1891s]   0.05    0.03     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[02/16 00:27:14   1891s]   0.10    0.07     0.00     1             Leaving CCOpt scope - Initializing placement interface
[02/16 00:27:14   1891s]   0.06    0.04     0.00     1             Clock tree timing engine global stage delay update for dc_typical:both.late
[02/16 00:27:14   1891s]   0.08    0.05     0.00     1           Clock tree timing engine global stage delay update for dc_typical:both.late
[02/16 00:27:14   1891s]  59.53   40.02    59.28     1         CongRepair After Initial Clustering
[02/16 00:27:14   1891s]  58.62   39.40    58.02     1           Leaving CCOpt scope - Early Global Route
[02/16 00:27:14   1891s]   1.91    1.28     0.00     1             Early Global Route - eGR only step
[02/16 00:27:14   1891s]  56.11   37.72     0.00     1             Congestion Repair
[02/16 00:27:14   1891s]   0.58    0.39     0.00     1           Leaving CCOpt scope - extractRC
[02/16 00:27:14   1891s]   0.08    0.06     0.00     1           Clock tree timing engine global stage delay update for dc_typical:both.late
[02/16 00:27:14   1891s]   0.32    0.21     0.32     1       Stage::DRV Fixing
[02/16 00:27:14   1891s]   0.15    0.10     0.00     1         Fixing clock tree slew time and max cap violations
[02/16 00:27:14   1891s]   0.17    0.11     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[02/16 00:27:14   1891s]  11.08    7.45    11.06     1       Stage::Insertion Delay Reduction
[02/16 00:27:14   1891s]   0.23    0.15     0.00     1         Removing unnecessary root buffering
[02/16 00:27:14   1891s]   0.11    0.08     0.00     1         Removing unconstrained drivers
[02/16 00:27:14   1891s]   0.23    0.16     0.00     1         Reducing insertion delay 1
[02/16 00:27:14   1891s]   0.51    0.35     0.00     1         Removing longest path buffering
[02/16 00:27:14   1891s]   9.98    6.71     0.00     1         Reducing delay of long paths
[02/16 00:27:14   1891s]  17.63   11.85    17.63     1     CCOpt::Phase::Implementation
[02/16 00:27:14   1891s]   2.24    1.51     2.22     1       Stage::Reducing Power
[02/16 00:27:14   1891s]   0.41    0.28     0.00     1         Improving clock tree routing
[02/16 00:27:14   1891s]   1.62    1.09     0.03     1         Reducing clock tree power 1
[02/16 00:27:14   1891s]   0.03    0.02     0.00     3           Legalizing clock trees
[02/16 00:27:14   1891s]   0.19    0.12     0.00     1         Reducing clock tree power 2
[02/16 00:27:14   1891s]   4.09    2.75     4.08     1       Stage::Balancing
[02/16 00:27:14   1891s]   0.43    0.29     0.00     1         Improving subtree skew
[02/16 00:27:14   1891s]   1.33    0.89     0.00     1         Offloading subtrees by buffering
[02/16 00:27:14   1891s]   1.77    1.19     1.59     1         AdjustingMinPinPIDs for balancing
[02/16 00:27:14   1891s]   1.38    0.93     1.03     1           Approximately balancing fragments step
[02/16 00:27:14   1891s]   0.38    0.25     0.00     1             Resolve constraints - Approximately balancing fragments
[02/16 00:27:14   1891s]   0.23    0.16     0.00     1             Estimate delay to be added in balancing - Approximately balancing fragments
[02/16 00:27:14   1891s]   0.14    0.10     0.00     1             Moving gates to improve sub-tree skew
[02/16 00:27:14   1891s]   0.13    0.08     0.00     1             Approximately balancing fragments bottom up
[02/16 00:27:14   1891s]   0.16    0.11     0.00     1             Approximately balancing fragments, wire and cell delays
[02/16 00:27:14   1891s]   0.21    0.14     0.00     1           Improving fragments clock skew
[02/16 00:27:14   1891s]   0.39    0.27     0.27     1         Approximately balancing step
[02/16 00:27:14   1891s]   0.16    0.11     0.00     1           Resolve constraints - Approximately balancing
[02/16 00:27:14   1891s]   0.11    0.07     0.00     1           Approximately balancing, wire and cell delays
[02/16 00:27:14   1891s]   0.16    0.11     0.00     1         Approximately balancing paths
[02/16 00:27:14   1891s]  10.68    7.18    10.47     1       Stage::Polishing
[02/16 00:27:14   1891s]   0.05    0.04     0.00     1         Clock tree timing engine global stage delay update for dc_typical:both.late
[02/16 00:27:14   1891s]   0.12    0.08     0.00     1         Merging balancing drivers for power
[02/16 00:27:14   1891s]   0.19    0.13     0.00     1         Improving clock skew
[02/16 00:27:14   1891s]   5.22    3.51     4.95     1         Moving gates to reduce wire capacitance
[02/16 00:27:14   1891s]   0.13    0.09     0.00     2           Artificially removing short and long paths
[02/16 00:27:14   1891s]   1.01    0.68     0.03     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/16 00:27:14   1891s]   0.03    0.02     0.00     1             Legalizing clock trees
[02/16 00:27:14   1891s]   1.64    1.10     0.01     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/16 00:27:14   1891s]   0.01    0.01     0.00     1             Legalizing clock trees
[02/16 00:27:14   1891s]   0.75    0.50     0.03     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[02/16 00:27:14   1891s]   0.03    0.02     0.00     1             Legalizing clock trees
[02/16 00:27:14   1891s]   1.43    0.96     0.01     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[02/16 00:27:14   1891s]   0.01    0.01     0.00     1             Legalizing clock trees
[02/16 00:27:14   1891s]   0.85    0.57     0.06     1         Reducing clock tree power 3
[02/16 00:27:14   1891s]   0.05    0.04     0.00     1           Artificially removing short and long paths
[02/16 00:27:14   1891s]   0.01    0.01     0.00     1           Legalizing clock trees
[02/16 00:27:14   1891s]   0.17    0.11     0.00     1         Improving insertion delay
[02/16 00:27:14   1891s]   3.87    2.60     3.58     1         Wire Opt OverFix
[02/16 00:27:14   1891s]   2.78    1.87     2.57     1           Wire Reduction extra effort
[02/16 00:27:14   1891s]   0.06    0.04     0.00     1             Artificially removing short and long paths
[02/16 00:27:14   1891s]   0.08    0.05     0.00     1             Global shorten wires A0
[02/16 00:27:14   1891s]   1.68    1.13     0.00     2             Move For Wirelength - core
[02/16 00:27:14   1891s]   0.08    0.05     0.00     1             Global shorten wires A1
[02/16 00:27:14   1891s]   0.53    0.36     0.00     1             Global shorten wires B
[02/16 00:27:14   1891s]   0.14    0.09     0.00     1             Move For Wirelength - branch
[02/16 00:27:14   1891s]   0.79    0.53     0.79     1           Optimizing orientation
[02/16 00:27:14   1891s]   0.79    0.53     0.00     1             FlipOpt
[02/16 00:27:14   1891s]   0.62    0.42     0.54     1       Stage::Updating netlist
[02/16 00:27:14   1891s]   0.05    0.03     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[02/16 00:27:14   1891s]   0.49    0.33     0.00     1         Leaving CCOpt scope - ClockRefiner
[02/16 00:27:14   1891s]   7.81    5.25     7.26     1     CCOpt::Phase::eGRPC
[02/16 00:27:14   1891s]   2.16    1.45     1.86     1       Leaving CCOpt scope - Routing Tools
[02/16 00:27:14   1891s]   1.86    1.25     0.00     1         Early Global Route - eGR only step
[02/16 00:27:14   1891s]   0.84    0.56     0.00     1       Leaving CCOpt scope - extractRC
[02/16 00:27:14   1891s]   0.09    0.06     0.00     1       Leaving CCOpt scope - Initializing placement interface
[02/16 00:27:14   1891s]   0.10    0.07     0.10     1       Loading clock net RC data
[02/16 00:27:14   1891s]   0.10    0.07     0.00     1         Preprocessing clock nets
[02/16 00:27:14   1891s]   0.00    0.00     0.00     1       Disconnecting
[02/16 00:27:14   1891s]   0.07    0.05     0.07     1       Reset bufferability constraints
[02/16 00:27:14   1891s]   0.07    0.05     0.00     1         Clock tree timing engine global stage delay update for dc_typical:both.late
[02/16 00:27:14   1891s]   0.20    0.13     0.05     1       eGRPC Moving buffers
[02/16 00:27:14   1891s]   0.05    0.04     0.00     1         Violation analysis
[02/16 00:27:14   1891s]   0.70    0.47     0.46     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/16 00:27:14   1891s]   0.07    0.05     0.00     1         Artificially removing short and long paths
[02/16 00:27:14   1891s]   0.17    0.11     0.00     1         Downsizing Pass 0
[02/16 00:27:14   1891s]   0.15    0.10     0.00     1         Downsizing Pass 1
[02/16 00:27:14   1891s]   0.07    0.05     0.00     1         Downsizing Pass 2
[02/16 00:27:14   1891s]   0.20    0.13     0.00     1       eGRPC Fixing DRVs
[02/16 00:27:14   1891s]   0.16    0.11     0.00     1       Reconnecting optimized routes
[02/16 00:27:14   1891s]   0.23    0.16     0.00     1       Violation analysis
[02/16 00:27:14   1891s]   0.51    0.34     0.00     1       Moving clock insts towards fanout
[02/16 00:27:14   1891s]   0.07    0.05     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[02/16 00:27:14   1891s]   1.93    1.30     0.00     1       Leaving CCOpt scope - ClockRefiner
[02/16 00:27:14   1891s]  23.83   16.02    23.60     1     CCOpt::Phase::Routing
[02/16 00:27:14   1891s]  22.81   15.33    22.36     1       Leaving CCOpt scope - Routing Tools
[02/16 00:27:14   1891s]   2.00    1.34     0.00     1         Early Global Route - eGR->Nr High Frequency step
[02/16 00:27:14   1891s]  17.20   11.56     0.00     1         NanoRoute
[02/16 00:27:14   1891s]   3.16    2.12     0.00     1         Route Remaining Unrouted Nets
[02/16 00:27:14   1891s]   0.66    0.44     0.00     1       Leaving CCOpt scope - extractRC
[02/16 00:27:14   1891s]   0.13    0.09     0.00     1       Clock tree timing engine global stage delay update for dc_typical:both.late
[02/16 00:27:14   1891s]   3.15    2.12     2.83     1     CCOpt::Phase::PostConditioning
[02/16 00:27:14   1891s]   0.12    0.08     0.00     1       Leaving CCOpt scope - Initializing placement interface
[02/16 00:27:14   1891s]   0.00    0.00     0.00     1       Reset bufferability constraints
[02/16 00:27:14   1891s]   0.19    0.13     0.00     1       PostConditioning Upsizing To Fix DRVs
[02/16 00:27:14   1891s]   0.36    0.24     0.00     1       Recomputing CTS skew targets
[02/16 00:27:14   1891s]   0.10    0.07     0.00     1       PostConditioning Fixing DRVs
[02/16 00:27:14   1891s]   0.12    0.08     0.00     1       Buffering to fix DRVs
[02/16 00:27:14   1891s]   0.17    0.11     0.00     1       PostConditioning Fixing Skew by cell sizing
[02/16 00:27:14   1891s]   0.05    0.04     0.00     1       Reconnecting optimized routes
[02/16 00:27:14   1891s]   0.06    0.04     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[02/16 00:27:14   1891s]   1.52    1.02     0.00     1       Leaving CCOpt scope - ClockRefiner
[02/16 00:27:14   1891s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[02/16 00:27:14   1891s]   0.15    0.10     0.00     1       Clock tree timing engine global stage delay update for dc_typical:both.late
[02/16 00:27:14   1891s]   0.16    0.11     0.00     1     Post-balance tidy up or trial balance steps
[02/16 00:27:14   1891s]   4.60    3.09     4.37     1     Tidy Up And Update Timing
[02/16 00:27:14   1891s]   4.37    2.94     0.00     1       External - Set all clocks to propagated mode
[02/16 00:27:14   1891s] ---------------------------------------------------------------------------------------------------------------------
[02/16 00:27:14   1891s] 
[02/16 00:27:14   1891s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 00:27:14   1891s] (I)      Release Steiner core (key=)
[02/16 00:27:14   1891s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:08:05.4/0:02:21.3 (3.4), totSession cpu/real = 0:31:31.7/0:10:05.7 (3.1), mem = 6991.7M
[02/16 00:27:14   1891s] 
[02/16 00:27:14   1891s] =============================================================================================
[02/16 00:27:14   1891s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.14-s088_1
[02/16 00:27:14   1891s] =============================================================================================
[02/16 00:27:14   1891s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:27:14   1891s] ---------------------------------------------------------------------------------------------
[02/16 00:27:14   1891s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:27:14   1891s] [ IncrReplace            ]      1   0:00:45.5  (  32.2 % )     0:00:56.1 /  0:04:14.7    4.5
[02/16 00:27:14   1891s] [ RefinePlace            ]      5   0:00:09.2  (   6.5 % )     0:00:09.2 /  0:00:23.6    2.6
[02/16 00:27:14   1891s] [ DetailPlaceInit        ]     12   0:00:01.1  (   0.8 % )     0:00:01.1 /  0:00:01.2    1.1
[02/16 00:27:14   1891s] [ EarlyGlobalRoute       ]      5   0:00:10.6  (   7.5 % )     0:00:10.6 /  0:00:22.0    2.1
[02/16 00:27:14   1891s] [ DetailRoute            ]      1   0:00:13.2  (   9.3 % )     0:00:13.2 /  0:01:25.0    6.4
[02/16 00:27:14   1891s] [ ExtractRC              ]      4   0:00:02.6  (   1.9 % )     0:00:02.6 /  0:00:02.6    1.0
[02/16 00:27:14   1891s] [ FullDelayCalc          ]      2   0:00:07.8  (   5.5 % )     0:00:08.4 /  0:00:42.9    5.1
[02/16 00:27:14   1891s] [ TimingUpdate           ]      3   0:00:00.9  (   0.7 % )     0:00:00.9 /  0:00:05.5    5.9
[02/16 00:27:14   1891s] [ MISC                   ]          0:00:50.4  (  35.7 % )     0:00:50.4 /  0:01:34.4    1.9
[02/16 00:27:14   1891s] ---------------------------------------------------------------------------------------------
[02/16 00:27:14   1891s]  CTS #1 TOTAL                       0:02:21.3  ( 100.0 % )     0:02:21.3 /  0:08:05.4    3.4
[02/16 00:27:14   1891s] ---------------------------------------------------------------------------------------------
[02/16 00:27:14   1891s] Synthesizing clock trees with CCOpt done.
[02/16 00:27:15   1891s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:27:15   1891s] UM:*                                                                   cts
[02/16 00:27:15   1891s] Begin: Reorder Scan Chains
[02/16 00:27:15   1891s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/16 00:27:15   1891s] Type 'man IMPSP-9025' for more detail.
[02/16 00:27:15   1891s] End: Reorder Scan Chains
[02/16 00:27:15   1891s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3608.9M, totSessionCpu=0:31:32 **
[02/16 00:27:15   1892s] 
[02/16 00:27:15   1892s] Active Setup views: view_tt 
[02/16 00:27:15   1892s] GigaOpt running with 8 threads.
[02/16 00:27:15   1892s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:31:32.0/0:10:06.0 (3.1), mem = 6715.7M
[02/16 00:27:15   1892s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 00:27:15   1892s] Need call spDPlaceInit before registerPrioInstLoc.
[02/16 00:27:15   1892s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 00:27:15   1892s] OPERPROF: Starting DPlace-Init at level 1, MEM:6715.7M, EPOCH TIME: 1771223235.283373
[02/16 00:27:15   1892s] Processing tracks to init pin-track alignment.
[02/16 00:27:15   1892s] z: 1, totalTracks: 0
[02/16 00:27:15   1892s] z: 3, totalTracks: 1
[02/16 00:27:15   1892s] z: 5, totalTracks: 1
[02/16 00:27:15   1892s] z: 7, totalTracks: 1
[02/16 00:27:15   1892s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:27:15   1892s] #spOpts: rpCkHalo=4 
[02/16 00:27:15   1892s] Initializing Route Infrastructure for color support ...
[02/16 00:27:15   1892s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6715.7M, EPOCH TIME: 1771223235.283692
[02/16 00:27:15   1892s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6715.7M, EPOCH TIME: 1771223235.284314
[02/16 00:27:15   1892s] Route Infrastructure Initialized for color support successfully.
[02/16 00:27:15   1892s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6715.7M, EPOCH TIME: 1771223235.315168
[02/16 00:27:15   1892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:15   1892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:15   1892s] 
[02/16 00:27:15   1892s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:27:15   1892s] 
[02/16 00:27:15   1892s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:27:15   1892s] OPERPROF:     Starting CMU at level 3, MEM:6715.7M, EPOCH TIME: 1771223235.349194
[02/16 00:27:15   1892s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:6715.7M, EPOCH TIME: 1771223235.352452
[02/16 00:27:15   1892s] 
[02/16 00:27:15   1892s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:27:15   1892s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.052, REAL:0.044, MEM:6715.7M, EPOCH TIME: 1771223235.359574
[02/16 00:27:15   1892s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6715.7M, EPOCH TIME: 1771223235.359727
[02/16 00:27:15   1892s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6715.7M, EPOCH TIME: 1771223235.360004
[02/16 00:27:15   1892s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6715.7MB).
[02/16 00:27:15   1892s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.086, MEM:6715.7M, EPOCH TIME: 1771223235.369092
[02/16 00:27:15   1892s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6715.7M, EPOCH TIME: 1771223235.369191
[02/16 00:27:15   1892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:27:15   1892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:15   1892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:15   1892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:15   1892s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.299, REAL:0.075, MEM:6701.7M, EPOCH TIME: 1771223235.443741
[02/16 00:27:15   1892s] Effort level <high> specified for reg2reg path_group
[02/16 00:27:16   1896s] Info: IPO magic value 0x8769BEEF.
[02/16 00:27:16   1896s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/16 00:27:16   1896s]       SynthesisEngine workers will not check out additional licenses.
[02/16 00:27:46   1896s] **INFO: Using Advanced Metric Collection system.
[02/16 00:27:46   1896s] **optDesign ... cpu = 0:00:04, real = 0:00:31, mem = 3547.3M, totSessionCpu=0:31:36 **
[02/16 00:27:46   1896s] #optDebug: { P: 45 W: 6201 FE: standard PE: none LDR: 1}
[02/16 00:27:46   1896s] *** optDesign -postCTS ***
[02/16 00:27:46   1896s] DRC Margin: user margin 0.0; extra margin 0.2
[02/16 00:27:46   1896s] Hold Target Slack: user slack 0.02
[02/16 00:27:46   1896s] Setup Target Slack: user slack 0.02; extra slack 0.0
[02/16 00:27:46   1896s] setUsefulSkewMode -opt_skew_eco_route false
[02/16 00:27:46   1896s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/16 00:27:47   1896s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6701.7M, EPOCH TIME: 1771223267.091378
[02/16 00:27:47   1896s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:47   1896s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:47   1896s] 
[02/16 00:27:47   1896s] 
[02/16 00:27:47   1896s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:27:47   1896s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.100, REAL:0.194, MEM:6701.7M, EPOCH TIME: 1771223267.284913
[02/16 00:27:47   1896s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:27:47   1896s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:47   1896s] 
[02/16 00:27:47   1896s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:27:47   1896s] Deleting Lib Analyzer.
[02/16 00:27:47   1896s] 
[02/16 00:27:47   1896s] TimeStamp Deleting Cell Server End ...
[02/16 00:27:47   1896s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:27:47   1896s] 
[02/16 00:27:47   1896s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:27:47   1896s] Summary for sequential cells identification: 
[02/16 00:27:47   1896s]   Identified SBFF number: 34
[02/16 00:27:47   1896s]   Identified MBFF number: 0
[02/16 00:27:47   1896s]   Identified SB Latch number: 12
[02/16 00:27:47   1896s]   Identified MB Latch number: 0
[02/16 00:27:47   1896s]   Not identified SBFF number: 0
[02/16 00:27:47   1896s]   Not identified MBFF number: 0
[02/16 00:27:47   1896s]   Not identified SB Latch number: 0
[02/16 00:27:47   1896s]   Not identified MB Latch number: 0
[02/16 00:27:47   1896s]   Number of sequential cells which are not FFs: 20
[02/16 00:27:47   1896s]  Visiting view : view_tt
[02/16 00:27:47   1896s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:27:47   1896s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:27:47   1896s]  Visiting view : view_tt
[02/16 00:27:47   1896s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:27:47   1896s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:27:47   1896s] TLC MultiMap info (StdDelay):
[02/16 00:27:47   1896s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:27:47   1896s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:27:47   1896s]  Setting StdDelay to: 6.1ps
[02/16 00:27:47   1896s] 
[02/16 00:27:47   1896s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:27:48   1897s] 
[02/16 00:27:48   1897s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:27:48   1897s] 
[02/16 00:27:48   1897s] TimeStamp Deleting Cell Server End ...
[02/16 00:27:48   1897s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6701.7M, EPOCH TIME: 1771223268.733392
[02/16 00:27:48   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:48   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:48   1897s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:27:48   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:48   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:48   1897s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:6701.7M, EPOCH TIME: 1771223268.733825
[02/16 00:27:48   1897s] Start to check current routing status for nets...
[02/16 00:27:49   1897s] All nets are already routed correctly.
[02/16 00:27:49   1897s] End to check current routing status for nets (mem=6701.7M)
[02/16 00:27:49   1897s] 
[02/16 00:27:49   1897s] Creating Lib Analyzer ...
[02/16 00:27:49   1897s] 
[02/16 00:27:49   1897s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:27:49   1897s] Summary for sequential cells identification: 
[02/16 00:27:49   1897s]   Identified SBFF number: 34
[02/16 00:27:49   1897s]   Identified MBFF number: 0
[02/16 00:27:49   1897s]   Identified SB Latch number: 12
[02/16 00:27:49   1897s]   Identified MB Latch number: 0
[02/16 00:27:49   1897s]   Not identified SBFF number: 0
[02/16 00:27:49   1897s]   Not identified MBFF number: 0
[02/16 00:27:49   1897s]   Not identified SB Latch number: 0
[02/16 00:27:49   1897s]   Not identified MB Latch number: 0
[02/16 00:27:49   1897s]   Number of sequential cells which are not FFs: 20
[02/16 00:27:49   1897s]  Visiting view : view_tt
[02/16 00:27:49   1897s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:27:49   1897s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:27:49   1897s]  Visiting view : view_tt
[02/16 00:27:49   1897s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:27:49   1897s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:27:49   1897s] TLC MultiMap info (StdDelay):
[02/16 00:27:49   1897s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:27:49   1897s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:27:49   1897s]  Setting StdDelay to: 6.1ps
[02/16 00:27:49   1897s] 
[02/16 00:27:49   1897s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:27:50   1898s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:27:50   1898s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:27:50   1898s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:27:50   1898s] 
[02/16 00:27:50   1898s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:27:51   1899s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:40 mem=6701.7M
[02/16 00:27:51   1899s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:40 mem=6701.7M
[02/16 00:27:51   1899s] Creating Lib Analyzer, finished. 
[02/16 00:27:51   1899s] #optDebug: Start CG creation (mem=6701.7M)
[02/16 00:27:51   1899s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:27:52   1900s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:27:52   1900s] ToF 286.8157um
[02/16 00:27:52   1900s] (cpu=0:00:00.9, mem=6701.7M)
[02/16 00:27:52   1900s]  ...processing cgPrt (cpu=0:00:00.9, mem=6701.7M)
[02/16 00:27:52   1900s]  ...processing cgEgp (cpu=0:00:00.9, mem=6701.7M)
[02/16 00:27:52   1900s]  ...processing cgPbk (cpu=0:00:00.9, mem=6701.7M)
[02/16 00:27:52   1900s]  ...processing cgNrb(cpu=0:00:00.9, mem=6701.7M)
[02/16 00:27:52   1900s]  ...processing cgObs (cpu=0:00:00.9, mem=6701.7M)
[02/16 00:27:52   1900s]  ...processing cgCon (cpu=0:00:00.9, mem=6701.7M)
[02/16 00:27:52   1900s]  ...processing cgPdm (cpu=0:00:00.9, mem=6701.7M)
[02/16 00:27:52   1900s] #optDebug: Finish CG creation (cpu=0:00:00.9, mem=6701.7M)
[02/16 00:27:55   1902s] Compute RC Scale Done ...
[02/16 00:27:55   1902s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:27:55   1902s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:55   1902s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:55   1903s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6701.7M, EPOCH TIME: 1771223275.211614
[02/16 00:27:55   1903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:55   1903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:55   1903s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6701.7M, EPOCH TIME: 1771223275.213719
[02/16 00:27:55   1903s] Max number of tech site patterns supported in site array is 256.
[02/16 00:27:55   1903s] Core basic site is asap7sc7p5t
[02/16 00:27:55   1903s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:27:55   1903s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:27:55   1903s] Fast DP-INIT is on for default
[02/16 00:27:55   1903s] Atter site array init, number of instance map data is 0.
[02/16 00:27:55   1903s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.059, REAL:0.038, MEM:6701.7M, EPOCH TIME: 1771223275.252029
[02/16 00:27:55   1903s] 
[02/16 00:27:55   1903s] 
[02/16 00:27:55   1903s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:27:55   1903s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.083, REAL:0.062, MEM:6701.7M, EPOCH TIME: 1771223275.273767
[02/16 00:27:55   1903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:27:55   1903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:27:55   1903s] Starting delay calculation for Setup views
[02/16 00:27:55   1903s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:27:55   1903s] #################################################################################
[02/16 00:27:55   1903s] # Design Stage: PreRoute
[02/16 00:27:55   1903s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:27:55   1903s] # Design Mode: 45nm
[02/16 00:27:55   1903s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:27:55   1903s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:27:55   1903s] # Signoff Settings: SI Off 
[02/16 00:27:55   1903s] #################################################################################
[02/16 00:27:56   1906s] Calculate delays in Single mode...
[02/16 00:27:56   1907s] Topological Sorting (REAL = 0:00:00.0, MEM = 6699.7M, InitMEM = 6699.7M)
[02/16 00:27:56   1907s] Start delay calculation (fullDC) (8 T). (MEM=3632.64)
[02/16 00:27:56   1907s] End AAE Lib Interpolated Model. (MEM=3644.171875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:28:01   1935s] Total number of fetched objects 35556
[02/16 00:28:01   1936s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[02/16 00:28:01   1936s] End delay calculation. (MEM=3668.44 CPU=0:00:26.1 REAL=0:00:04.0)
[02/16 00:28:01   1936s] End delay calculation (fullDC). (MEM=3668.44 CPU=0:00:29.8 REAL=0:00:05.0)
[02/16 00:28:01   1936s] *** CDM Built up (cpu=0:00:33.5  real=0:00:06.0  mem= 6679.2M) ***
[02/16 00:28:04   1949s] *** Done Building Timing Graph (cpu=0:00:46.7 real=0:00:09.0 totSessionCpu=0:32:30 mem=6679.2M)
[02/16 00:28:04   1951s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.036  | -0.036  | -0.015  |
|           TNS (ns):| -0.303  | -0.288  | -0.015  |
|    Violating Paths:|   22    |   21    |    1    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.002   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.955%
------------------------------------------------------------------

[02/16 00:28:04   1951s] **optDesign ... cpu = 0:01:00, real = 0:00:49, mem = 3625.4M, totSessionCpu=0:32:32 **
[02/16 00:28:04   1951s] Begin: Collecting metrics
[02/16 00:28:04   1952s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.036 | -0.036 |  -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
 ------------------------------------------------------------------------------------------------ 
[02/16 00:28:05   1952s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3630.2M, current mem=3625.4M)

[02/16 00:28:05   1952s] End: Collecting metrics
[02/16 00:28:05   1952s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:01:00.2/0:00:49.8 (1.2), totSession cpu/real = 0:32:32.2/0:10:55.8 (3.0), mem = 6711.2M
[02/16 00:28:05   1952s] 
[02/16 00:28:05   1952s] =============================================================================================
[02/16 00:28:05   1952s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.14-s088_1
[02/16 00:28:05   1952s] =============================================================================================
[02/16 00:28:05   1952s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:28:05   1952s] ---------------------------------------------------------------------------------------------
[02/16 00:28:05   1952s] [ ViewPruning            ]      2   0:00:00.4  (   0.9 % )     0:00:01.5 /  0:00:09.4    6.3
[02/16 00:28:05   1952s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.3 % )     0:00:09.6 /  0:00:49.0    5.1
[02/16 00:28:05   1952s] [ MetricReport           ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:28:05   1952s] [ DrvReport              ]      1   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:01.4    2.8
[02/16 00:28:05   1952s] [ CellServerInit         ]      2   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.2    0.5
[02/16 00:28:05   1952s] [ LibAnalyzerInit        ]      1   0:00:02.2  (   4.4 % )     0:00:02.2 /  0:00:01.9    0.9
[02/16 00:28:05   1952s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:05   1952s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.0    0.8
[02/16 00:28:05   1952s] [ ChannelGraphInit       ]      1   0:00:01.1  (   2.3 % )     0:00:01.1 /  0:00:00.9    0.8
[02/16 00:28:05   1952s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:05   1952s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:28:05   1952s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   1.0 % )     0:00:08.8 /  0:00:46.7    5.3
[02/16 00:28:05   1952s] [ FullDelayCalc          ]      1   0:00:06.3  (  12.6 % )     0:00:06.3 /  0:00:33.5    5.4
[02/16 00:28:05   1952s] [ TimingUpdate           ]      2   0:00:01.6  (   3.1 % )     0:00:01.6 /  0:00:10.1    6.5
[02/16 00:28:05   1952s] [ TimingReport           ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.7    3.1
[02/16 00:28:05   1952s] [ MISC                   ]          0:00:36.2  (  72.6 % )     0:00:36.2 /  0:00:07.8    0.2
[02/16 00:28:05   1952s] ---------------------------------------------------------------------------------------------
[02/16 00:28:05   1952s]  InitOpt #1 TOTAL                   0:00:49.8  ( 100.0 % )     0:00:49.8 /  0:01:00.2    1.2
[02/16 00:28:05   1952s] ---------------------------------------------------------------------------------------------
[02/16 00:28:05   1952s] ** INFO : this run is activating low effort ccoptDesign flow
[02/16 00:28:05   1952s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:28:05   1952s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:32:32 mem=6711.2M
[02/16 00:28:05   1952s] OPERPROF: Starting DPlace-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223285.053768
[02/16 00:28:05   1952s] Processing tracks to init pin-track alignment.
[02/16 00:28:05   1952s] z: 1, totalTracks: 0
[02/16 00:28:05   1952s] z: 3, totalTracks: 1
[02/16 00:28:05   1952s] z: 5, totalTracks: 1
[02/16 00:28:05   1952s] z: 7, totalTracks: 1
[02/16 00:28:05   1952s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:28:05   1952s] #spOpts: rpCkHalo=4 
[02/16 00:28:05   1952s] Initializing Route Infrastructure for color support ...
[02/16 00:28:05   1952s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223285.054194
[02/16 00:28:05   1952s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6711.2M, EPOCH TIME: 1771223285.054913
[02/16 00:28:05   1952s] Route Infrastructure Initialized for color support successfully.
[02/16 00:28:05   1952s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223285.087591
[02/16 00:28:05   1952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:05   1952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:05   1952s] 
[02/16 00:28:05   1952s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:28:05   1952s] 
[02/16 00:28:05   1952s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:05   1952s] 
[02/16 00:28:05   1952s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:28:05   1952s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.047, REAL:0.040, MEM:6711.2M, EPOCH TIME: 1771223285.127611
[02/16 00:28:05   1952s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6711.2M, EPOCH TIME: 1771223285.127783
[02/16 00:28:05   1952s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6711.2M, EPOCH TIME: 1771223285.128049
[02/16 00:28:05   1952s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6711.2MB).
[02/16 00:28:05   1952s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.083, MEM:6711.2M, EPOCH TIME: 1771223285.137181
[02/16 00:28:05   1952s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:32:32 mem=6711.2M
[02/16 00:28:05   1952s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6711.2M, EPOCH TIME: 1771223285.217721
[02/16 00:28:05   1952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:05   1952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:05   1952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:05   1952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:05   1952s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.236, REAL:0.050, MEM:6711.2M, EPOCH TIME: 1771223285.267272
[02/16 00:28:05   1952s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/16 00:28:05   1952s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/16 00:28:07   1966s] #optDebug: fT-E <X 2 0 0 1>
[02/16 00:28:07   1966s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[02/16 00:28:08   1969s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -30.5 -useBottleneckAnalyzer -drvRatio 0.4
[02/16 00:28:08   1969s] Begin: GigaOpt Route Type Constraints Refinement
[02/16 00:28:08   1969s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:32:49.1/0:10:59.3 (3.0), mem = 6679.2M
[02/16 00:28:08   1969s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.12
[02/16 00:28:08   1969s] ### Creating RouteCongInterface, started
[02/16 00:28:08   1969s] {MMLU 85 85 35556}
[02/16 00:28:08   1969s] [oiLAM] Zs 7, 11
[02/16 00:28:08   1969s] ### Creating LA Mngr. totSessionCpu=0:32:49 mem=6679.2M
[02/16 00:28:08   1969s] ### Creating LA Mngr, finished. totSessionCpu=0:32:49 mem=6679.2M
[02/16 00:28:08   1969s] 
[02/16 00:28:08   1969s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:28:08   1969s] 
[02/16 00:28:08   1969s] #optDebug: {0, 1.000}
[02/16 00:28:08   1969s] ### Creating RouteCongInterface, finished
[02/16 00:28:08   1969s] Updated routing constraints on 0 nets.
[02/16 00:28:08   1969s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.12
[02/16 00:28:08   1969s] Bottom Preferred Layer:
[02/16 00:28:08   1969s] +-----------+------------+----------+
[02/16 00:28:08   1969s] |   Layer   |    CLK     |   Rule   |
[02/16 00:28:08   1969s] +-----------+------------+----------+
[02/16 00:28:08   1969s] | M3 (z=3)  |         85 | default  |
[02/16 00:28:08   1969s] +-----------+------------+----------+
[02/16 00:28:08   1969s] Via Pillar Rule:
[02/16 00:28:08   1969s]     None
[02/16 00:28:08   1969s] Finished writing unified metrics of routing constraints.
[02/16 00:28:08   1969s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.2), totSession cpu/real = 0:32:49.4/0:10:59.6 (3.0), mem = 6711.2M
[02/16 00:28:08   1969s] 
[02/16 00:28:08   1969s] =============================================================================================
[02/16 00:28:08   1969s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.14-s088_1
[02/16 00:28:08   1969s] =============================================================================================
[02/16 00:28:08   1969s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:28:08   1969s] ---------------------------------------------------------------------------------------------
[02/16 00:28:08   1969s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  95.0 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:28:08   1969s] [ MISC                   ]          0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.1    4.0
[02/16 00:28:08   1969s] ---------------------------------------------------------------------------------------------
[02/16 00:28:08   1969s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.2
[02/16 00:28:08   1969s] ---------------------------------------------------------------------------------------------
[02/16 00:28:08   1969s] End: GigaOpt Route Type Constraints Refinement
[02/16 00:28:08   1969s] Begin: Collecting metrics
[02/16 00:28:08   1969s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    -0.036 | -0.036 |  -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement |           |        |     |             | 0:00:00  |        6711 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[02/16 00:28:09   1969s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3631.0M, current mem=3631.0M)

[02/16 00:28:09   1969s] End: Collecting metrics
[02/16 00:28:09   1969s] Deleting Lib Analyzer.
[02/16 00:28:09   1969s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:32:49.7/0:10:59.8 (3.0), mem = 6711.2M
[02/16 00:28:09   1969s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:28:09   1969s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:28:09   1969s] ### Creating LA Mngr. totSessionCpu=0:32:50 mem=6711.2M
[02/16 00:28:09   1969s] ### Creating LA Mngr, finished. totSessionCpu=0:32:50 mem=6711.2M
[02/16 00:28:09   1969s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/16 00:28:09   1969s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.13
[02/16 00:28:09   1969s] 
[02/16 00:28:09   1969s] Creating Lib Analyzer ...
[02/16 00:28:09   1970s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:28:09   1970s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:28:09   1970s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:28:09   1970s] 
[02/16 00:28:09   1970s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:28:09   1970s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:32:51 mem=6711.2M
[02/16 00:28:09   1970s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:32:51 mem=6711.2M
[02/16 00:28:09   1970s] Creating Lib Analyzer, finished. 
[02/16 00:28:10   1970s] 
[02/16 00:28:10   1970s] Active Setup views: view_tt 
[02/16 00:28:10   1970s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223290.291579
[02/16 00:28:10   1970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:10   1970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:10   1970s] 
[02/16 00:28:10   1970s] 
[02/16 00:28:10   1970s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:10   1970s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.036, REAL:0.031, MEM:6711.2M, EPOCH TIME: 1771223290.322245
[02/16 00:28:10   1971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:10   1971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:10   1971s] [oiPhyDebug] optDemand 1165952102400.00, spDemand 1165952102400.00.
[02/16 00:28:10   1971s] InstCnt mismatch: prevInstCnt = 32532, ttlInstCnt = 33501
[02/16 00:28:10   1971s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33501
[02/16 00:28:10   1971s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:28:10   1971s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:32:51 mem=6711.2M
[02/16 00:28:10   1971s] OPERPROF: Starting DPlace-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223290.343388
[02/16 00:28:10   1971s] Processing tracks to init pin-track alignment.
[02/16 00:28:10   1971s] z: 1, totalTracks: 0
[02/16 00:28:10   1971s] z: 3, totalTracks: 1
[02/16 00:28:10   1971s] z: 5, totalTracks: 1
[02/16 00:28:10   1971s] z: 7, totalTracks: 1
[02/16 00:28:10   1971s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:28:10   1971s] #spOpts: rpCkHalo=4 
[02/16 00:28:10   1971s] Initializing Route Infrastructure for color support ...
[02/16 00:28:10   1971s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223290.343629
[02/16 00:28:10   1971s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6711.2M, EPOCH TIME: 1771223290.344270
[02/16 00:28:10   1971s] Route Infrastructure Initialized for color support successfully.
[02/16 00:28:10   1971s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223290.366686
[02/16 00:28:10   1971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:10   1971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:10   1971s] 
[02/16 00:28:10   1971s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:28:10   1971s] 
[02/16 00:28:10   1971s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:10   1971s] 
[02/16 00:28:10   1971s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:28:10   1971s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.034, REAL:0.030, MEM:6711.2M, EPOCH TIME: 1771223290.396625
[02/16 00:28:10   1971s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6711.2M, EPOCH TIME: 1771223290.396721
[02/16 00:28:10   1971s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6711.2M, EPOCH TIME: 1771223290.396886
[02/16 00:28:10   1971s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6711.2MB).
[02/16 00:28:10   1971s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.062, MEM:6711.2M, EPOCH TIME: 1771223290.405280
[02/16 00:28:10   1971s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:28:10   1971s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33501
[02/16 00:28:10   1971s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:32:52 mem=6711.2M
[02/16 00:28:10   1971s] ### Creating RouteCongInterface, started
[02/16 00:28:10   1971s] 
[02/16 00:28:10   1971s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:28:10   1971s] 
[02/16 00:28:10   1971s] #optDebug: {0, 1.000}
[02/16 00:28:10   1971s] ### Creating RouteCongInterface, finished
[02/16 00:28:10   1971s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:10   1971s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:10   1971s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:10   1971s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:10   1971s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:10   1971s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:10   1971s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:10   1971s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:11   1971s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6839.2M, EPOCH TIME: 1771223291.028601
[02/16 00:28:11   1971s] Found 0 hard placement blockage before merging.
[02/16 00:28:11   1971s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6839.2M, EPOCH TIME: 1771223291.029349
[02/16 00:28:11   1972s] 
[02/16 00:28:11   1972s] Netlist preparation processing... 
[02/16 00:28:11   1972s] Removed 0 instance
[02/16 00:28:11   1972s] *info: Marking 0 isolation instances dont touch
[02/16 00:28:11   1972s] *info: Marking 0 level shifter instances dont touch
[02/16 00:28:11   1973s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:28:11   1973s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33501
[02/16 00:28:11   1973s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6711.2M, EPOCH TIME: 1771223291.577820
[02/16 00:28:11   1973s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33501).
[02/16 00:28:11   1973s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:11   1973s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:11   1973s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:11   1973s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.270, REAL:0.065, MEM:6711.2M, EPOCH TIME: 1771223291.642611
[02/16 00:28:11   1973s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.13
[02/16 00:28:11   1973s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.8/0:00:02.6 (1.5), totSession cpu/real = 0:32:53.5/0:11:02.4 (3.0), mem = 6711.2M
[02/16 00:28:11   1973s] 
[02/16 00:28:11   1973s] =============================================================================================
[02/16 00:28:11   1973s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.14-s088_1
[02/16 00:28:11   1973s] =============================================================================================
[02/16 00:28:11   1973s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:28:11   1973s] ---------------------------------------------------------------------------------------------
[02/16 00:28:11   1973s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  26.9 % )     0:00:00.7 /  0:00:00.7    1.1
[02/16 00:28:11   1973s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:11   1973s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.1 % )     0:00:00.3 /  0:00:00.5    1.7
[02/16 00:28:11   1973s] [ PlacerPlacementInit    ]      1   0:00:00.3  (  10.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:28:11   1973s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.4    1.2
[02/16 00:28:11   1973s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:11   1973s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.9    5.0
[02/16 00:28:11   1973s] [ IncrDelayCalc          ]      3   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.8    5.4
[02/16 00:28:11   1973s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:28:11   1973s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:11   1973s] [ MISC                   ]          0:00:00.8  (  31.6 % )     0:00:00.8 /  0:00:01.0    1.3
[02/16 00:28:11   1973s] ---------------------------------------------------------------------------------------------
[02/16 00:28:11   1973s]  SimplifyNetlist #1 TOTAL           0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:03.8    1.5
[02/16 00:28:11   1973s] ---------------------------------------------------------------------------------------------
[02/16 00:28:11   1973s] Begin: Collecting metrics
[02/16 00:28:11   1973s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    -0.036 | -0.036 |  -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement |           |        |     |             | 0:00:00  |        6711 |      |     |
| simplify_netlist      |           |        |     |             | 0:00:02  |        6711 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[02/16 00:28:11   1973s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3633.8M, current mem=3623.4M)

[02/16 00:28:11   1973s] End: Collecting metrics
[02/16 00:28:11   1973s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:32:53.7/0:11:02.7 (3.0), mem = 6711.2M
[02/16 00:28:11   1973s] *** Starting optimizing excluded clock nets MEM= 6711.2M) ***
[02/16 00:28:11   1973s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6711.2M) ***
[02/16 00:28:11   1973s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:53.7/0:11:02.7 (3.0), mem = 6711.2M
[02/16 00:28:11   1973s] 
[02/16 00:28:11   1973s] =============================================================================================
[02/16 00:28:11   1973s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 23.14-s088_1
[02/16 00:28:11   1973s] =============================================================================================
[02/16 00:28:11   1973s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:28:11   1973s] ---------------------------------------------------------------------------------------------
[02/16 00:28:11   1973s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:11   1973s] ---------------------------------------------------------------------------------------------
[02/16 00:28:11   1973s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:11   1973s] ---------------------------------------------------------------------------------------------
[02/16 00:28:11   1973s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:32:53.7/0:11:02.7 (3.0), mem = 6711.2M
[02/16 00:28:11   1973s] *** Starting optimizing excluded clock nets MEM= 6711.2M) ***
[02/16 00:28:11   1973s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6711.2M) ***
[02/16 00:28:11   1973s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (10.9), totSession cpu/real = 0:32:53.7/0:11:02.7 (3.0), mem = 6711.2M
[02/16 00:28:11   1973s] 
[02/16 00:28:11   1973s] =============================================================================================
[02/16 00:28:11   1973s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 23.14-s088_1
[02/16 00:28:11   1973s] =============================================================================================
[02/16 00:28:11   1973s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:28:11   1973s] ---------------------------------------------------------------------------------------------
[02/16 00:28:11   1973s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:11   1973s] ---------------------------------------------------------------------------------------------
[02/16 00:28:11   1973s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:11   1973s] ---------------------------------------------------------------------------------------------
[02/16 00:28:11   1973s] Begin: Collecting metrics
[02/16 00:28:12   1973s] 
 -------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 | -0.036 |  -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |        |     |             | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |        |     |             | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |        |     |             | 0:00:01  |        6711 |      |     |
 -------------------------------------------------------------------------------------------------------- 
[02/16 00:28:12   1974s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3623.5M, current mem=3623.5M)

[02/16 00:28:12   1974s] End: Collecting metrics
[02/16 00:28:12   1974s] Info: Done creating the CCOpt slew target map.
[02/16 00:28:12   1974s] Begin: GigaOpt high fanout net optimization
[02/16 00:28:12   1974s] GigaOpt HFN: use maxLocalDensity 1.2
[02/16 00:28:12   1974s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/16 00:28:12   1974s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:32:54.1/0:11:03.0 (3.0), mem = 6711.2M
[02/16 00:28:12   1974s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:28:12   1974s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:28:12   1974s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.14
[02/16 00:28:12   1974s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:28:12   1974s] 
[02/16 00:28:12   1974s] Active Setup views: view_tt 
[02/16 00:28:12   1974s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223292.764394
[02/16 00:28:12   1974s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:12   1974s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:12   1974s] 
[02/16 00:28:12   1974s] 
[02/16 00:28:12   1974s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:12   1974s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.040, REAL:0.035, MEM:6711.2M, EPOCH TIME: 1771223292.799117
[02/16 00:28:12   1974s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:12   1974s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:12   1974s] [oiPhyDebug] optDemand 1165952102400.00, spDemand 1165952102400.00.
[02/16 00:28:12   1974s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33501
[02/16 00:28:12   1974s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/16 00:28:12   1974s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:32:55 mem=6711.2M
[02/16 00:28:12   1974s] OPERPROF: Starting DPlace-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223292.818375
[02/16 00:28:12   1974s] Processing tracks to init pin-track alignment.
[02/16 00:28:12   1974s] z: 1, totalTracks: 0
[02/16 00:28:12   1974s] z: 3, totalTracks: 1
[02/16 00:28:12   1974s] z: 5, totalTracks: 1
[02/16 00:28:12   1974s] z: 7, totalTracks: 1
[02/16 00:28:12   1974s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:28:12   1974s] #spOpts: rpCkHalo=4 
[02/16 00:28:12   1974s] Initializing Route Infrastructure for color support ...
[02/16 00:28:12   1974s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223292.818654
[02/16 00:28:12   1974s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6711.2M, EPOCH TIME: 1771223292.819241
[02/16 00:28:12   1974s] Route Infrastructure Initialized for color support successfully.
[02/16 00:28:12   1974s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223292.845927
[02/16 00:28:12   1974s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:12   1974s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:12   1974s] 
[02/16 00:28:12   1974s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:28:12   1974s] 
[02/16 00:28:12   1974s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:12   1974s] 
[02/16 00:28:12   1974s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:28:12   1974s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.039, REAL:0.034, MEM:6711.2M, EPOCH TIME: 1771223292.879517
[02/16 00:28:12   1974s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6711.2M, EPOCH TIME: 1771223292.879626
[02/16 00:28:12   1974s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6711.2M, EPOCH TIME: 1771223292.879878
[02/16 00:28:12   1974s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6711.2MB).
[02/16 00:28:12   1974s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.072, MEM:6711.2M, EPOCH TIME: 1771223292.889922
[02/16 00:28:12   1974s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:28:13   1975s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33501
[02/16 00:28:13   1975s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:32:55 mem=6711.2M
[02/16 00:28:13   1975s] ### Creating RouteCongInterface, started
[02/16 00:28:13   1975s] 
[02/16 00:28:13   1975s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/16 00:28:13   1975s] 
[02/16 00:28:13   1975s] #optDebug: {0, 1.000}
[02/16 00:28:13   1975s] ### Creating RouteCongInterface, finished
[02/16 00:28:13   1975s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:13   1975s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:13   1975s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:13   1975s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:13   1975s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:13   1975s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:13   1975s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:13   1975s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:13   1977s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:28:14   1977s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:28:14   1977s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:28:14   1978s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:28:14   1978s] AoF 799.1053um
[02/16 00:28:14   1978s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:28:14   1978s] Total-nets :: 33911, Stn-nets :: 4, ratio :: 0.0117956 %, Total-len 592716, Stn-len 774.88
[02/16 00:28:14   1978s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33501
[02/16 00:28:14   1978s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6711.2M, EPOCH TIME: 1771223294.258370
[02/16 00:28:14   1978s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:14   1978s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:14   1978s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:14   1978s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:14   1978s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.231, REAL:0.058, MEM:6711.2M, EPOCH TIME: 1771223294.316369
[02/16 00:28:14   1978s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.14
[02/16 00:28:14   1978s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.4/0:00:02.1 (2.1), totSession cpu/real = 0:32:58.5/0:11:05.1 (3.0), mem = 6711.2M
[02/16 00:28:14   1978s] 
[02/16 00:28:14   1978s] =============================================================================================
[02/16 00:28:14   1978s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.14-s088_1
[02/16 00:28:14   1978s] =============================================================================================
[02/16 00:28:14   1978s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:28:14   1978s] ---------------------------------------------------------------------------------------------
[02/16 00:28:14   1978s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:14   1978s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.5    2.1
[02/16 00:28:14   1978s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  12.8 % )     0:00:00.3 /  0:00:00.3    1.2
[02/16 00:28:14   1978s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:14   1978s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:14   1978s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:28:14   1978s] [ MISC                   ]          0:00:01.6  (  75.9 % )     0:00:01.6 /  0:00:03.6    2.3
[02/16 00:28:14   1978s] ---------------------------------------------------------------------------------------------
[02/16 00:28:14   1978s]  DrvOpt #1 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:04.4    2.1
[02/16 00:28:14   1978s] ---------------------------------------------------------------------------------------------
[02/16 00:28:14   1978s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/16 00:28:14   1978s] End: GigaOpt high fanout net optimization
[02/16 00:28:14   1979s] Deleting Lib Analyzer.
[02/16 00:28:14   1979s] Begin: GigaOpt DRV Optimization
[02/16 00:28:14   1979s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[02/16 00:28:14   1979s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/16 00:28:14   1979s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:32:59.2/0:11:05.5 (3.0), mem = 6711.2M
[02/16 00:28:14   1979s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:28:14   1979s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:28:14   1979s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.15
[02/16 00:28:14   1979s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:28:14   1979s] 
[02/16 00:28:14   1979s] Creating Lib Analyzer ...
[02/16 00:28:15   1979s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:28:15   1979s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:28:15   1979s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:28:15   1979s] 
[02/16 00:28:15   1979s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:28:15   1980s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:00 mem=6711.2M
[02/16 00:28:15   1980s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:00 mem=6711.2M
[02/16 00:28:15   1980s] Creating Lib Analyzer, finished. 
[02/16 00:28:16   1980s] 
[02/16 00:28:16   1980s] Active Setup views: view_tt 
[02/16 00:28:16   1980s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223296.099101
[02/16 00:28:16   1980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:16   1980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:16   1980s] 
[02/16 00:28:16   1980s] 
[02/16 00:28:16   1980s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:16   1980s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.053, REAL:0.042, MEM:6711.2M, EPOCH TIME: 1771223296.141149
[02/16 00:28:16   1980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:16   1980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:16   1980s] [oiPhyDebug] optDemand 1165952102400.00, spDemand 1165952102400.00.
[02/16 00:28:16   1980s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33501
[02/16 00:28:16   1980s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:28:16   1980s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:33:01 mem=6711.2M
[02/16 00:28:16   1980s] OPERPROF: Starting DPlace-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223296.167217
[02/16 00:28:16   1980s] Processing tracks to init pin-track alignment.
[02/16 00:28:16   1980s] z: 1, totalTracks: 0
[02/16 00:28:16   1980s] z: 3, totalTracks: 1
[02/16 00:28:16   1980s] z: 5, totalTracks: 1
[02/16 00:28:16   1980s] z: 7, totalTracks: 1
[02/16 00:28:16   1980s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:28:16   1980s] #spOpts: rpCkHalo=4 
[02/16 00:28:16   1980s] Initializing Route Infrastructure for color support ...
[02/16 00:28:16   1980s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223296.167566
[02/16 00:28:16   1980s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6711.2M, EPOCH TIME: 1771223296.168303
[02/16 00:28:16   1980s] Route Infrastructure Initialized for color support successfully.
[02/16 00:28:16   1980s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223296.204051
[02/16 00:28:16   1980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:16   1980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:16   1980s] 
[02/16 00:28:16   1980s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:28:16   1980s] 
[02/16 00:28:16   1980s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:16   1980s] 
[02/16 00:28:16   1980s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:28:16   1980s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.053, REAL:0.043, MEM:6711.2M, EPOCH TIME: 1771223296.247485
[02/16 00:28:16   1980s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6711.2M, EPOCH TIME: 1771223296.247654
[02/16 00:28:16   1980s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6711.2M, EPOCH TIME: 1771223296.247914
[02/16 00:28:16   1980s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6711.2MB).
[02/16 00:28:16   1980s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.092, MEM:6711.2M, EPOCH TIME: 1771223296.259547
[02/16 00:28:16   1980s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:28:16   1981s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33501
[02/16 00:28:16   1981s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:33:01 mem=6711.2M
[02/16 00:28:16   1981s] ### Creating RouteCongInterface, started
[02/16 00:28:16   1981s] 
[02/16 00:28:16   1981s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/16 00:28:16   1981s] 
[02/16 00:28:16   1981s] #optDebug: {0, 1.000}
[02/16 00:28:16   1981s] ### Creating RouteCongInterface, finished
[02/16 00:28:16   1981s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:16   1981s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:16   1981s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:16   1981s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:16   1981s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:16   1981s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:16   1981s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:16   1981s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:17   1984s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:28:17   1984s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:28:17   1984s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:28:17   1984s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:28:17   1984s] AoF 799.1053um
[02/16 00:28:17   1984s] [GPS-DRV] Optimizer inputs ============================= 
[02/16 00:28:17   1984s] [GPS-DRV] drvFixingStage: Small Scale
[02/16 00:28:17   1984s] [GPS-DRV] costLowerBound: 0.1
[02/16 00:28:17   1984s] [GPS-DRV] setupTNSCost  : 3
[02/16 00:28:17   1984s] [GPS-DRV] maxIter       : 3
[02/16 00:28:17   1984s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/16 00:28:17   1984s] [GPS-DRV] Optimizer parameters ============================= 
[02/16 00:28:17   1984s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/16 00:28:17   1984s] [GPS-DRV] maxDensity (design): 0.95
[02/16 00:28:17   1984s] [GPS-DRV] maxLocalDensity: 0.98
[02/16 00:28:17   1984s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/16 00:28:17   1984s] [GPS-DRV] Dflt RT Characteristic Length 479.495um AoF 799.105um x 1
[02/16 00:28:17   1984s] [GPS-DRV] isCPECostingOn: false
[02/16 00:28:17   1984s] [GPS-DRV] All active and enabled setup views
[02/16 00:28:17   1984s] [GPS-DRV]     view_tt
[02/16 00:28:17   1984s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:28:17   1984s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:28:17   1984s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/16 00:28:17   1984s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/16 00:28:17   1984s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/16 00:28:17   1984s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6839.2M, EPOCH TIME: 1771223297.776102
[02/16 00:28:17   1984s] Found 0 hard placement blockage before merging.
[02/16 00:28:17   1984s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6839.2M, EPOCH TIME: 1771223297.776728
[02/16 00:28:18   1984s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[02/16 00:28:18   1984s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/16 00:28:18   1984s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:28:18   1984s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/16 00:28:18   1984s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:28:18   1984s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/16 00:28:18   1984s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:28:18   1985s] Info: violation cost 23.963703 (cap = 2.555888, tran = 21.407816, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:28:18   1985s] |    13|   478|    -0.03|    27|    27|    -0.01|     0|     0|     0|     0|    -0.04|    -0.30|       0|       0|       0| 56.96%|          |         |
[02/16 00:28:19   1990s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:28:19   1990s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -0.29|      30|       2|      23| 56.98%| 0:00:01.0|  6919.3M|
[02/16 00:28:19   1990s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:28:19   1990s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -0.29|       0|       0|       0| 56.98%| 0:00:00.0|  6919.3M|
[02/16 00:28:19   1990s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:28:19   1990s] Bottom Preferred Layer:
[02/16 00:28:19   1990s] +-----------+------------+----------+
[02/16 00:28:19   1990s] |   Layer   |    CLK     |   Rule   |
[02/16 00:28:19   1990s] +-----------+------------+----------+
[02/16 00:28:19   1990s] | M3 (z=3)  |         85 | default  |
[02/16 00:28:19   1990s] +-----------+------------+----------+
[02/16 00:28:19   1990s] Via Pillar Rule:
[02/16 00:28:19   1990s]     None
[02/16 00:28:19   1990s] Finished writing unified metrics of routing constraints.
[02/16 00:28:19   1990s] 
[02/16 00:28:19   1990s] *** Finish DRV Fixing (cpu=0:00:06.3 real=0:00:02.0 mem=6919.3M) ***
[02/16 00:28:19   1990s] 
[02/16 00:28:19   1990s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6919.3M, EPOCH TIME: 1771223299.541952
[02/16 00:28:19   1990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33533).
[02/16 00:28:19   1990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:19   1991s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:19   1991s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:19   1991s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.284, REAL:0.068, MEM:6919.3M, EPOCH TIME: 1771223299.609895
[02/16 00:28:19   1991s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6919.3M, EPOCH TIME: 1771223299.617416
[02/16 00:28:19   1991s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223299.617603
[02/16 00:28:19   1991s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6919.3M, EPOCH TIME: 1771223299.617908
[02/16 00:28:19   1991s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223299.618653
[02/16 00:28:19   1991s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6919.3M, EPOCH TIME: 1771223299.648555
[02/16 00:28:19   1991s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:19   1991s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:19   1991s] 
[02/16 00:28:19   1991s] 
[02/16 00:28:19   1991s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:19   1991s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.047, REAL:0.040, MEM:6919.3M, EPOCH TIME: 1771223299.688695
[02/16 00:28:19   1991s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6919.3M, EPOCH TIME: 1771223299.688829
[02/16 00:28:19   1991s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6919.3M, EPOCH TIME: 1771223299.689030
[02/16 00:28:19   1991s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:6919.3M, EPOCH TIME: 1771223299.697737
[02/16 00:28:19   1991s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223299.698484
[02/16 00:28:19   1991s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.088, REAL:0.081, MEM:6919.3M, EPOCH TIME: 1771223299.698663
[02/16 00:28:19   1991s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.088, REAL:0.081, MEM:6919.3M, EPOCH TIME: 1771223299.698716
[02/16 00:28:19   1991s] TDRefine: refinePlace mode is spiral
[02/16 00:28:19   1991s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:28:19   1991s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.9
[02/16 00:28:19   1991s] OPERPROF: Starting Refine-Place at level 1, MEM:6919.3M, EPOCH TIME: 1771223299.703046
[02/16 00:28:19   1991s] *** Starting refinePlace (0:33:11 mem=6919.3M) ***
[02/16 00:28:19   1991s] Total net bbox length = 4.970e+05 (1.890e+05 3.080e+05) (ext = 3.052e+04)
[02/16 00:28:19   1991s] 
[02/16 00:28:19   1991s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:28:19   1991s] 
[02/16 00:28:19   1991s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:19   1991s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6919.3M, EPOCH TIME: 1771223299.750244
[02/16 00:28:19   1991s] # Found 84 legal fixed insts to color.
[02/16 00:28:19   1991s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.003, REAL:0.003, MEM:6919.3M, EPOCH TIME: 1771223299.753615
[02/16 00:28:19   1991s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:28:19   1991s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223299.802134
[02/16 00:28:19   1991s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6919.3M, EPOCH TIME: 1771223299.804563
[02/16 00:28:19   1991s] Set min layer with design mode ( 2 )
[02/16 00:28:19   1991s] Set max layer with design mode ( 7 )
[02/16 00:28:19   1991s] Set min layer with design mode ( 2 )
[02/16 00:28:19   1991s] Set max layer with design mode ( 7 )
[02/16 00:28:19   1991s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223299.816017
[02/16 00:28:19   1991s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.003, MEM:6919.3M, EPOCH TIME: 1771223299.818524
[02/16 00:28:19   1991s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6919.3M, EPOCH TIME: 1771223299.818634
[02/16 00:28:19   1991s] Starting refinePlace ...
[02/16 00:28:19   1991s] Set min layer with design mode ( 2 )
[02/16 00:28:19   1991s] Set max layer with design mode ( 7 )
[02/16 00:28:19   1991s] One DDP V2 for no tweak run.
[02/16 00:28:19   1991s] Set min layer with design mode ( 2 )
[02/16 00:28:19   1991s] Set max layer with design mode ( 7 )
[02/16 00:28:19   1991s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:28:19   1991s] DDP markSite nrRow 331 nrJob 331
[02/16 00:28:19   1991s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/16 00:28:19   1991s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:28:19   1991s]  ** Cut row section real time 0:00:00.0.
[02/16 00:28:19   1991s]    Spread Effort: high, standalone mode, useDDP on.
[02/16 00:28:20   1993s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.5, real=0:00:01.0, mem=6887.3MB) @(0:33:11 - 0:33:14).
[02/16 00:28:20   1993s] Move report: preRPlace moves 62 insts, mean move: 0.44 um, max move: 1.73 um 
[02/16 00:28:20   1993s] 	Max move on inst (FE_OFC3056_rd_data_0__26): (336.24, 81.79) --> (336.89, 80.71)
[02/16 00:28:20   1993s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB1xp67_ASAP7_75t_L
[02/16 00:28:20   1993s] wireLenOptFixPriorityInst 4424 inst fixed
[02/16 00:28:20   1993s] Set min layer with design mode ( 2 )
[02/16 00:28:20   1993s] Set max layer with design mode ( 7 )
[02/16 00:28:20   1993s] Starting RTC Spread...
[02/16 00:28:21   1994s] move report: RTC Spread moves 7 insts, mean move: 0.22 um, max move: 0.22 um
[02/16 00:28:21   1994s] [CPU] RTC Spread cpu time =0:00:00.5, real time = 0:00:01.0. [MEM] = 0.0M.
[02/16 00:28:21   1994s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[02/16 00:28:21   1994s] Move report: Total RTC Spread moves 7 insts, mean move: 0.22 um, max move: 0.22 um 
[02/16 00:28:21   1994s] 	Max move on inst (u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_reg[26]): (327.38, 139.03) --> (327.17, 139.03)
[02/16 00:28:21   1994s] [CPU] RefinePlace/RTC (cpu=0:00:00.5, real=0:00:01.0, mem=6887.3MB) @(0:33:14 - 0:33:14).
[02/16 00:28:21   1994s] 
[02/16 00:28:21   1994s]  === Spiral for Logical I: (movable: 33449) ===
[02/16 00:28:21   1994s] 
[02/16 00:28:21   1994s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:28:21   1997s] 
[02/16 00:28:21   1997s]  Info: 0 filler has been deleted!
[02/16 00:28:22   1997s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:28:22   1997s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[02/16 00:28:22   1997s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:28:22   1997s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:00.0, mem=6887.3MB) @(0:33:14 - 0:33:17).
[02/16 00:28:22   1997s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:28:22   1997s] Move report: Detail placement moves 69 insts, mean move: 0.42 um, max move: 1.73 um 
[02/16 00:28:22   1997s] 	Max move on inst (FE_OFC3056_rd_data_0__26): (336.24, 81.79) --> (336.89, 80.71)
[02/16 00:28:22   1997s] 	Runtime: CPU: 0:00:05.8 REAL: 0:00:03.0 MEM: 6887.3MB
[02/16 00:28:22   1997s] Statistics of distance of Instance movement in refine placement:
[02/16 00:28:22   1997s]   maximum (X+Y) =         1.73 um
[02/16 00:28:22   1997s]   inst (FE_OFC3056_rd_data_0__26) with max move: (336.24, 81.792) -> (336.888, 80.712)
[02/16 00:28:22   1997s]   mean    (X+Y) =         0.42 um
[02/16 00:28:22   1997s] Total instances flipped for legalization: 25
[02/16 00:28:22   1997s] Summary Report:
[02/16 00:28:22   1997s] Instances move: 69 (out of 33449 movable)
[02/16 00:28:22   1997s] Instances flipped: 25
[02/16 00:28:22   1997s] Mean displacement: 0.42 um
[02/16 00:28:22   1997s] Max displacement: 1.73 um (Instance: FE_OFC3056_rd_data_0__26) (336.24, 81.792) -> (336.888, 80.712)
[02/16 00:28:22   1997s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB1xp67_ASAP7_75t_L
[02/16 00:28:22   1997s] 	Violation at original loc: Overlapping with other instance
[02/16 00:28:22   1997s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:28:22   1997s] Total instances moved : 69
[02/16 00:28:22   1997s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:5.775, REAL:2.237, MEM:6887.3M, EPOCH TIME: 1771223302.056043
[02/16 00:28:22   1997s] Total net bbox length = 4.970e+05 (1.890e+05 3.080e+05) (ext = 3.052e+04)
[02/16 00:28:22   1997s] Runtime: CPU: 0:00:05.9 REAL: 0:00:03.0 MEM: 6887.3MB
[02/16 00:28:22   1997s] [CPU] RefinePlace/total (cpu=0:00:05.9, real=0:00:03.0, mem=6887.3MB) @(0:33:11 - 0:33:17).
[02/16 00:28:22   1997s] *** Finished refinePlace (0:33:17 mem=6887.3M) ***
[02/16 00:28:22   1997s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.9
[02/16 00:28:22   1997s] OPERPROF: Finished Refine-Place at level 1, CPU:5.930, REAL:2.393, MEM:6887.3M, EPOCH TIME: 1771223302.096149
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 1.73 um
RPlace-Summary:     Max move: inst FE_OFC3056_rd_data_0__26 cell HB1xp67_ASAP7_75t_L loc (336.24, 81.79) -> (336.89, 80.71)
RPlace-Summary:     Average move dist: 0.42
RPlace-Summary:     Number of inst moved: 69
RPlace-Summary:     Number of movable inst: 33449
[02/16 00:28:22   1997s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:28:22   1997s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6887.3M, EPOCH TIME: 1771223302.475420
[02/16 00:28:22   1997s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33533).
[02/16 00:28:22   1997s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:22   1997s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:22   1997s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:22   1997s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.224, REAL:0.055, MEM:6919.3M, EPOCH TIME: 1771223302.530163
[02/16 00:28:22   1997s] *** maximum move = 1.73 um ***
[02/16 00:28:22   1997s] *** Finished re-routing un-routed nets (6919.3M) ***
[02/16 00:28:22   1997s] OPERPROF: Starting DPlace-Init at level 1, MEM:6919.3M, EPOCH TIME: 1771223302.586191
[02/16 00:28:22   1997s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223302.586436
[02/16 00:28:22   1997s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223302.587013
[02/16 00:28:22   1997s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223302.624658
[02/16 00:28:22   1997s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:22   1997s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:22   1997s] 
[02/16 00:28:22   1997s] 
[02/16 00:28:22   1997s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:22   1997s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.046, REAL:0.041, MEM:6919.3M, EPOCH TIME: 1771223302.665352
[02/16 00:28:22   1997s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6919.3M, EPOCH TIME: 1771223302.665805
[02/16 00:28:22   1997s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.000, MEM:6919.3M, EPOCH TIME: 1771223302.666160
[02/16 00:28:22   1997s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6919.3M, EPOCH TIME: 1771223302.675239
[02/16 00:28:22   1997s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223302.675823
[02/16 00:28:22   1997s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.090, MEM:6919.3M, EPOCH TIME: 1771223302.675957
[02/16 00:28:22   1998s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:28:22   1998s] 
[02/16 00:28:22   1998s] *** Finish Physical Update (cpu=0:00:07.5 real=0:00:03.0 mem=6919.3M) ***
[02/16 00:28:22   1998s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:28:22   1998s] Total-nets :: 33943, Stn-nets :: 4, ratio :: 0.0117845 %, Total-len 592716, Stn-len 774.88
[02/16 00:28:22   1998s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33533
[02/16 00:28:22   1998s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6791.3M, EPOCH TIME: 1771223302.980800
[02/16 00:28:22   1998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:22   1998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:23   1998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:23   1998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:23   1998s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.217, REAL:0.046, MEM:6791.3M, EPOCH TIME: 1771223303.027100
[02/16 00:28:23   1998s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.15
[02/16 00:28:23   1998s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:19.5/0:00:08.3 (2.3), totSession cpu/real = 0:33:18.8/0:11:13.8 (3.0), mem = 6791.3M
[02/16 00:28:23   1998s] 
[02/16 00:28:23   1998s] =============================================================================================
[02/16 00:28:23   1998s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.14-s088_1
[02/16 00:28:23   1998s] =============================================================================================
[02/16 00:28:23   1998s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:28:23   1998s] ---------------------------------------------------------------------------------------------
[02/16 00:28:23   1998s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.3    1.3
[02/16 00:28:23   1998s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   9.4 % )     0:00:00.8 /  0:00:00.8    1.1
[02/16 00:28:23   1998s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:23   1998s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.1 % )     0:00:00.3 /  0:00:00.6    2.1
[02/16 00:28:23   1998s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:28:23   1998s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:28:23   1998s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:23   1998s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.4 /  0:00:05.9    4.2
[02/16 00:28:23   1998s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:04.7    4.0
[02/16 00:28:23   1998s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:23   1998s] [ OptEval                ]      2   0:00:00.7  (   7.8 % )     0:00:00.7 /  0:00:02.4    3.7
[02/16 00:28:23   1998s] [ OptCommit              ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:28:23   1998s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.9    4.3
[02/16 00:28:23   1998s] [ IncrDelayCalc          ]     15   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.9    4.6
[02/16 00:28:23   1998s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.8    6.2
[02/16 00:28:23   1998s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.4    4.7
[02/16 00:28:23   1998s] [ RefinePlace            ]      1   0:00:03.2  (  39.0 % )     0:00:03.3 /  0:00:07.5    2.3
[02/16 00:28:23   1998s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:28:23   1998s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.4
[02/16 00:28:23   1998s] [ IncrTimingUpdate       ]      4   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:01.3    5.0
[02/16 00:28:23   1998s] [ MISC                   ]          0:00:01.8  (  21.7 % )     0:00:01.8 /  0:00:03.9    2.2
[02/16 00:28:23   1998s] ---------------------------------------------------------------------------------------------
[02/16 00:28:23   1998s]  DrvOpt #2 TOTAL                    0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:19.5    2.3
[02/16 00:28:23   1998s] ---------------------------------------------------------------------------------------------
[02/16 00:28:23   1998s] End: GigaOpt DRV Optimization
[02/16 00:28:23   1998s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/16 00:28:23   1998s] **optDesign ... cpu = 0:01:47, real = 0:01:08, mem = 3748.5M, totSessionCpu=0:33:19 **
[02/16 00:28:23   1998s] Begin: Collecting metrics
[02/16 00:28:23   1998s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 | 0:00:09  |        6791 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:28:23   1999s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3748.5M, current mem=3748.5M)

[02/16 00:28:23   1999s] End: Collecting metrics
[02/16 00:28:23   1999s] Number of setup views: 1
[02/16 00:28:23   1999s] Deleting Lib Analyzer.
[02/16 00:28:23   1999s] Begin: GigaOpt Global Optimization
[02/16 00:28:23   1999s] *info: use new DP (enabled)
[02/16 00:28:23   1999s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/16 00:28:23   1999s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:28:23   1999s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:28:23   1999s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:33:19.2/0:11:14.2 (3.0), mem = 6791.3M
[02/16 00:28:23   1999s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.16
[02/16 00:28:23   1999s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:28:23   1999s] 
[02/16 00:28:23   1999s] Creating Lib Analyzer ...
[02/16 00:28:23   1999s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:28:23   1999s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:28:23   1999s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:28:23   1999s] 
[02/16 00:28:23   1999s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:28:24   1999s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:20 mem=6791.3M
[02/16 00:28:24   1999s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:20 mem=6791.3M
[02/16 00:28:24   1999s] Creating Lib Analyzer, finished. 
[02/16 00:28:24   2000s] 
[02/16 00:28:24   2000s] Active Setup views: view_tt 
[02/16 00:28:24   2000s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6791.3M, EPOCH TIME: 1771223304.444115
[02/16 00:28:24   2000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:24   2000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:24   2000s] 
[02/16 00:28:24   2000s] 
[02/16 00:28:24   2000s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:24   2000s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.035, REAL:0.031, MEM:6791.3M, EPOCH TIME: 1771223304.474677
[02/16 00:28:24   2000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:24   2000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:24   2000s] [oiPhyDebug] optDemand 1166541834240.00, spDemand 1166541834240.00.
[02/16 00:28:24   2000s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33533
[02/16 00:28:24   2000s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/16 00:28:24   2000s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:33:20 mem=6791.3M
[02/16 00:28:24   2000s] OPERPROF: Starting DPlace-Init at level 1, MEM:6791.3M, EPOCH TIME: 1771223304.493167
[02/16 00:28:24   2000s] Processing tracks to init pin-track alignment.
[02/16 00:28:24   2000s] z: 1, totalTracks: 0
[02/16 00:28:24   2000s] z: 3, totalTracks: 1
[02/16 00:28:24   2000s] z: 5, totalTracks: 1
[02/16 00:28:24   2000s] z: 7, totalTracks: 1
[02/16 00:28:24   2000s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:28:24   2000s] #spOpts: rpCkHalo=4 
[02/16 00:28:24   2000s] Initializing Route Infrastructure for color support ...
[02/16 00:28:24   2000s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6791.3M, EPOCH TIME: 1771223304.493404
[02/16 00:28:24   2000s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6791.3M, EPOCH TIME: 1771223304.493914
[02/16 00:28:24   2000s] Route Infrastructure Initialized for color support successfully.
[02/16 00:28:24   2000s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6791.3M, EPOCH TIME: 1771223304.525740
[02/16 00:28:24   2000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:24   2000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:24   2000s] 
[02/16 00:28:24   2000s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:28:24   2000s] 
[02/16 00:28:24   2000s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:24   2000s] 
[02/16 00:28:24   2000s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:28:24   2000s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.053, REAL:0.045, MEM:6791.3M, EPOCH TIME: 1771223304.571055
[02/16 00:28:24   2000s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6791.3M, EPOCH TIME: 1771223304.571194
[02/16 00:28:24   2000s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6791.3M, EPOCH TIME: 1771223304.571353
[02/16 00:28:24   2000s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6791.3MB).
[02/16 00:28:24   2000s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.086, MEM:6791.3M, EPOCH TIME: 1771223304.579103
[02/16 00:28:24   2000s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:28:24   2000s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33533
[02/16 00:28:24   2000s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:33:21 mem=6791.3M
[02/16 00:28:24   2000s] ### Creating RouteCongInterface, started
[02/16 00:28:24   2001s] 
[02/16 00:28:24   2001s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:28:24   2001s] 
[02/16 00:28:24   2001s] #optDebug: {0, 1.000}
[02/16 00:28:24   2001s] ### Creating RouteCongInterface, finished
[02/16 00:28:24   2001s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:24   2001s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:24   2001s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:24   2001s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:24   2001s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:24   2001s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:24   2001s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:24   2001s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:25   2001s] *info: 85 clock nets excluded
[02/16 00:28:25   2001s] *info: 924 no-driver nets excluded.
[02/16 00:28:25   2001s] *info: 85 nets with fixed/cover wires excluded.
[02/16 00:28:25   2001s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6919.3M, EPOCH TIME: 1771223305.747485
[02/16 00:28:25   2001s] Found 0 hard placement blockage before merging.
[02/16 00:28:25   2001s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223305.748111
[02/16 00:28:26   2003s] ** GigaOpt Global Opt WNS Slack -0.036  TNS Slack -0.287 
[02/16 00:28:26   2003s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:28:26   2003s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:28:26   2003s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:28:26   2003s] |  -0.036|  -0.287|   56.98%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[4].u_pe_u_mac_acc_reg_r |
[02/16 00:28:26   2003s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:29   2014s] |  -0.005|  -0.005|   57.05%|   0:00:03.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[6].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:28:29   2014s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:29   2015s] |  -0.005|  -0.005|   57.05%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[6].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:28:29   2015s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:29   2016s] |  -0.005|  -0.005|   57.05%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[6].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:28:29   2016s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:29   2016s] |   0.013|   0.000|   57.06%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[4].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:28:29   2016s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:30   2017s] |   0.013|   0.000|   57.06%|   0:00:01.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[4].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:28:30   2017s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:30   2017s] |   0.013|   0.000|   57.06%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[4].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:28:30   2017s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:30   2018s] |   0.013|   0.000|   57.06%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[4].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:28:30   2018s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:30   2018s] |   0.020|   0.000|   57.06%|   0:00:00.0| 6919.3M|        NA|       NA| NA                                                 |
[02/16 00:28:30   2018s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:28:30   2018s] 
[02/16 00:28:30   2018s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:14.2 real=0:00:04.0 mem=6919.3M) ***
[02/16 00:28:30   2018s] 
[02/16 00:28:30   2018s] *** Finish post-CTS Setup Fixing (cpu=0:00:14.2 real=0:00:04.0 mem=6919.3M) ***
[02/16 00:28:30   2018s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:28:30   2018s] Bottom Preferred Layer:
[02/16 00:28:30   2018s] +-----------+------------+----------+
[02/16 00:28:30   2018s] |   Layer   |    CLK     |   Rule   |
[02/16 00:28:30   2018s] +-----------+------------+----------+
[02/16 00:28:30   2018s] | M3 (z=3)  |         85 | default  |
[02/16 00:28:30   2018s] +-----------+------------+----------+
[02/16 00:28:30   2018s] Via Pillar Rule:
[02/16 00:28:30   2018s]     None
[02/16 00:28:30   2018s] Finished writing unified metrics of routing constraints.
[02/16 00:28:30   2018s] ** GigaOpt Global Opt End WNS Slack 0.020  TNS Slack 0.000 
[02/16 00:28:30   2018s] Total-nets :: 33994, Stn-nets :: 7, ratio :: 0.0205919 %, Total-len 592709, Stn-len 803.238
[02/16 00:28:30   2018s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33584
[02/16 00:28:30   2018s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6791.3M, EPOCH TIME: 1771223310.359741
[02/16 00:28:30   2018s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33584).
[02/16 00:28:30   2018s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:30   2018s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:30   2018s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:30   2018s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.260, REAL:0.064, MEM:6791.3M, EPOCH TIME: 1771223310.423311
[02/16 00:28:30   2018s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.16
[02/16 00:28:30   2018s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:19.5/0:00:07.0 (2.8), totSession cpu/real = 0:33:38.6/0:11:21.2 (3.0), mem = 6791.3M
[02/16 00:28:30   2018s] 
[02/16 00:28:30   2018s] =============================================================================================
[02/16 00:28:30   2018s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.14-s088_1
[02/16 00:28:30   2018s] =============================================================================================
[02/16 00:28:30   2018s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:28:30   2018s] ---------------------------------------------------------------------------------------------
[02/16 00:28:30   2018s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.2
[02/16 00:28:30   2018s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   9.9 % )     0:00:00.7 /  0:00:00.8    1.1
[02/16 00:28:30   2018s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:30   2018s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.9 % )     0:00:00.2 /  0:00:00.5    2.1
[02/16 00:28:30   2018s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:28:30   2018s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:28:30   2018s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:30   2018s] [ BottleneckAnalyzerInit ]      2   0:00:01.0  (  14.5 % )     0:00:01.0 /  0:00:03.8    3.8
[02/16 00:28:30   2018s] [ TransformInit          ]      1   0:00:00.8  (  11.2 % )     0:00:00.8 /  0:00:00.8    1.0
[02/16 00:28:30   2018s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.6 % )     0:00:02.7 /  0:00:10.3    3.9
[02/16 00:28:30   2018s] [ OptGetWeight           ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:30   2018s] [ OptEval                ]      8   0:00:01.3  (  18.2 % )     0:00:01.3 /  0:00:04.7    3.7
[02/16 00:28:30   2018s] [ OptCommit              ]      8   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:28:30   2018s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.4 % )     0:00:00.4 /  0:00:01.6    4.0
[02/16 00:28:30   2018s] [ IncrDelayCalc          ]     31   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:01.6    4.2
[02/16 00:28:30   2018s] [ SetupOptGetWorkingSet  ]      8   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.7    3.8
[02/16 00:28:30   2018s] [ SetupOptGetActiveNode  ]      8   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.4    4.6
[02/16 00:28:30   2018s] [ SetupOptSlackGraph     ]      8   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.8    5.6
[02/16 00:28:30   2018s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:28:30   2018s] [ IncrTimingUpdate       ]      5   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:01.8    4.9
[02/16 00:28:30   2018s] [ MISC                   ]          0:00:01.0  (  14.4 % )     0:00:01.0 /  0:00:02.7    2.7
[02/16 00:28:30   2018s] ---------------------------------------------------------------------------------------------
[02/16 00:28:30   2018s]  GlobalOpt #1 TOTAL                 0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:19.5    2.8
[02/16 00:28:30   2018s] ---------------------------------------------------------------------------------------------
[02/16 00:28:30   2018s] End: GigaOpt Global Optimization
[02/16 00:28:30   2018s] Begin: Collecting metrics
[02/16 00:28:30   2018s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 | 0:00:07  |        6791 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:28:30   2018s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3836.1M, current mem=3836.1M)

[02/16 00:28:30   2018s] End: Collecting metrics
[02/16 00:28:30   2018s] *** Timing Is met
[02/16 00:28:30   2018s] *** Check timing (0:00:00.1)
[02/16 00:28:30   2018s] Deleting Lib Analyzer.
[02/16 00:28:30   2018s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[02/16 00:28:30   2019s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:28:30   2019s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:28:30   2019s] ### Creating LA Mngr. totSessionCpu=0:33:39 mem=6791.3M
[02/16 00:28:30   2019s] ### Creating LA Mngr, finished. totSessionCpu=0:33:39 mem=6791.3M
[02/16 00:28:30   2019s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/16 00:28:30   2019s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6791.3M, EPOCH TIME: 1771223310.908602
[02/16 00:28:30   2019s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:30   2019s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:30   2019s] 
[02/16 00:28:30   2019s] 
[02/16 00:28:30   2019s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:30   2019s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.059, REAL:0.052, MEM:6791.3M, EPOCH TIME: 1771223310.960184
[02/16 00:28:30   2019s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:30   2019s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:31   2019s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6919.3M, EPOCH TIME: 1771223311.022974
[02/16 00:28:31   2019s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:31   2019s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:31   2019s] 
[02/16 00:28:31   2019s] 
[02/16 00:28:31   2019s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:31   2019s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.042, REAL:0.036, MEM:6919.3M, EPOCH TIME: 1771223311.059087
[02/16 00:28:31   2019s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:31   2019s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:31   2019s] [oiPhyDebug] optDemand 1168016163840.00, spDemand 1168016163840.00.
[02/16 00:28:31   2019s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33584
[02/16 00:28:31   2019s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:28:31   2019s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:33:39 mem=6919.3M
[02/16 00:28:31   2019s] OPERPROF: Starting DPlace-Init at level 1, MEM:6919.3M, EPOCH TIME: 1771223311.081171
[02/16 00:28:31   2019s] Processing tracks to init pin-track alignment.
[02/16 00:28:31   2019s] z: 1, totalTracks: 0
[02/16 00:28:31   2019s] z: 3, totalTracks: 1
[02/16 00:28:31   2019s] z: 5, totalTracks: 1
[02/16 00:28:31   2019s] z: 7, totalTracks: 1
[02/16 00:28:31   2019s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:28:31   2019s] #spOpts: rpCkHalo=4 
[02/16 00:28:31   2019s] Initializing Route Infrastructure for color support ...
[02/16 00:28:31   2019s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223311.081803
[02/16 00:28:31   2019s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223311.082823
[02/16 00:28:31   2019s] Route Infrastructure Initialized for color support successfully.
[02/16 00:28:31   2019s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223311.110468
[02/16 00:28:31   2019s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:31   2019s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:31   2019s] 
[02/16 00:28:31   2019s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:28:31   2019s] 
[02/16 00:28:31   2019s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:31   2019s] 
[02/16 00:28:31   2019s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:28:31   2019s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.038, REAL:0.033, MEM:6919.3M, EPOCH TIME: 1771223311.143380
[02/16 00:28:31   2019s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6919.3M, EPOCH TIME: 1771223311.143485
[02/16 00:28:31   2019s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6919.3M, EPOCH TIME: 1771223311.143716
[02/16 00:28:31   2019s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6919.3MB).
[02/16 00:28:31   2019s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.072, MEM:6919.3M, EPOCH TIME: 1771223311.153213
[02/16 00:28:31   2019s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:28:31   2019s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33584
[02/16 00:28:31   2019s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:33:40 mem=6919.3M
[02/16 00:28:31   2019s] Begin: Area Reclaim Optimization
[02/16 00:28:31   2019s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:33:39.9/0:11:22.1 (3.0), mem = 6919.3M
[02/16 00:28:31   2019s] 
[02/16 00:28:31   2019s] Creating Lib Analyzer ...
[02/16 00:28:31   2020s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:28:31   2020s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:28:31   2020s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:28:31   2020s] 
[02/16 00:28:31   2020s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:28:31   2020s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:41 mem=6919.3M
[02/16 00:28:32   2020s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:41 mem=6919.3M
[02/16 00:28:32   2020s] Creating Lib Analyzer, finished. 
[02/16 00:28:32   2020s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.17
[02/16 00:28:32   2020s] 
[02/16 00:28:32   2020s] Active Setup views: view_tt 
[02/16 00:28:32   2020s] [LDM::Info] TotalInstCnt at InitDesignMc2: 33584
[02/16 00:28:32   2020s] ### Creating RouteCongInterface, started
[02/16 00:28:32   2021s] 
[02/16 00:28:32   2021s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:28:32   2021s] 
[02/16 00:28:32   2021s] #optDebug: {0, 1.000}
[02/16 00:28:32   2021s] ### Creating RouteCongInterface, finished
[02/16 00:28:32   2021s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:32   2021s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:32   2021s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:32   2021s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:32   2021s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:32   2021s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:32   2021s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:32   2021s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:32   2021s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6919.3M, EPOCH TIME: 1771223312.621325
[02/16 00:28:32   2021s] Found 0 hard placement blockage before merging.
[02/16 00:28:32   2021s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223312.621943
[02/16 00:28:32   2021s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 57.06
[02/16 00:28:32   2021s] +---------+---------+--------+--------+------------+--------+
[02/16 00:28:32   2021s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:28:32   2021s] +---------+---------+--------+--------+------------+--------+
[02/16 00:28:32   2021s] |   57.06%|        -|   0.020|   0.000|   0:00:00.0| 6919.3M|
[02/16 00:28:34   2027s] |   57.06%|        0|   0.020|   0.000|   0:00:02.0| 6919.3M|
[02/16 00:28:34   2027s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:28:34   2028s] |   57.06%|        0|   0.020|   0.000|   0:00:00.0| 6919.3M|
[02/16 00:28:35   2031s] |   57.03%|       28|   0.020|   0.000|   0:00:01.0| 6919.3M|
[02/16 00:28:37   2041s] |   57.01%|      102|   0.020|   0.000|   0:00:02.0| 6919.3M|
[02/16 00:28:38   2042s] |   57.01%|        9|   0.020|   0.000|   0:00:01.0| 6919.3M|
[02/16 00:28:38   2042s] |   57.01%|        0|   0.020|   0.000|   0:00:00.0| 6919.3M|
[02/16 00:28:38   2042s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:28:38   2042s] |   57.01%|        0|   0.020|   0.000|   0:00:00.0| 6919.3M|
[02/16 00:28:38   2042s] +---------+---------+--------+--------+------------+--------+
[02/16 00:28:38   2042s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 57.01
[02/16 00:28:38   2042s] 
[02/16 00:28:38   2042s] ** Summary: Restruct = 0 Buffer Deletion = 27 Declone = 6 Resize = 111 **
[02/16 00:28:38   2042s] --------------------------------------------------------------
[02/16 00:28:38   2042s] |                                   | Total     | Sequential |
[02/16 00:28:38   2042s] --------------------------------------------------------------
[02/16 00:28:38   2042s] | Num insts resized                 |     102  |       0    |
[02/16 00:28:38   2042s] | Num insts undone                  |       0  |       0    |
[02/16 00:28:38   2042s] | Num insts Downsized               |     102  |       0    |
[02/16 00:28:38   2042s] | Num insts Samesized               |       0  |       0    |
[02/16 00:28:38   2042s] | Num insts Upsized                 |       0  |       0    |
[02/16 00:28:38   2042s] | Num multiple commits+uncommits    |       9  |       -    |
[02/16 00:28:38   2042s] --------------------------------------------------------------
[02/16 00:28:38   2042s] Bottom Preferred Layer:
[02/16 00:28:38   2042s] +-----------+------------+----------+
[02/16 00:28:38   2042s] |   Layer   |    CLK     |   Rule   |
[02/16 00:28:38   2042s] +-----------+------------+----------+
[02/16 00:28:38   2042s] | M3 (z=3)  |         85 | default  |
[02/16 00:28:38   2042s] +-----------+------------+----------+
[02/16 00:28:38   2042s] Via Pillar Rule:
[02/16 00:28:38   2042s]     None
[02/16 00:28:38   2042s] Finished writing unified metrics of routing constraints.
[02/16 00:28:38   2042s] 
[02/16 00:28:38   2042s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/16 00:28:38   2042s] End: Core Area Reclaim Optimization (cpu = 0:00:23.0) (real = 0:00:07.0) **
[02/16 00:28:38   2042s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:28:38   2042s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 33551
[02/16 00:28:38   2042s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.17
[02/16 00:28:38   2042s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:23.0/0:00:07.5 (3.1), totSession cpu/real = 0:34:02.9/0:11:29.6 (3.0), mem = 6919.3M
[02/16 00:28:38   2042s] 
[02/16 00:28:38   2042s] =============================================================================================
[02/16 00:28:38   2042s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.14-s088_1
[02/16 00:28:38   2042s] =============================================================================================
[02/16 00:28:38   2042s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:28:38   2042s] ---------------------------------------------------------------------------------------------
[02/16 00:28:38   2042s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:28:38   2042s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   9.4 % )     0:00:00.7 /  0:00:00.8    1.1
[02/16 00:28:38   2042s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:38   2042s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:28:38   2042s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:28:38   2042s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:28:38   2042s] [ OptimizationStep       ]      1   0:00:01.5  (  20.1 % )     0:00:05.9 /  0:00:21.2    3.6
[02/16 00:28:38   2042s] [ OptSingleIteration     ]      7   0:00:00.3  (   4.5 % )     0:00:04.4 /  0:00:19.7    4.5
[02/16 00:28:38   2042s] [ OptGetWeight           ]    453   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/16 00:28:38   2042s] [ OptEval                ]    453   0:00:01.9  (  25.2 % )     0:00:01.9 /  0:00:11.9    6.3
[02/16 00:28:38   2042s] [ OptCommit              ]    453   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.4
[02/16 00:28:38   2042s] [ PostCommitDelayUpdate  ]    453   0:00:00.1  (   1.6 % )     0:00:01.3 /  0:00:03.8    2.9
[02/16 00:28:38   2042s] [ IncrDelayCalc          ]    119   0:00:01.2  (  15.7 % )     0:00:01.2 /  0:00:03.6    3.1
[02/16 00:28:38   2042s] [ IncrTimingUpdate       ]     26   0:00:00.8  (  10.4 % )     0:00:00.8 /  0:00:03.5    4.5
[02/16 00:28:38   2042s] [ MISC                   ]          0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.4    1.0
[02/16 00:28:38   2042s] ---------------------------------------------------------------------------------------------
[02/16 00:28:38   2042s]  AreaOpt #1 TOTAL                   0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:23.0    3.1
[02/16 00:28:38   2042s] ---------------------------------------------------------------------------------------------
[02/16 00:28:38   2042s] Executing incremental physical updates
[02/16 00:28:38   2042s] Executing incremental physical updates
[02/16 00:28:38   2042s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33551
[02/16 00:28:38   2042s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6791.3M, EPOCH TIME: 1771223318.824608
[02/16 00:28:38   2042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33551).
[02/16 00:28:38   2042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:38   2043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:38   2043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:38   2043s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.216, REAL:0.052, MEM:6791.3M, EPOCH TIME: 1771223318.876168
[02/16 00:28:38   2043s] End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:07, mem=6791.26M, totSessionCpu=0:34:03).
[02/16 00:28:38   2043s] Begin: Collecting metrics
[02/16 00:28:39   2043s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 | 0:00:07  |        6791 |      |     |
| area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 | 0:00:09  |        6791 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:28:39   2043s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3844.6M, current mem=3844.6M)

[02/16 00:28:39   2043s] End: Collecting metrics
[02/16 00:28:39   2044s] Deleting Lib Analyzer.
[02/16 00:28:39   2044s] Begin: GigaOpt Optimization in WNS mode
[02/16 00:28:39   2044s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/16 00:28:40   2044s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:28:40   2044s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:28:40   2044s] *** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:04.5/0:11:30.9 (3.0), mem = 6791.3M
[02/16 00:28:40   2044s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.18
[02/16 00:28:40   2044s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:28:40   2044s] 
[02/16 00:28:40   2044s] Creating Lib Analyzer ...
[02/16 00:28:40   2044s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:28:40   2044s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:28:40   2044s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:28:40   2044s] 
[02/16 00:28:40   2044s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:28:40   2045s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:05 mem=6791.3M
[02/16 00:28:40   2045s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:05 mem=6791.3M
[02/16 00:28:40   2045s] Creating Lib Analyzer, finished. 
[02/16 00:28:41   2045s] 
[02/16 00:28:41   2045s] Active Setup views: view_tt 
[02/16 00:28:41   2045s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6791.3M, EPOCH TIME: 1771223321.073620
[02/16 00:28:41   2045s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:41   2045s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:41   2045s] 
[02/16 00:28:41   2045s] 
[02/16 00:28:41   2045s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:41   2045s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.038, REAL:0.033, MEM:6791.3M, EPOCH TIME: 1771223321.106882
[02/16 00:28:41   2045s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:28:41   2045s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:41   2045s] [oiPhyDebug] optDemand 1166978534400.00, spDemand 1166978534400.00.
[02/16 00:28:41   2045s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33551
[02/16 00:28:41   2045s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/16 00:28:41   2045s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:34:06 mem=6791.3M
[02/16 00:28:41   2045s] OPERPROF: Starting DPlace-Init at level 1, MEM:6791.3M, EPOCH TIME: 1771223321.126290
[02/16 00:28:41   2045s] Processing tracks to init pin-track alignment.
[02/16 00:28:41   2045s] z: 1, totalTracks: 0
[02/16 00:28:41   2045s] z: 3, totalTracks: 1
[02/16 00:28:41   2045s] z: 5, totalTracks: 1
[02/16 00:28:41   2045s] z: 7, totalTracks: 1
[02/16 00:28:41   2045s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:28:41   2045s] #spOpts: rpCkHalo=4 
[02/16 00:28:41   2045s] Initializing Route Infrastructure for color support ...
[02/16 00:28:41   2045s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6791.3M, EPOCH TIME: 1771223321.126578
[02/16 00:28:41   2045s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6791.3M, EPOCH TIME: 1771223321.127400
[02/16 00:28:41   2045s] Route Infrastructure Initialized for color support successfully.
[02/16 00:28:41   2045s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6791.3M, EPOCH TIME: 1771223321.168045
[02/16 00:28:41   2045s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:41   2045s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:41   2045s] 
[02/16 00:28:41   2045s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:28:41   2045s] 
[02/16 00:28:41   2045s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:41   2045s] 
[02/16 00:28:41   2045s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:28:41   2045s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.042, REAL:0.036, MEM:6791.3M, EPOCH TIME: 1771223321.204081
[02/16 00:28:41   2045s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6791.3M, EPOCH TIME: 1771223321.204176
[02/16 00:28:41   2045s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6791.3M, EPOCH TIME: 1771223321.204342
[02/16 00:28:41   2045s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6791.3MB).
[02/16 00:28:41   2045s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.088, MEM:6791.3M, EPOCH TIME: 1771223321.214310
[02/16 00:28:41   2045s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:28:41   2046s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33551
[02/16 00:28:41   2046s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:34:06 mem=6791.3M
[02/16 00:28:41   2046s] ### Creating RouteCongInterface, started
[02/16 00:28:41   2046s] 
[02/16 00:28:41   2046s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/16 00:28:41   2046s] 
[02/16 00:28:41   2046s] #optDebug: {0, 1.000}
[02/16 00:28:41   2046s] ### Creating RouteCongInterface, finished
[02/16 00:28:41   2046s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:41   2046s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:41   2046s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:41   2046s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:41   2046s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:41   2046s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:28:41   2046s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:28:41   2046s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:28:42   2046s] *info: 85 clock nets excluded
[02/16 00:28:42   2047s] *info: 924 no-driver nets excluded.
[02/16 00:28:42   2047s] *info: 85 nets with fixed/cover wires excluded.
[02/16 00:28:42   2047s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.156106.3
[02/16 00:28:42   2047s] PathGroup :  reg2reg  TargetSlack : 0.0261 
[02/16 00:28:42   2047s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 57.01
[02/16 00:28:42   2047s] Optimizer WNS Pass 0
[02/16 00:28:42   2047s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.033|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

[02/16 00:28:42   2047s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 19.9ps TNS 0.0ps; HEPG WNS 19.9ps TNS 0.0ps; all paths WNS 19.9ps TNS 0.0ps; Real time 0:03:56
[02/16 00:28:42   2047s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6919.3M, EPOCH TIME: 1771223322.605128
[02/16 00:28:42   2047s] Found 0 hard placement blockage before merging.
[02/16 00:28:42   2047s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223322.605727
[02/16 00:28:43   2049s] Active Path Group: reg2reg  
[02/16 00:28:55   2049s] Info: initial physical memory for 9 CRR processes is 1021.48MB.
[02/16 00:28:55   2049s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:28:55   2049s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:28:55   2049s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:28:55   2049s] |   0.020|    0.020|   0.000|    0.000|   57.01%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[4].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:28:55   2049s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:56   2050s] |   0.024|    0.024|   0.000|    0.000|   57.01%|   0:00:01.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[1].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/16 00:28:56   2050s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:56   2053s] |   0.027|    0.027|   0.000|    0.000|   57.03%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/16 00:28:56   2053s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:56   2053s] |   0.027|    0.027|   0.000|    0.000|   57.03%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/16 00:28:56   2053s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:28:56   2053s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:28:56   2053s] 
[02/16 00:28:56   2053s] *** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:01.0 mem=6919.3M) ***
[02/16 00:28:56   2053s] 
[02/16 00:28:56   2053s] *** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:13.0 mem=6919.3M) ***
[02/16 00:28:56   2053s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:28:56   2053s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.033|0.000|
|reg2reg   |0.027|0.000|
|HEPG      |0.027|0.000|
|All Paths |0.027|0.000|
+----------+-----+-----+

[02/16 00:28:56   2054s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 27.4ps TNS 0.0ps; HEPG WNS 27.4ps TNS 0.0ps; all paths WNS 27.4ps TNS 0.0ps; Real time 0:04:10
[02/16 00:28:57   2054s] ** GigaOpt Optimizer WNS Slack 0.027 TNS Slack 0.000 Density 57.03
[02/16 00:28:57   2054s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.156106.4
[02/16 00:28:57   2054s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6919.3M, EPOCH TIME: 1771223337.045517
[02/16 00:28:57   2054s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33570).
[02/16 00:28:57   2054s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:57   2054s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:57   2054s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:57   2054s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.240, REAL:0.058, MEM:6919.3M, EPOCH TIME: 1771223337.103770
[02/16 00:28:57   2054s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6919.3M, EPOCH TIME: 1771223337.112599
[02/16 00:28:57   2054s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223337.112777
[02/16 00:28:57   2054s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6919.3M, EPOCH TIME: 1771223337.113013
[02/16 00:28:57   2054s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223337.113647
[02/16 00:28:57   2054s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6919.3M, EPOCH TIME: 1771223337.144695
[02/16 00:28:57   2054s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:57   2054s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:57   2054s] 
[02/16 00:28:57   2054s] 
[02/16 00:28:57   2054s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:57   2054s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.062, REAL:0.055, MEM:6919.3M, EPOCH TIME: 1771223337.199683
[02/16 00:28:57   2054s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6919.3M, EPOCH TIME: 1771223337.199819
[02/16 00:28:57   2054s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6919.3M, EPOCH TIME: 1771223337.200016
[02/16 00:28:57   2054s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.104, REAL:0.097, MEM:6919.3M, EPOCH TIME: 1771223337.210174
[02/16 00:28:57   2054s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.105, REAL:0.098, MEM:6919.3M, EPOCH TIME: 1771223337.210265
[02/16 00:28:57   2054s] TDRefine: refinePlace mode is spiral
[02/16 00:28:57   2054s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:28:57   2054s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.10
[02/16 00:28:57   2054s] OPERPROF: Starting Refine-Place at level 1, MEM:6919.3M, EPOCH TIME: 1771223337.214554
[02/16 00:28:57   2054s] *** Starting refinePlace (0:34:15 mem=6919.3M) ***
[02/16 00:28:57   2054s] Total net bbox length = 4.971e+05 (1.891e+05 3.080e+05) (ext = 3.081e+04)
[02/16 00:28:57   2054s] 
[02/16 00:28:57   2054s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:28:57   2054s] 
[02/16 00:28:57   2054s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:28:57   2054s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6919.3M, EPOCH TIME: 1771223337.256520
[02/16 00:28:57   2054s] # Found 84 legal fixed insts to color.
[02/16 00:28:57   2054s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.004, REAL:0.004, MEM:6919.3M, EPOCH TIME: 1771223337.260170
[02/16 00:28:57   2054s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:28:57   2054s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223337.311285
[02/16 00:28:57   2054s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6919.3M, EPOCH TIME: 1771223337.313768
[02/16 00:28:57   2054s] Set min layer with design mode ( 2 )
[02/16 00:28:57   2054s] Set max layer with design mode ( 7 )
[02/16 00:28:57   2054s] Set min layer with design mode ( 2 )
[02/16 00:28:57   2054s] Set max layer with design mode ( 7 )
[02/16 00:28:57   2054s] 
[02/16 00:28:57   2054s] Starting Small incrNP...
[02/16 00:28:57   2054s] User Input Parameters:
[02/16 00:28:57   2054s] - Congestion Driven    : Off
[02/16 00:28:57   2054s] - Timing Driven        : Off
[02/16 00:28:57   2054s] - Area-Violation Based : Off
[02/16 00:28:57   2054s] - Start Rollback Level : -5
[02/16 00:28:57   2054s] - Legalized            : On
[02/16 00:28:57   2054s] - Window Based         : Off
[02/16 00:28:57   2054s] - eDen incr mode       : Off
[02/16 00:28:57   2054s] - Small incr mode      : On
[02/16 00:28:57   2054s] 
[02/16 00:28:57   2054s] default core: bins with density > 0.750 =  9.17 % ( 106 / 1156 )
[02/16 00:28:57   2054s] Density distribution unevenness ratio = 17.728%
[02/16 00:28:57   2054s] Density distribution unevenness ratio (U70) = 2.395%
[02/16 00:28:57   2054s] Density distribution unevenness ratio (U80) = 0.002%
[02/16 00:28:57   2054s] Density distribution unevenness ratio (U90) = 0.000%
[02/16 00:28:57   2054s] cost 0.806000, thresh 1.000000
[02/16 00:28:57   2054s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=6919.3M)
[02/16 00:28:57   2054s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:28:57   2054s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223337.352810
[02/16 00:28:57   2054s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.004, REAL:0.004, MEM:6919.3M, EPOCH TIME: 1771223337.356698
[02/16 00:28:57   2054s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6919.3M, EPOCH TIME: 1771223337.357016
[02/16 00:28:57   2054s] Starting refinePlace ...
[02/16 00:28:57   2054s] Set min layer with design mode ( 2 )
[02/16 00:28:57   2054s] Set max layer with design mode ( 7 )
[02/16 00:28:57   2054s] One DDP V2 for no tweak run.
[02/16 00:28:57   2054s] Set min layer with design mode ( 2 )
[02/16 00:28:57   2054s] Set max layer with design mode ( 7 )
[02/16 00:28:57   2054s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:28:57   2054s] DDP markSite nrRow 331 nrJob 331
[02/16 00:28:57   2054s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/16 00:28:57   2054s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:28:57   2054s]  ** Cut row section real time 0:00:00.0.
[02/16 00:28:57   2054s]    Spread Effort: high, standalone mode, useDDP on.
[02/16 00:28:57   2056s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.2, real=0:00:00.0, mem=6887.3MB) @(0:34:15 - 0:34:17).
[02/16 00:28:57   2056s] Move report: preRPlace moves 284 insts, mean move: 0.38 um, max move: 1.51 um 
[02/16 00:28:57   2056s] 	Max move on inst (FE_OFC3101_u_array_gen_row_5__gen_col_6__u_pe_csa_tree_ADD_TC_OP_groupi_n_34): (237.31, 288.07) --> (236.88, 289.15)
[02/16 00:28:57   2056s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx2_ASAP7_75t_SL
[02/16 00:28:58   2056s] wireLenOptFixPriorityInst 4424 inst fixed
[02/16 00:28:58   2056s] Set min layer with design mode ( 2 )
[02/16 00:28:58   2056s] Set max layer with design mode ( 7 )
[02/16 00:28:58   2056s] Starting RTC Spread...
[02/16 00:28:58   2057s] move report: RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 00:28:58   2057s] [CPU] RTC Spread cpu time =0:00:00.4, real time = 0:00:00.0. [MEM] = 0.0M.
[02/16 00:28:58   2057s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[02/16 00:28:58   2057s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:28:58   2057s] [CPU] RefinePlace/RTC (cpu=0:00:00.4, real=0:00:00.0, mem=6887.3MB) @(0:34:17 - 0:34:17).
[02/16 00:28:58   2057s] 
[02/16 00:28:58   2057s]  === Spiral for Logical I: (movable: 33486) ===
[02/16 00:28:58   2057s] 
[02/16 00:28:58   2057s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:28:59   2059s] 
[02/16 00:28:59   2059s]  Info: 0 filler has been deleted!
[02/16 00:28:59   2059s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:28:59   2059s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:01.0)
[02/16 00:28:59   2059s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:28:59   2059s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:01.0, mem=6887.3MB) @(0:34:17 - 0:34:20).
[02/16 00:28:59   2059s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:28:59   2059s] Move report: Detail placement moves 284 insts, mean move: 0.38 um, max move: 1.51 um 
[02/16 00:28:59   2059s] 	Max move on inst (FE_OFC3101_u_array_gen_row_5__gen_col_6__u_pe_csa_tree_ADD_TC_OP_groupi_n_34): (237.31, 288.07) --> (236.88, 289.15)
[02/16 00:28:59   2059s] 	Runtime: CPU: 0:00:05.3 REAL: 0:00:02.0 MEM: 6887.3MB
[02/16 00:28:59   2060s] Statistics of distance of Instance movement in refine placement:
[02/16 00:28:59   2060s]   maximum (X+Y) =         1.51 um
[02/16 00:28:59   2060s]   inst (FE_OFC3101_u_array_gen_row_5__gen_col_6__u_pe_csa_tree_ADD_TC_OP_groupi_n_34) with max move: (237.312, 288.072) -> (236.88, 289.152)
[02/16 00:28:59   2060s]   mean    (X+Y) =         0.38 um
[02/16 00:28:59   2060s] Total instances flipped for legalization: 15
[02/16 00:28:59   2060s] Summary Report:
[02/16 00:28:59   2060s] Instances move: 284 (out of 33486 movable)
[02/16 00:28:59   2060s] Instances flipped: 15
[02/16 00:28:59   2060s] Mean displacement: 0.38 um
[02/16 00:28:59   2060s] Max displacement: 1.51 um (Instance: FE_OFC3101_u_array_gen_row_5__gen_col_6__u_pe_csa_tree_ADD_TC_OP_groupi_n_34) (237.312, 288.072) -> (236.88, 289.152)
[02/16 00:28:59   2060s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx2_ASAP7_75t_SL
[02/16 00:28:59   2060s] 	Violation at original loc: Overlapping with other instance
[02/16 00:28:59   2060s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:28:59   2060s] Total instances moved : 284
[02/16 00:28:59   2060s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:5.308, REAL:2.008, MEM:6887.3M, EPOCH TIME: 1771223339.365210
[02/16 00:28:59   2060s] Total net bbox length = 4.972e+05 (1.892e+05 3.080e+05) (ext = 3.081e+04)
[02/16 00:28:59   2060s] Runtime: CPU: 0:00:05.5 REAL: 0:00:02.0 MEM: 6887.3MB
[02/16 00:28:59   2060s] [CPU] RefinePlace/total (cpu=0:00:05.5, real=0:00:02.0, mem=6887.3MB) @(0:34:15 - 0:34:20).
[02/16 00:28:59   2060s] *** Finished refinePlace (0:34:20 mem=6887.3M) ***
[02/16 00:28:59   2060s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.10
[02/16 00:28:59   2060s] OPERPROF: Finished Refine-Place at level 1, CPU:5.496, REAL:2.193, MEM:6887.3M, EPOCH TIME: 1771223339.407093
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 1.51 um
RPlace-Summary:     Max move: inst FE_OFC3101_u_array_gen_row_5__gen_col_6__u_pe_csa_tree_ADD_TC_OP_groupi_n_34 cell INVx2_ASAP7_75t_SL loc (237.31, 288.07) -> (236.88, 289.15)
RPlace-Summary:     Average move dist: 0.38
RPlace-Summary:     Number of inst moved: 284
RPlace-Summary:     Number of movable inst: 33486
[02/16 00:28:59   2060s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:28:59   2060s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6887.3M, EPOCH TIME: 1771223339.789847
[02/16 00:28:59   2060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33570).
[02/16 00:28:59   2060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:59   2060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:59   2060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:28:59   2060s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.218, REAL:0.054, MEM:6919.3M, EPOCH TIME: 1771223339.843514
[02/16 00:28:59   2060s] *** maximum move = 1.51 um ***
[02/16 00:28:59   2060s] *** Finished re-routing un-routed nets (6919.3M) ***
[02/16 00:28:59   2060s] OPERPROF: Starting DPlace-Init at level 1, MEM:6919.3M, EPOCH TIME: 1771223339.969953
[02/16 00:28:59   2060s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223339.970420
[02/16 00:28:59   2060s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.002, MEM:6919.3M, EPOCH TIME: 1771223339.972786
[02/16 00:29:00   2060s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6919.3M, EPOCH TIME: 1771223340.028809
[02/16 00:29:00   2060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:00   2060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:00   2060s] 
[02/16 00:29:00   2060s] 
[02/16 00:29:00   2060s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:29:00   2060s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.077, REAL:0.077, MEM:6919.3M, EPOCH TIME: 1771223340.106076
[02/16 00:29:00   2060s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6919.3M, EPOCH TIME: 1771223340.106322
[02/16 00:29:00   2060s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.000, MEM:6919.3M, EPOCH TIME: 1771223340.106707
[02/16 00:29:00   2060s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.139, REAL:0.147, MEM:6919.3M, EPOCH TIME: 1771223340.116958
[02/16 00:29:00   2060s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:29:00   2061s] 
[02/16 00:29:00   2061s] *** Finish Physical Update (cpu=0:00:07.2 real=0:00:03.0 mem=6919.3M) ***
[02/16 00:29:00   2061s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.156106.4
[02/16 00:29:00   2061s] ** GigaOpt Optimizer WNS Slack 0.027 TNS Slack 0.000 Density 57.03
[02/16 00:29:00   2061s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.033|0.000|
|reg2reg   |0.027|0.000|
|HEPG      |0.027|0.000|
|All Paths |0.027|0.000|
+----------+-----+-----+

[02/16 00:29:00   2061s] Bottom Preferred Layer:
[02/16 00:29:00   2061s] +-----------+------------+----------+
[02/16 00:29:00   2061s] |   Layer   |    CLK     |   Rule   |
[02/16 00:29:00   2061s] +-----------+------------+----------+
[02/16 00:29:00   2061s] | M3 (z=3)  |         85 | default  |
[02/16 00:29:00   2061s] +-----------+------------+----------+
[02/16 00:29:00   2061s] Via Pillar Rule:
[02/16 00:29:00   2061s]     None
[02/16 00:29:00   2061s] Finished writing unified metrics of routing constraints.
[02/16 00:29:00   2061s] 
[02/16 00:29:00   2061s] *** Finish post-CTS Setup Fixing (cpu=0:00:14.7 real=0:00:18.0 mem=6919.3M) ***
[02/16 00:29:00   2061s] 
[02/16 00:29:00   2061s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.156106.3
[02/16 00:29:00   2061s] Total-nets :: 33980, Stn-nets :: 118, ratio :: 0.347263 %, Total-len 592650, Stn-len 4399.99
[02/16 00:29:00   2061s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33570
[02/16 00:29:00   2061s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6791.3M, EPOCH TIME: 1771223340.779852
[02/16 00:29:00   2061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:29:00   2061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:00   2062s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:00   2062s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:00   2062s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.225, REAL:0.047, MEM:6791.3M, EPOCH TIME: 1771223340.827008
[02/16 00:29:00   2062s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.18
[02/16 00:29:00   2062s] *** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:17.6/0:00:20.8 (0.8), totSession cpu/real = 0:34:22.2/0:11:51.6 (2.9), mem = 6791.3M
[02/16 00:29:00   2062s] 
[02/16 00:29:00   2062s] =============================================================================================
[02/16 00:29:00   2062s]  Step TAT Report : WnsOpt #1 / clock_opt_design #1                              23.14-s088_1
[02/16 00:29:00   2062s] =============================================================================================
[02/16 00:29:00   2062s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:29:00   2062s] ---------------------------------------------------------------------------------------------
[02/16 00:29:00   2062s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.2
[02/16 00:29:00   2062s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   3.2 % )     0:00:00.7 /  0:00:00.7    1.1
[02/16 00:29:00   2062s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:29:00   2062s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.2 /  0:00:00.5    2.2
[02/16 00:29:00   2062s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:29:00   2062s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:29:00   2062s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:29:00   2062s] [ TransformInit          ]      1   0:00:00.7  (   3.3 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:29:00   2062s] [ OptimizationStep       ]      1   0:00:12.7  (  61.4 % )     0:00:13.8 /  0:00:04.6    0.3
[02/16 00:29:00   2062s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:04.2    4.0
[02/16 00:29:00   2062s] [ OptGetWeight           ]      2   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:29:00   2062s] [ OptEval                ]      2   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:02.4    6.8
[02/16 00:29:00   2062s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/16 00:29:00   2062s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.6    3.2
[02/16 00:29:00   2062s] [ IncrDelayCalc          ]     17   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.6    3.2
[02/16 00:29:00   2062s] [ SetupOptGetWorkingSet  ]      6   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    3.2
[02/16 00:29:00   2062s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:29:00   2062s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.2    6.1
[02/16 00:29:00   2062s] [ RefinePlace            ]      1   0:00:03.2  (  15.2 % )     0:00:03.3 /  0:00:07.2    2.2
[02/16 00:29:00   2062s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:29:00   2062s] [ TimingUpdate           ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[02/16 00:29:00   2062s] [ IncrTimingUpdate       ]      8   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.6    4.0
[02/16 00:29:00   2062s] [ MISC                   ]          0:00:01.4  (   6.8 % )     0:00:01.4 /  0:00:03.1    2.2
[02/16 00:29:00   2062s] ---------------------------------------------------------------------------------------------
[02/16 00:29:00   2062s]  WnsOpt #1 TOTAL                    0:00:20.8  ( 100.0 % )     0:00:20.8 /  0:00:17.6    0.8
[02/16 00:29:00   2062s] ---------------------------------------------------------------------------------------------
[02/16 00:29:00   2062s] Begin: Collecting metrics
[02/16 00:29:00   2062s] 
	GigaOpt Setup Optimization summary:
[02/16 00:29:00   2062s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.020 |    0.020 |         0 |        0 |       57.01 | 0:00:03  |        6919 |
	| wns_pass_0       |     0.027 |    0.027 |         0 |        0 |       57.03 | 0:00:15  |        6919 |
	| legalization_0   |     0.027 |    0.027 |         0 |        0 |       57.03 | 0:00:03  |        6919 |
	| end_setup_fixing |     0.027 |    0.027 |         0 |        0 |       57.03 | 0:00:00  |        6919 |
	 ------------------------------------------------------------------------------------------------------- 
[02/16 00:29:00   2062s] 
[02/16 00:29:01   2062s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 | 0:00:07  |        6791 |      |     |
| area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 | 0:00:09  |        6791 |      |     |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       57.03 | 0:00:21  |        6919 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:29:01   2062s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3975.9M, current mem=3840.8M)

[02/16 00:29:01   2062s] End: Collecting metrics
[02/16 00:29:01   2062s] End: GigaOpt Optimization in WNS mode
[02/16 00:29:01   2062s] Deleting Lib Analyzer.
[02/16 00:29:01   2062s] **INFO: Flow update: Design timing is met.
[02/16 00:29:01   2062s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 8 -postCTS
[02/16 00:29:01   2062s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:29:01   2062s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:29:01   2062s] ### Creating LA Mngr. totSessionCpu=0:34:23 mem=6791.3M
[02/16 00:29:01   2062s] ### Creating LA Mngr, finished. totSessionCpu=0:34:23 mem=6791.3M
[02/16 00:29:01   2062s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/16 00:29:01   2062s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6887.3M, EPOCH TIME: 1771223341.583480
[02/16 00:29:01   2062s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:01   2062s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:01   2062s] 
[02/16 00:29:01   2062s] 
[02/16 00:29:01   2062s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:29:01   2062s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.038, REAL:0.032, MEM:6887.3M, EPOCH TIME: 1771223341.615564
[02/16 00:29:01   2063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:29:01   2063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:01   2063s] [oiPhyDebug] optDemand 1167400304640.00, spDemand 1167400304640.00.
[02/16 00:29:01   2063s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33570
[02/16 00:29:01   2063s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:29:01   2063s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:34:23 mem=6887.3M
[02/16 00:29:01   2063s] OPERPROF: Starting DPlace-Init at level 1, MEM:6887.3M, EPOCH TIME: 1771223341.636528
[02/16 00:29:01   2063s] Processing tracks to init pin-track alignment.
[02/16 00:29:01   2063s] z: 1, totalTracks: 0
[02/16 00:29:01   2063s] z: 3, totalTracks: 1
[02/16 00:29:01   2063s] z: 5, totalTracks: 1
[02/16 00:29:01   2063s] z: 7, totalTracks: 1
[02/16 00:29:01   2063s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:29:01   2063s] #spOpts: rpCkHalo=4 
[02/16 00:29:01   2063s] Initializing Route Infrastructure for color support ...
[02/16 00:29:01   2063s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6887.3M, EPOCH TIME: 1771223341.636786
[02/16 00:29:01   2063s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6887.3M, EPOCH TIME: 1771223341.637603
[02/16 00:29:01   2063s] Route Infrastructure Initialized for color support successfully.
[02/16 00:29:01   2063s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6887.3M, EPOCH TIME: 1771223341.676305
[02/16 00:29:01   2063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:01   2063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:29:01   2063s] 
[02/16 00:29:01   2063s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:29:01   2063s] 
[02/16 00:29:01   2063s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:29:01   2063s] 
[02/16 00:29:01   2063s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:29:01   2063s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.036, REAL:0.031, MEM:6887.3M, EPOCH TIME: 1771223341.707108
[02/16 00:29:01   2063s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6887.3M, EPOCH TIME: 1771223341.707230
[02/16 00:29:01   2063s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6887.3M, EPOCH TIME: 1771223341.707426
[02/16 00:29:01   2063s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6887.3MB).
[02/16 00:29:01   2063s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.079, MEM:6887.3M, EPOCH TIME: 1771223341.715641
[02/16 00:29:01   2063s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:29:01   2063s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33570
[02/16 00:29:01   2063s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:34:23 mem=6919.3M
[02/16 00:29:01   2063s] Begin: Area Reclaim Optimization
[02/16 00:29:01   2063s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:23.5/0:11:52.6 (2.9), mem = 6919.3M
[02/16 00:29:01   2063s] 
[02/16 00:29:01   2063s] Creating Lib Analyzer ...
[02/16 00:29:01   2063s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:29:01   2063s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:29:01   2063s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:29:01   2063s] 
[02/16 00:29:01   2063s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:29:02   2064s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:24 mem=6919.3M
[02/16 00:29:02   2064s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:24 mem=6919.3M
[02/16 00:29:02   2064s] Creating Lib Analyzer, finished. 
[02/16 00:29:02   2064s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.19
[02/16 00:29:02   2064s] 
[02/16 00:29:02   2064s] Active Setup views: view_tt 
[02/16 00:29:02   2064s] [LDM::Info] TotalInstCnt at InitDesignMc2: 33570
[02/16 00:29:02   2064s] ### Creating RouteCongInterface, started
[02/16 00:29:03   2064s] 
[02/16 00:29:03   2064s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/16 00:29:03   2064s] 
[02/16 00:29:03   2064s] #optDebug: {0, 1.000}
[02/16 00:29:03   2064s] ### Creating RouteCongInterface, finished
[02/16 00:29:03   2064s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:29:03   2064s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:29:03   2064s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:29:03   2064s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:29:03   2064s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:29:03   2064s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:29:03   2064s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:29:03   2064s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:29:03   2064s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6919.3M, EPOCH TIME: 1771223343.157448
[02/16 00:29:03   2064s] Found 0 hard placement blockage before merging.
[02/16 00:29:03   2064s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223343.158019
[02/16 00:29:03   2065s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 57.03
[02/16 00:29:03   2065s] +---------+---------+--------+--------+------------+--------+
[02/16 00:29:03   2065s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:29:03   2065s] +---------+---------+--------+--------+------------+--------+
[02/16 00:29:03   2065s] |   57.03%|        -|   0.020|   0.000|   0:00:00.0| 6919.3M|
[02/16 00:29:03   2065s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:30:03   2267s] |   56.96%|      176|   0.017|   0.000|   0:01:00.0| 6927.3M|
[02/16 00:30:03   2267s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:30:04   2267s] +---------+---------+--------+--------+------------+--------+
[02/16 00:30:04   2267s] Reclaim Optimization End WNS Slack 0.017  TNS Slack 0.000 Density 56.96
[02/16 00:30:04   2267s] 
[02/16 00:30:04   2267s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/16 00:30:04   2267s] --------------------------------------------------------------
[02/16 00:30:04   2267s] |                                   | Total     | Sequential |
[02/16 00:30:04   2267s] --------------------------------------------------------------
[02/16 00:30:04   2267s] | Num insts resized                 |       0  |       0    |
[02/16 00:30:04   2267s] | Num insts undone                  |       0  |       0    |
[02/16 00:30:04   2267s] | Num insts Downsized               |       0  |       0    |
[02/16 00:30:04   2267s] | Num insts Samesized               |       0  |       0    |
[02/16 00:30:04   2267s] | Num insts Upsized                 |       0  |       0    |
[02/16 00:30:04   2267s] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 00:30:04   2267s] --------------------------------------------------------------
[02/16 00:30:04   2267s] Bottom Preferred Layer:
[02/16 00:30:04   2267s] +-----------+------------+----------+
[02/16 00:30:04   2267s] |   Layer   |    CLK     |   Rule   |
[02/16 00:30:04   2267s] +-----------+------------+----------+
[02/16 00:30:04   2267s] | M3 (z=3)  |         85 | default  |
[02/16 00:30:04   2267s] +-----------+------------+----------+
[02/16 00:30:04   2267s] Via Pillar Rule:
[02/16 00:30:04   2267s]     None
[02/16 00:30:04   2267s] Finished writing unified metrics of routing constraints.
[02/16 00:30:04   2267s] 
[02/16 00:30:04   2267s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/16 00:30:04   2267s] End: Core Area Reclaim Optimization (cpu = 0:03:24) (real = 0:01:03) **
[02/16 00:30:04   2267s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:30:04   2267s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 33518
[02/16 00:30:04   2267s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.19
[02/16 00:30:04   2267s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:03:24.2/0:01:02.2 (3.3), totSession cpu/real = 0:37:47.7/0:12:54.8 (2.9), mem = 6927.3M
[02/16 00:30:04   2267s] 
[02/16 00:30:04   2267s] =============================================================================================
[02/16 00:30:04   2267s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.14-s088_1
[02/16 00:30:04   2267s] =============================================================================================
[02/16 00:30:04   2267s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:30:04   2267s] ---------------------------------------------------------------------------------------------
[02/16 00:30:04   2267s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:30:04   2267s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   1.2 % )     0:00:00.7 /  0:00:00.8    1.1
[02/16 00:30:04   2267s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:30:04   2267s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:30:04   2267s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:30:04   2267s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:30:04   2267s] [ OptimizationStep       ]      1   0:00:00.7  (   1.1 % )     0:01:00.5 /  0:03:22.4    3.3
[02/16 00:30:04   2267s] [ OptSingleIteration     ]      1   0:00:00.1  (   0.1 % )     0:00:59.8 /  0:03:21.7    3.4
[02/16 00:30:04   2267s] [ OptGetWeight           ]     84   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:30:04   2267s] [ OptEval                ]     84   0:00:57.0  (  91.6 % )     0:00:57.0 /  0:03:11.6    3.4
[02/16 00:30:04   2267s] [ OptCommit              ]     84   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:30:04   2267s] [ PostCommitDelayUpdate  ]     84   0:00:00.2  (   0.3 % )     0:00:01.3 /  0:00:04.8    3.7
[02/16 00:30:04   2267s] [ IncrDelayCalc          ]    111   0:00:01.1  (   1.8 % )     0:00:01.1 /  0:00:04.6    4.1
[02/16 00:30:04   2267s] [ IncrTimingUpdate       ]     26   0:00:01.0  (   1.6 % )     0:00:01.0 /  0:00:04.8    4.7
[02/16 00:30:04   2267s] [ MISC                   ]          0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:30:04   2267s] ---------------------------------------------------------------------------------------------
[02/16 00:30:04   2267s]  AreaOpt #2 TOTAL                   0:01:02.2  ( 100.0 % )     0:01:02.2 /  0:03:24.2    3.3
[02/16 00:30:04   2267s] ---------------------------------------------------------------------------------------------
[02/16 00:30:04   2267s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33518
[02/16 00:30:04   2267s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6799.3M, EPOCH TIME: 1771223404.017151
[02/16 00:30:04   2267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33518).
[02/16 00:30:04   2267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:04   2268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:04   2268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:04   2268s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.345, REAL:0.076, MEM:6799.3M, EPOCH TIME: 1771223404.093496
[02/16 00:30:04   2268s] End: Area Reclaim Optimization (cpu=0:03:25, real=0:01:03, mem=6799.26M, totSessionCpu=0:37:48).
[02/16 00:30:04   2268s] Begin: Collecting metrics
[02/16 00:30:04   2268s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 | 0:00:07  |        6791 |      |     |
| area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 | 0:00:09  |        6791 |      |     |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       57.03 | 0:00:21  |        6919 |      |     |
| area_reclaiming_2       |     0.017 |    0.017 |         0 |        0 |       56.96 | 0:01:03  |        6799 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:30:04   2268s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4462.0M, current mem=3956.6M)

[02/16 00:30:04   2268s] End: Collecting metrics
[02/16 00:30:04   2268s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[02/16 00:30:04   2268s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:30:04   2268s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:30:04   2268s] ### Creating LA Mngr. totSessionCpu=0:37:49 mem=6799.3M
[02/16 00:30:04   2268s] ### Creating LA Mngr, finished. totSessionCpu=0:37:49 mem=6799.3M
[02/16 00:30:04   2268s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6927.3M, EPOCH TIME: 1771223404.673048
[02/16 00:30:04   2268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:04   2268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:04   2268s] 
[02/16 00:30:04   2268s] 
[02/16 00:30:04   2268s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:30:04   2268s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.056, REAL:0.048, MEM:6927.3M, EPOCH TIME: 1771223404.720846
[02/16 00:30:04   2268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:30:04   2268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:04   2268s] [oiPhyDebug] optDemand 1166097669120.00, spDemand 1166097669120.00.
[02/16 00:30:04   2268s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33518
[02/16 00:30:04   2268s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:30:04   2268s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:37:49 mem=6927.3M
[02/16 00:30:04   2268s] OPERPROF: Starting DPlace-Init at level 1, MEM:6927.3M, EPOCH TIME: 1771223404.743842
[02/16 00:30:04   2268s] Processing tracks to init pin-track alignment.
[02/16 00:30:04   2268s] z: 1, totalTracks: 0
[02/16 00:30:04   2268s] z: 3, totalTracks: 1
[02/16 00:30:04   2268s] z: 5, totalTracks: 1
[02/16 00:30:04   2268s] z: 7, totalTracks: 1
[02/16 00:30:04   2268s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:30:04   2268s] #spOpts: rpCkHalo=4 
[02/16 00:30:04   2268s] Initializing Route Infrastructure for color support ...
[02/16 00:30:04   2268s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223404.744104
[02/16 00:30:04   2268s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6927.3M, EPOCH TIME: 1771223404.744687
[02/16 00:30:04   2268s] Route Infrastructure Initialized for color support successfully.
[02/16 00:30:04   2268s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223404.774322
[02/16 00:30:04   2268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:04   2268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:04   2268s] 
[02/16 00:30:04   2268s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:30:04   2268s] 
[02/16 00:30:04   2268s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:30:04   2268s] 
[02/16 00:30:04   2268s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:30:04   2268s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.039, REAL:0.034, MEM:6927.3M, EPOCH TIME: 1771223404.807883
[02/16 00:30:04   2268s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6927.3M, EPOCH TIME: 1771223404.808006
[02/16 00:30:04   2268s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6927.3M, EPOCH TIME: 1771223404.808197
[02/16 00:30:04   2268s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6927.3MB).
[02/16 00:30:04   2268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:6927.3M, EPOCH TIME: 1771223404.818440
[02/16 00:30:04   2268s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:30:04   2269s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33518
[02/16 00:30:04   2269s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:37:49 mem=6927.3M
[02/16 00:30:04   2269s] Begin: Area Reclaim Optimization
[02/16 00:30:04   2269s] *** AreaOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:37:49.2/0:12:55.7 (2.9), mem = 6927.3M
[02/16 00:30:04   2269s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.20
[02/16 00:30:05   2269s] 
[02/16 00:30:05   2269s] Active Setup views: view_tt 
[02/16 00:30:05   2269s] [LDM::Info] TotalInstCnt at InitDesignMc2: 33518
[02/16 00:30:05   2269s] ### Creating RouteCongInterface, started
[02/16 00:30:05   2269s] 
[02/16 00:30:05   2269s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:30:05   2269s] 
[02/16 00:30:05   2269s] #optDebug: {0, 1.000}
[02/16 00:30:05   2269s] ### Creating RouteCongInterface, finished
[02/16 00:30:05   2269s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:30:05   2269s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:30:05   2269s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:30:05   2269s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:30:05   2269s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:30:05   2269s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:30:05   2269s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:30:05   2269s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:30:05   2269s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6927.3M, EPOCH TIME: 1771223405.620558
[02/16 00:30:05   2269s] Found 0 hard placement blockage before merging.
[02/16 00:30:05   2269s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6927.3M, EPOCH TIME: 1771223405.621253
[02/16 00:30:05   2270s] Reclaim Optimization WNS Slack 0.017  TNS Slack 0.000 Density 56.96
[02/16 00:30:05   2270s] +---------+---------+--------+--------+------------+--------+
[02/16 00:30:05   2270s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:30:05   2270s] +---------+---------+--------+--------+------------+--------+
[02/16 00:30:05   2270s] |   56.96%|        -|   0.017|   0.000|   0:00:00.0| 6927.3M|
[02/16 00:30:07   2276s] |   56.96%|        0|   0.017|   0.000|   0:00:02.0| 6927.3M|
[02/16 00:30:07   2276s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:30:07   2276s] |   56.96%|        0|   0.017|   0.000|   0:00:00.0| 6927.3M|
[02/16 00:30:08   2280s] |   56.96%|        2|   0.017|   0.000|   0:00:01.0| 6927.3M|
[02/16 00:30:09   2285s] |   56.96%|       25|   0.019|   0.000|   0:00:01.0| 6927.3M|
[02/16 00:30:10   2285s] |   56.96%|        2|   0.019|   0.000|   0:00:01.0| 6927.3M|
[02/16 00:30:10   2286s] |   56.96%|        0|   0.019|   0.000|   0:00:00.0| 6927.3M|
[02/16 00:30:10   2286s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:30:10   2286s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[02/16 00:30:10   2286s] |   56.96%|        0|   0.019|   0.000|   0:00:00.0| 6927.3M|
[02/16 00:30:10   2286s] +---------+---------+--------+--------+------------+--------+
[02/16 00:30:10   2286s] Reclaim Optimization End WNS Slack 0.019  TNS Slack 0.000 Density 56.96
[02/16 00:30:10   2286s] 
[02/16 00:30:10   2286s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 24 **
[02/16 00:30:10   2286s] --------------------------------------------------------------
[02/16 00:30:10   2286s] |                                   | Total     | Sequential |
[02/16 00:30:10   2286s] --------------------------------------------------------------
[02/16 00:30:10   2286s] | Num insts resized                 |      22  |       0    |
[02/16 00:30:10   2286s] | Num insts undone                  |       3  |       0    |
[02/16 00:30:10   2286s] | Num insts Downsized               |      22  |       0    |
[02/16 00:30:10   2286s] | Num insts Samesized               |       0  |       0    |
[02/16 00:30:10   2286s] | Num insts Upsized                 |       0  |       0    |
[02/16 00:30:10   2286s] | Num multiple commits+uncommits    |       2  |       -    |
[02/16 00:30:10   2286s] --------------------------------------------------------------
[02/16 00:30:10   2286s] Bottom Preferred Layer:
[02/16 00:30:10   2286s] +-----------+------------+----------+
[02/16 00:30:10   2286s] |   Layer   |    CLK     |   Rule   |
[02/16 00:30:10   2286s] +-----------+------------+----------+
[02/16 00:30:10   2286s] | M3 (z=3)  |         85 | default  |
[02/16 00:30:10   2286s] +-----------+------------+----------+
[02/16 00:30:10   2286s] Via Pillar Rule:
[02/16 00:30:10   2286s]     None
[02/16 00:30:10   2286s] Finished writing unified metrics of routing constraints.
[02/16 00:30:10   2286s] 
[02/16 00:30:10   2286s] Number of times islegalLocAvaiable called = 69 skipped = 0, called in commitmove = 27, skipped in commitmove = 0
[02/16 00:30:10   2286s] End: Core Area Reclaim Optimization (cpu = 0:00:17.2) (real = 0:00:06.0) **
[02/16 00:30:10   2286s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6927.3M, EPOCH TIME: 1771223410.750760
[02/16 00:30:10   2286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33516).
[02/16 00:30:10   2286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:10   2286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:10   2286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:10   2286s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.283, REAL:0.063, MEM:6927.3M, EPOCH TIME: 1771223410.813668
[02/16 00:30:10   2286s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6927.3M, EPOCH TIME: 1771223410.822439
[02/16 00:30:10   2286s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223410.822597
[02/16 00:30:10   2286s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6927.3M, EPOCH TIME: 1771223410.822797
[02/16 00:30:10   2286s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6927.3M, EPOCH TIME: 1771223410.823388
[02/16 00:30:10   2286s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6927.3M, EPOCH TIME: 1771223410.853903
[02/16 00:30:10   2286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:10   2286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:10   2286s] 
[02/16 00:30:10   2286s] 
[02/16 00:30:10   2286s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:30:10   2286s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.044, REAL:0.038, MEM:6927.3M, EPOCH TIME: 1771223410.892038
[02/16 00:30:10   2286s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6927.3M, EPOCH TIME: 1771223410.892155
[02/16 00:30:10   2286s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6927.3M, EPOCH TIME: 1771223410.892317
[02/16 00:30:10   2286s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:6927.3M, EPOCH TIME: 1771223410.901553
[02/16 00:30:10   2286s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.001, REAL:0.001, MEM:6927.3M, EPOCH TIME: 1771223410.902221
[02/16 00:30:10   2286s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.086, REAL:0.080, MEM:6927.3M, EPOCH TIME: 1771223410.902372
[02/16 00:30:10   2286s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.086, REAL:0.080, MEM:6927.3M, EPOCH TIME: 1771223410.902426
[02/16 00:30:10   2286s] TDRefine: refinePlace mode is spiral
[02/16 00:30:10   2286s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:30:10   2286s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.11
[02/16 00:30:10   2286s] OPERPROF: Starting Refine-Place at level 1, MEM:6927.3M, EPOCH TIME: 1771223410.907018
[02/16 00:30:10   2286s] *** Starting refinePlace (0:38:07 mem=6927.3M) ***
[02/16 00:30:10   2286s] Total net bbox length = 4.968e+05 (1.891e+05 3.077e+05) (ext = 3.081e+04)
[02/16 00:30:10   2286s] 
[02/16 00:30:10   2286s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:30:10   2286s] 
[02/16 00:30:10   2286s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:30:10   2286s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6927.3M, EPOCH TIME: 1771223410.946177
[02/16 00:30:10   2286s] # Found 84 legal fixed insts to color.
[02/16 00:30:10   2286s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.003, REAL:0.003, MEM:6927.3M, EPOCH TIME: 1771223410.949198
[02/16 00:30:10   2286s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:30:10   2286s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223410.993761
[02/16 00:30:10   2286s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6927.3M, EPOCH TIME: 1771223410.996072
[02/16 00:30:11   2286s] Set min layer with design mode ( 2 )
[02/16 00:30:11   2286s] Set max layer with design mode ( 7 )
[02/16 00:30:11   2286s] Set min layer with design mode ( 2 )
[02/16 00:30:11   2286s] Set max layer with design mode ( 7 )
[02/16 00:30:11   2286s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223411.007436
[02/16 00:30:11   2286s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6927.3M, EPOCH TIME: 1771223411.009523
[02/16 00:30:11   2286s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6927.3M, EPOCH TIME: 1771223411.009587
[02/16 00:30:11   2286s] Starting refinePlace ...
[02/16 00:30:11   2286s] Set min layer with design mode ( 2 )
[02/16 00:30:11   2286s] Set max layer with design mode ( 7 )
[02/16 00:30:11   2286s] One DDP V2 for no tweak run.
[02/16 00:30:11   2287s] 
[02/16 00:30:11   2287s]  === Spiral for Logical I: (movable: 33432) ===
[02/16 00:30:11   2287s] 
[02/16 00:30:11   2287s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:30:11   2289s] 
[02/16 00:30:11   2289s]  Info: 0 filler has been deleted!
[02/16 00:30:11   2289s] Move report: legalization moves 233 insts, mean move: 0.90 um, max move: 3.89 um spiral
[02/16 00:30:11   2289s] 	Max move on inst (g25919): (332.14, 158.47) --> (329.33, 159.55)
[02/16 00:30:11   2289s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[02/16 00:30:11   2289s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:30:11   2289s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:00.0, mem=6895.3MB) @(0:38:07 - 0:38:10).
[02/16 00:30:11   2289s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:30:11   2289s] Move report: Detail placement moves 233 insts, mean move: 0.90 um, max move: 3.89 um 
[02/16 00:30:11   2289s] 	Max move on inst (g25919): (332.14, 158.47) --> (329.33, 159.55)
[02/16 00:30:11   2289s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:00.0 MEM: 6895.3MB
[02/16 00:30:11   2289s] Statistics of distance of Instance movement in refine placement:
[02/16 00:30:11   2289s]   maximum (X+Y) =         3.89 um
[02/16 00:30:11   2289s]   inst (g25919) with max move: (332.136, 158.472) -> (329.328, 159.552)
[02/16 00:30:11   2289s]   mean    (X+Y) =         0.90 um
[02/16 00:30:11   2289s] Total instances flipped for legalization: 3
[02/16 00:30:11   2289s] Summary Report:
[02/16 00:30:11   2289s] Instances move: 233 (out of 33432 movable)
[02/16 00:30:11   2289s] Instances flipped: 3
[02/16 00:30:11   2289s] Mean displacement: 0.90 um
[02/16 00:30:11   2289s] Max displacement: 3.89 um (Instance: g25919) (332.136, 158.472) -> (329.328, 159.552)
[02/16 00:30:11   2289s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_SL
[02/16 00:30:11   2289s] 	Violation at original loc: Overlapping with other instance
[02/16 00:30:11   2289s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:30:11   2289s] Total instances moved : 233
[02/16 00:30:12   2289s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.729, REAL:0.991, MEM:6895.3M, EPOCH TIME: 1771223412.000581
[02/16 00:30:12   2289s] Total net bbox length = 4.969e+05 (1.891e+05 3.077e+05) (ext = 3.081e+04)
[02/16 00:30:12   2289s] Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 6895.3MB
[02/16 00:30:12   2289s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:01.0, mem=6895.3MB) @(0:38:07 - 0:38:10).
[02/16 00:30:12   2289s] *** Finished refinePlace (0:38:10 mem=6895.3M) ***
[02/16 00:30:12   2289s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.11
[02/16 00:30:12   2289s] OPERPROF: Finished Refine-Place at level 1, CPU:2.874, REAL:1.136, MEM:6895.3M, EPOCH TIME: 1771223412.042814
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 3.89 um
RPlace-Summary:     Max move: inst g25919 cell AND2x2_ASAP7_75t_SL loc (332.14, 158.47) -> (329.33, 159.55)
RPlace-Summary:     Average move dist: 0.90
RPlace-Summary:     Number of inst moved: 233
RPlace-Summary:     Number of movable inst: 33432
[02/16 00:30:12   2289s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:30:12   2290s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6895.3M, EPOCH TIME: 1771223412.424074
[02/16 00:30:12   2290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33516).
[02/16 00:30:12   2290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:12   2290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:12   2290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:12   2290s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.251, REAL:0.063, MEM:6927.3M, EPOCH TIME: 1771223412.487427
[02/16 00:30:12   2290s] *** maximum move = 3.89 um ***
[02/16 00:30:12   2290s] *** Finished re-routing un-routed nets (6927.3M) ***
[02/16 00:30:12   2290s] OPERPROF: Starting DPlace-Init at level 1, MEM:6927.3M, EPOCH TIME: 1771223412.549498
[02/16 00:30:12   2290s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223412.549882
[02/16 00:30:12   2290s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6927.3M, EPOCH TIME: 1771223412.550758
[02/16 00:30:12   2290s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223412.578794
[02/16 00:30:12   2290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:12   2290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:12   2290s] 
[02/16 00:30:12   2290s] 
[02/16 00:30:12   2290s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:30:12   2290s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.038, MEM:6927.3M, EPOCH TIME: 1771223412.617136
[02/16 00:30:12   2290s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6927.3M, EPOCH TIME: 1771223412.617260
[02/16 00:30:12   2290s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6927.3M, EPOCH TIME: 1771223412.617479
[02/16 00:30:12   2290s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6927.3M, EPOCH TIME: 1771223412.625473
[02/16 00:30:12   2290s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:6927.3M, EPOCH TIME: 1771223412.626052
[02/16 00:30:12   2290s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.077, MEM:6927.3M, EPOCH TIME: 1771223412.626213
[02/16 00:30:12   2290s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:30:12   2290s] 
[02/16 00:30:12   2290s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:02.0 mem=6927.3M) ***
[02/16 00:30:12   2290s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:30:12   2290s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 33516
[02/16 00:30:12   2290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.20
[02/16 00:30:12   2290s] *** AreaOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:21.7/0:00:07.8 (2.8), totSession cpu/real = 0:38:10.9/0:13:03.6 (2.9), mem = 6927.3M
[02/16 00:30:12   2290s] 
[02/16 00:30:12   2290s] =============================================================================================
[02/16 00:30:12   2290s]  Step TAT Report : AreaOpt #3 / clock_opt_design #1                             23.14-s088_1
[02/16 00:30:12   2290s] =============================================================================================
[02/16 00:30:12   2290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:30:12   2290s] ---------------------------------------------------------------------------------------------
[02/16 00:30:12   2290s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:30:12   2290s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:30:12   2290s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:30:12   2290s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:30:12   2290s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:30:12   2290s] [ OptimizationStep       ]      1   0:00:01.6  (  20.6 % )     0:00:04.8 /  0:00:16.2    3.4
[02/16 00:30:12   2290s] [ OptSingleIteration     ]      7   0:00:00.3  (   4.3 % )     0:00:03.2 /  0:00:14.6    4.6
[02/16 00:30:12   2290s] [ OptGetWeight           ]    430   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[02/16 00:30:12   2290s] [ OptEval                ]    430   0:00:01.9  (  24.4 % )     0:00:01.9 /  0:00:11.9    6.2
[02/16 00:30:12   2290s] [ OptCommit              ]    430   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[02/16 00:30:12   2290s] [ PostCommitDelayUpdate  ]    432   0:00:00.0  (   0.6 % )     0:00:00.6 /  0:00:01.1    1.8
[02/16 00:30:12   2290s] [ IncrDelayCalc          ]     85   0:00:00.5  (   6.8 % )     0:00:00.5 /  0:00:01.0    1.9
[02/16 00:30:12   2290s] [ RefinePlace            ]      1   0:00:02.0  (  25.5 % )     0:00:02.0 /  0:00:04.5    2.2
[02/16 00:30:12   2290s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.3
[02/16 00:30:12   2290s] [ IncrTimingUpdate       ]     18   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:01.3    4.0
[02/16 00:30:12   2290s] [ MISC                   ]          0:00:00.4  (   4.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/16 00:30:12   2290s] ---------------------------------------------------------------------------------------------
[02/16 00:30:12   2290s]  AreaOpt #3 TOTAL                   0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:21.7    2.8
[02/16 00:30:12   2290s] ---------------------------------------------------------------------------------------------
[02/16 00:30:12   2290s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33516
[02/16 00:30:12   2290s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6799.3M, EPOCH TIME: 1771223412.785866
[02/16 00:30:12   2290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:30:12   2290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:12   2291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:12   2291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:12   2291s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.222, REAL:0.050, MEM:6799.3M, EPOCH TIME: 1771223412.835373
[02/16 00:30:12   2291s] End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:08, mem=6799.26M, totSessionCpu=0:38:11).
[02/16 00:30:12   2291s] Begin: Collecting metrics
[02/16 00:30:13   2291s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 | 0:00:07  |        6791 |      |     |
| area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 | 0:00:09  |        6791 |      |     |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       57.03 | 0:00:21  |        6919 |      |     |
| area_reclaiming_2       |     0.017 |    0.017 |         0 |        0 |       56.96 | 0:01:03  |        6799 |      |     |
| area_reclaiming_3       |     0.019 |    0.019 |         0 |        0 |       56.96 | 0:00:08  |        6799 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:30:13   2291s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3995.7M, current mem=3860.7M)

[02/16 00:30:13   2291s] End: Collecting metrics
[02/16 00:30:13   2291s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:38:11.5/0:13:04.0 (2.9), mem = 6799.3M
[02/16 00:30:13   2291s] Starting local wire reclaim
[02/16 00:30:13   2291s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6799.3M, EPOCH TIME: 1771223413.205708
[02/16 00:30:13   2291s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6799.3M, EPOCH TIME: 1771223413.205809
[02/16 00:30:13   2291s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6799.3M, EPOCH TIME: 1771223413.205893
[02/16 00:30:13   2291s] Processing tracks to init pin-track alignment.
[02/16 00:30:13   2291s] z: 1, totalTracks: 0
[02/16 00:30:13   2291s] z: 3, totalTracks: 1
[02/16 00:30:13   2291s] z: 5, totalTracks: 1
[02/16 00:30:13   2291s] z: 7, totalTracks: 1
[02/16 00:30:13   2291s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:30:13   2291s] #spOpts: rpCkHalo=4 
[02/16 00:30:13   2291s] Initializing Route Infrastructure for color support ...
[02/16 00:30:13   2291s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6799.3M, EPOCH TIME: 1771223413.206138
[02/16 00:30:13   2291s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6799.3M, EPOCH TIME: 1771223413.206705
[02/16 00:30:13   2291s] Route Infrastructure Initialized for color support successfully.
[02/16 00:30:13   2291s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6799.3M, EPOCH TIME: 1771223413.234754
[02/16 00:30:13   2291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:13   2291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:13   2291s] Processing tracks to init pin-track alignment.
[02/16 00:30:13   2291s] z: 1, totalTracks: 0
[02/16 00:30:13   2291s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:30:13   2291s] z: 3, totalTracks: 1
[02/16 00:30:13   2291s] z: 5, totalTracks: 1
[02/16 00:30:13   2291s] z: 7, totalTracks: 1
[02/16 00:30:13   2291s] 
[02/16 00:30:13   2291s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:30:13   2291s] 
[02/16 00:30:13   2291s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:30:13   2291s] 
[02/16 00:30:13   2291s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:30:13   2291s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.040, REAL:0.035, MEM:6799.3M, EPOCH TIME: 1771223413.269625
[02/16 00:30:13   2291s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6799.3M, EPOCH TIME: 1771223413.269752
[02/16 00:30:13   2291s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6799.3M, EPOCH TIME: 1771223413.270020
[02/16 00:30:13   2291s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6799.3MB).
[02/16 00:30:13   2291s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.077, REAL:0.072, MEM:6799.3M, EPOCH TIME: 1771223413.277985
[02/16 00:30:13   2291s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.077, REAL:0.072, MEM:6799.3M, EPOCH TIME: 1771223413.278035
[02/16 00:30:13   2291s] TDRefine: refinePlace mode is spiral
[02/16 00:30:13   2291s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:30:13   2291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.12
[02/16 00:30:13   2291s] OPERPROF:   Starting Refine-Place at level 2, MEM:6799.3M, EPOCH TIME: 1771223413.282577
[02/16 00:30:13   2291s] *** Starting refinePlace (0:38:12 mem=6799.3M) ***
[02/16 00:30:13   2291s] Total net bbox length = 4.969e+05 (1.891e+05 3.077e+05) (ext = 3.081e+04)
[02/16 00:30:13   2291s] 
[02/16 00:30:13   2291s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:30:13   2291s] 
[02/16 00:30:13   2291s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:30:13   2291s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6799.3M, EPOCH TIME: 1771223413.322050
[02/16 00:30:13   2291s] # Found 84 legal fixed insts to color.
[02/16 00:30:13   2291s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.003, REAL:0.003, MEM:6799.3M, EPOCH TIME: 1771223413.324847
[02/16 00:30:13   2291s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6799.3M, EPOCH TIME: 1771223413.389938
[02/16 00:30:13   2291s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.002, REAL:0.002, MEM:6799.3M, EPOCH TIME: 1771223413.392278
[02/16 00:30:13   2291s] Set min layer with design mode ( 2 )
[02/16 00:30:13   2291s] Set max layer with design mode ( 7 )
[02/16 00:30:13   2291s] Set min layer with design mode ( 2 )
[02/16 00:30:13   2291s] Set max layer with design mode ( 7 )
[02/16 00:30:13   2291s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6799.3M, EPOCH TIME: 1771223413.404528
[02/16 00:30:13   2291s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.002, REAL:0.002, MEM:6799.3M, EPOCH TIME: 1771223413.406738
[02/16 00:30:13   2291s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6799.3M, EPOCH TIME: 1771223413.406817
[02/16 00:30:13   2291s] Starting refinePlace ...
[02/16 00:30:13   2291s] Set min layer with design mode ( 2 )
[02/16 00:30:13   2291s] Set max layer with design mode ( 7 )
[02/16 00:30:13   2291s] One DDP V2 for no tweak run.
[02/16 00:30:13   2291s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:6799.3M, EPOCH TIME: 1771223413.433832
[02/16 00:30:13   2291s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:6927.3M, EPOCH TIME: 1771223413.548990
[02/16 00:30:13   2291s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:6927.3M, EPOCH TIME: 1771223413.551009
[02/16 00:30:13   2291s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:6927.3M, EPOCH TIME: 1771223413.551079
[02/16 00:30:13   2291s] MP Top (33432): mp=1.050. U=0.568.
[02/16 00:30:13   2291s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.016, REAL:0.016, MEM:6927.3M, EPOCH TIME: 1771223413.564613
[02/16 00:30:13   2291s] [Pin padding] pin density ratio 0.45
[02/16 00:30:13   2291s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:6927.3M, EPOCH TIME: 1771223413.571656
[02/16 00:30:13   2291s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:6927.3M, EPOCH TIME: 1771223413.571774
[02/16 00:30:13   2291s] OPERPROF:             Starting InitSKP at level 7, MEM:6927.3M, EPOCH TIME: 1771223413.572214
[02/16 00:30:13   2291s] no activity file in design. spp won't run.
[02/16 00:30:13   2291s] no activity file in design. spp won't run.
[02/16 00:30:16   2297s] *** Finished SKP initialization (cpu=0:00:05.5, real=0:00:03.0)***
[02/16 00:30:16   2297s] OPERPROF:             Finished InitSKP at level 7, CPU:5.493, REAL:2.590, MEM:6991.3M, EPOCH TIME: 1771223416.162220
[02/16 00:30:16   2297s] Wait...
[02/16 00:30:16   2298s] Timing cost in AAE based: 7940989.9784492570906878
[02/16 00:30:16   2298s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:6.812, REAL:3.066, MEM:7031.3M, EPOCH TIME: 1771223416.637831
[02/16 00:30:16   2298s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:6.818, REAL:3.072, MEM:7031.3M, EPOCH TIME: 1771223416.643292
[02/16 00:30:16   2298s] SKP cleared!
[02/16 00:30:16   2298s] AAE Timing clean up.
[02/16 00:30:16   2298s] Tweakage: fix icg 1, fix clk 0.
[02/16 00:30:16   2298s] Tweakage: density cost 1, scale 0.4.
[02/16 00:30:16   2298s] Tweakage: activity cost 0, scale 1.0.
[02/16 00:30:16   2298s] Tweakage: timing cost on, scale 1.0.
[02/16 00:30:16   2298s] Tweakage: congestion cost on, scale 1.0.
[02/16 00:30:16   2298s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6927.3M, EPOCH TIME: 1771223416.681133
[02/16 00:30:16   2298s] Cut to 4 partitions.
[02/16 00:30:16   2298s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:6927.3M, EPOCH TIME: 1771223416.724404
[02/16 00:30:17   2300s] Tweakage swap 1262 pairs.
[02/16 00:30:18   2302s] Tweakage swap 870 pairs.
[02/16 00:30:19   2304s] Tweakage swap 977 pairs.
[02/16 00:30:21   2306s] Tweakage swap 675 pairs.
[02/16 00:30:21   2308s] Tweakage swap 166 pairs.
[02/16 00:30:23   2310s] Tweakage swap 158 pairs.
[02/16 00:30:24   2312s] Tweakage swap 141 pairs.
[02/16 00:30:25   2314s] Tweakage swap 149 pairs.
[02/16 00:30:26   2316s] Tweakage swap 44 pairs.
[02/16 00:30:27   2318s] Tweakage swap 49 pairs.
[02/16 00:30:28   2320s] Tweakage swap 44 pairs.
[02/16 00:30:30   2321s] Tweakage swap 48 pairs.
[02/16 00:30:30   2323s] Tweakage swap 546 pairs.
[02/16 00:30:32   2325s] Tweakage swap 366 pairs.
[02/16 00:30:33   2327s] Tweakage swap 488 pairs.
[02/16 00:30:34   2329s] Tweakage swap 301 pairs.
[02/16 00:30:34   2329s] Cleanup congestion map
[02/16 00:30:34   2329s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:34   2329s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:34   2329s] High layer ICDP is OFF.
[02/16 00:30:34   2329s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:34   2329s] Starting Early Global Route supply map. mem = 6927.3M
[02/16 00:30:34   2329s] (I)      Initializing eGR engine (regular)
[02/16 00:30:34   2329s] Set min layer with design mode ( 2 )
[02/16 00:30:34   2329s] Set max layer with design mode ( 7 )
[02/16 00:30:34   2329s] (I)      clean place blk overflow:
[02/16 00:30:34   2329s] (I)      H : enabled 1.00 0
[02/16 00:30:34   2329s] (I)      V : enabled 1.00 0
[02/16 00:30:34   2329s] (I)      Initializing eGR engine (regular)
[02/16 00:30:34   2329s] Set min layer with design mode ( 2 )
[02/16 00:30:34   2329s] Set max layer with design mode ( 7 )
[02/16 00:30:34   2329s] (I)      clean place blk overflow:
[02/16 00:30:34   2329s] (I)      H : enabled 1.00 0
[02/16 00:30:34   2329s] (I)      V : enabled 1.00 0
[02/16 00:30:34   2329s] (I)      Started Early Global Route kernel ( Curr Mem: 5.83 MB )
[02/16 00:30:34   2329s] (I)      Running eGR Regular flow
[02/16 00:30:34   2329s] (I)      # wire layers (front) : 11
[02/16 00:30:34   2329s] (I)      # wire layers (back)  : 0
[02/16 00:30:34   2329s] (I)      min wire layer : 1
[02/16 00:30:34   2329s] (I)      max wire layer : 10
[02/16 00:30:34   2329s] (I)      # cut layers (front) : 10
[02/16 00:30:34   2329s] (I)      # cut layers (back)  : 0
[02/16 00:30:34   2329s] (I)      min cut layer : 1
[02/16 00:30:34   2329s] (I)      max cut layer : 9
[02/16 00:30:34   2329s] (I)      ================================ Layers ================================
[02/16 00:30:34   2329s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:30:34   2329s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:30:34   2329s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:30:34   2329s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:30:34   2329s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:30:34   2329s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:30:34   2329s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:30:34   2329s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:30:34   2329s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:30:34   2329s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:30:34   2329s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:30:34   2329s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:30:34   2329s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:30:34   2329s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:30:34   2329s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:30:34   2329s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:30:34   2329s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:30:34   2329s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:30:34   2329s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:30:34   2329s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:30:34   2330s] Finished Early Global Route supply map. mem = 6927.3M
[02/16 00:30:34   2330s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:34   2330s] icdp demand smooth ratio : 0.837723
[02/16 00:30:34   2330s] Cleanup congestion map
[02/16 00:30:34   2330s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:35   2331s] Cleanup congestion map
[02/16 00:30:35   2331s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:35   2331s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:35   2331s] High layer ICDP is OFF.
[02/16 00:30:35   2331s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:35   2331s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:35   2331s] icdp demand smooth ratio : 0.836664
[02/16 00:30:35   2331s] Cleanup congestion map
[02/16 00:30:35   2331s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:35   2332s] Cleanup congestion map
[02/16 00:30:35   2332s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:35   2332s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:35   2332s] High layer ICDP is OFF.
[02/16 00:30:35   2332s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:35   2332s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:35   2332s] icdp demand smooth ratio : 0.836282
[02/16 00:30:35   2332s] Cleanup congestion map
[02/16 00:30:35   2332s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:36   2333s] Cleanup congestion map
[02/16 00:30:36   2333s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:36   2333s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:36   2333s] High layer ICDP is OFF.
[02/16 00:30:36   2333s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:36   2333s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:36   2333s] icdp demand smooth ratio : 0.835947
[02/16 00:30:36   2333s] Cleanup congestion map
[02/16 00:30:36   2333s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:37   2336s] Tweakage swap 140 pairs.
[02/16 00:30:38   2337s] Tweakage swap 84 pairs.
[02/16 00:30:38   2339s] Tweakage swap 122 pairs.
[02/16 00:30:40   2340s] Tweakage swap 77 pairs.
[02/16 00:30:40   2341s] Cleanup congestion map
[02/16 00:30:40   2341s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:40   2341s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:40   2341s] High layer ICDP is OFF.
[02/16 00:30:40   2341s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:40   2341s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:40   2341s] icdp demand smooth ratio : 0.835474
[02/16 00:30:40   2341s] Cleanup congestion map
[02/16 00:30:40   2341s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:40   2342s] Cleanup congestion map
[02/16 00:30:40   2342s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:40   2342s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:40   2342s] High layer ICDP is OFF.
[02/16 00:30:40   2342s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:40   2342s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:40   2342s] icdp demand smooth ratio : 0.835404
[02/16 00:30:40   2342s] Cleanup congestion map
[02/16 00:30:40   2342s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:40   2343s] Cleanup congestion map
[02/16 00:30:40   2343s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:40   2343s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:40   2343s] High layer ICDP is OFF.
[02/16 00:30:40   2343s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:40   2343s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:40   2343s] icdp demand smooth ratio : 0.835367
[02/16 00:30:41   2343s] Cleanup congestion map
[02/16 00:30:41   2343s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:41   2344s] Cleanup congestion map
[02/16 00:30:41   2344s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:41   2344s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:41   2344s] High layer ICDP is OFF.
[02/16 00:30:41   2344s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:41   2344s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:41   2344s] icdp demand smooth ratio : 0.835320
[02/16 00:30:41   2344s] Cleanup congestion map
[02/16 00:30:41   2344s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:42   2347s] Tweakage swap 15 pairs.
[02/16 00:30:43   2348s] Tweakage swap 10 pairs.
[02/16 00:30:43   2349s] Tweakage swap 21 pairs.
[02/16 00:30:45   2351s] Tweakage swap 18 pairs.
[02/16 00:30:45   2351s] Cleanup congestion map
[02/16 00:30:45   2351s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:45   2351s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:45   2351s] High layer ICDP is OFF.
[02/16 00:30:45   2351s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:45   2351s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:45   2351s] icdp demand smooth ratio : 0.835252
[02/16 00:30:45   2351s] Cleanup congestion map
[02/16 00:30:45   2351s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:45   2352s] Cleanup congestion map
[02/16 00:30:45   2352s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:45   2352s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:45   2352s] High layer ICDP is OFF.
[02/16 00:30:45   2352s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:45   2352s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:45   2352s] icdp demand smooth ratio : 0.835238
[02/16 00:30:45   2352s] Cleanup congestion map
[02/16 00:30:45   2352s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:45   2353s] Cleanup congestion map
[02/16 00:30:45   2353s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:45   2353s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:45   2353s] High layer ICDP is OFF.
[02/16 00:30:45   2353s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:45   2353s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:45   2354s] icdp demand smooth ratio : 0.835221
[02/16 00:30:45   2354s] Cleanup congestion map
[02/16 00:30:45   2354s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:46   2354s] Cleanup congestion map
[02/16 00:30:46   2354s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:30:46   2354s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:30:46   2355s] High layer ICDP is OFF.
[02/16 00:30:46   2355s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:30:46   2355s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:30:46   2355s] icdp demand smooth ratio : 0.835215
[02/16 00:30:46   2355s] Cleanup congestion map
[02/16 00:30:46   2355s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:30:46   2355s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:56.984, REAL:29.967, MEM:6927.3M, EPOCH TIME: 1771223446.691860
[02/16 00:30:46   2355s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:57.031, REAL:30.015, MEM:6927.3M, EPOCH TIME: 1771223446.696606
[02/16 00:30:46   2355s] Cleanup congestion map
[02/16 00:30:46   2355s] Call icdpEval cleanup ...
[02/16 00:30:46   2355s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:64.051, REAL:33.279, MEM:6799.3M, EPOCH TIME: 1771223446.712519
[02/16 00:30:46   2355s] Move report: Congestion aware Tweak moves 11404 insts, mean move: 2.36 um, max move: 21.60 um 
[02/16 00:30:46   2355s] 	Max move on inst (FE_OFC3336_u_ctrl_n_406): (99.07, 235.15) --> (102.31, 253.51)
[02/16 00:30:46   2355s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:01:04, real=0:00:33.0, mem=6799.3mb) @(0:38:12 - 0:39:16).
[02/16 00:30:46   2355s] Cleanup congestion map
[02/16 00:30:46   2355s] 
[02/16 00:30:46   2355s]  === Spiral for Logical I: (movable: 33432) ===
[02/16 00:30:46   2355s] 
[02/16 00:30:46   2355s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:30:47   2358s] 
[02/16 00:30:47   2358s]  Info: 0 filler has been deleted!
[02/16 00:30:47   2358s] Move report: legalization moves 1 insts, mean move: 0.22 um, max move: 0.22 um spiral
[02/16 00:30:47   2358s] 	Max move on inst (u_array_gen_row[5].gen_col[5].u_pe_csa_tree_ADD_TC_OP_groupi_g2521): (242.71, 243.79) --> (242.50, 243.79)
[02/16 00:30:47   2358s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[02/16 00:30:47   2358s] [CPU] RefinePlace/Commit (cpu=0:00:01.8, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:30:47   2358s] [CPU] RefinePlace/Legalization (cpu=0:00:03.1, real=0:00:01.0, mem=6767.3MB) @(0:39:16 - 0:39:19).
[02/16 00:30:47   2358s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:30:47   2358s] Move report: Detail placement moves 11404 insts, mean move: 2.36 um, max move: 21.60 um 
[02/16 00:30:47   2358s] 	Max move on inst (FE_OFC3336_u_ctrl_n_406): (99.07, 235.15) --> (102.31, 253.51)
[02/16 00:30:47   2358s] 	Runtime: CPU: 0:01:07 REAL: 0:00:34.0 MEM: 6767.3MB
[02/16 00:30:47   2358s] Statistics of distance of Instance movement in refine placement:
[02/16 00:30:47   2358s]   maximum (X+Y) =        21.60 um
[02/16 00:30:47   2358s]   inst (FE_OFC3336_u_ctrl_n_406) with max move: (99.072, 235.152) -> (102.312, 253.512)
[02/16 00:30:47   2358s]   mean    (X+Y) =         2.36 um
[02/16 00:30:47   2358s] Total instances flipped for legalization: 81
[02/16 00:30:47   2358s] Summary Report:
[02/16 00:30:47   2358s] Instances move: 11404 (out of 33432 movable)
[02/16 00:30:47   2358s] Instances flipped: 81
[02/16 00:30:47   2358s] Mean displacement: 2.36 um
[02/16 00:30:47   2358s] Max displacement: 21.60 um (Instance: FE_OFC3336_u_ctrl_n_406) (99.072, 235.152) -> (102.312, 253.512)
[02/16 00:30:47   2358s] 	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx8_ASAP7_75t_SL
[02/16 00:30:47   2358s] 	Violation at original loc: Overlapping with other instance
[02/16 00:30:47   2358s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:30:47   2358s] Total instances moved : 11404
[02/16 00:30:47   2358s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:67.210, REAL:34.577, MEM:6767.3M, EPOCH TIME: 1771223447.984239
[02/16 00:30:48   2358s] Total net bbox length = 4.916e+05 (1.861e+05 3.055e+05) (ext = 3.050e+04)
[02/16 00:30:48   2358s] Runtime: CPU: 0:01:07 REAL: 0:00:34.0 MEM: 6767.3MB
[02/16 00:30:48   2358s] [CPU] RefinePlace/total (cpu=0:01:07, real=0:00:34.0, mem=6767.3MB) @(0:38:12 - 0:39:19).
[02/16 00:30:48   2358s] *** Finished refinePlace (0:39:19 mem=6767.3M) ***
[02/16 00:30:48   2358s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.12
[02/16 00:30:48   2358s] OPERPROF:   Finished Refine-Place at level 2, CPU:67.377, REAL:34.745, MEM:6767.3M, EPOCH TIME: 1771223448.027847
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 21.60 um
RPlace-Summary:     Max move: inst FE_OFC3336_u_ctrl_n_406 cell INVx8_ASAP7_75t_SL loc (99.07, 235.15) -> (102.31, 253.51)
RPlace-Summary:     Average move dist: 2.36
RPlace-Summary:     Number of inst moved: 11404
RPlace-Summary:     Number of movable inst: 33432
[02/16 00:30:48   2358s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:30:48   2358s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6767.3M, EPOCH TIME: 1771223448.034317
[02/16 00:30:48   2358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33516).
[02/16 00:30:48   2358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:48   2359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:48   2359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:48   2359s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.269, REAL:0.079, MEM:6799.3M, EPOCH TIME: 1771223448.112940
[02/16 00:30:48   2359s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:67.734, REAL:34.907, MEM:6799.3M, EPOCH TIME: 1771223448.113068
[02/16 00:30:48   2359s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:01:07.7/0:00:34.9 (1.9), totSession cpu/real = 0:39:19.3/0:13:38.9 (2.9), mem = 6799.3M
[02/16 00:30:48   2359s] 
[02/16 00:30:48   2359s] =============================================================================================
[02/16 00:30:48   2359s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.14-s088_1
[02/16 00:30:48   2359s] =============================================================================================
[02/16 00:30:48   2359s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:30:48   2359s] ---------------------------------------------------------------------------------------------
[02/16 00:30:48   2359s] [ RefinePlace            ]      1   0:00:34.7  (  99.5 % )     0:00:34.8 /  0:01:07.4    1.9
[02/16 00:30:48   2359s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:30:48   2359s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:30:48   2359s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.3    2.8
[02/16 00:30:48   2359s] ---------------------------------------------------------------------------------------------
[02/16 00:30:48   2359s]  LocalWireReclaim #1 TOTAL          0:00:34.9  ( 100.0 % )     0:00:34.9 /  0:01:07.7    1.9
[02/16 00:30:48   2359s] ---------------------------------------------------------------------------------------------
[02/16 00:30:48   2359s] Begin: Collecting metrics
[02/16 00:30:48   2359s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 | 0:00:07  |        6791 |      |     |
| area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 | 0:00:09  |        6791 |      |     |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       57.03 | 0:00:21  |        6919 |      |     |
| area_reclaiming_2       |     0.017 |    0.017 |         0 |        0 |       56.96 | 0:01:03  |        6799 |      |     |
| area_reclaiming_3       |     0.019 |    0.019 |         0 |        0 |       56.96 | 0:00:08  |        6799 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:35  |        6799 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:30:48   2359s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3974.0M, current mem=3856.8M)

[02/16 00:30:48   2359s] End: Collecting metrics
[02/16 00:30:49   2360s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:30:49   2360s] #################################################################################
[02/16 00:30:49   2360s] # Design Stage: PreRoute
[02/16 00:30:49   2360s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:30:49   2360s] # Design Mode: 45nm
[02/16 00:30:49   2360s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:30:49   2360s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:30:49   2360s] # Signoff Settings: SI Off 
[02/16 00:30:49   2360s] #################################################################################
[02/16 00:30:50   2367s] Calculate delays in Single mode...
[02/16 00:30:50   2367s] Topological Sorting (REAL = 0:00:00.0, MEM = 6699.7M, InitMEM = 6699.7M)
[02/16 00:30:50   2367s] Start delay calculation (fullDC) (8 T). (MEM=3836.19)
[02/16 00:30:50   2367s] End AAE Lib Interpolated Model. (MEM=3847.648438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:30:54   2394s] Total number of fetched objects 35571
[02/16 00:30:55   2395s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:01.0)
[02/16 00:30:55   2395s] End delay calculation. (MEM=3858.58 CPU=0:00:24.6 REAL=0:00:04.0)
[02/16 00:30:55   2395s] End delay calculation (fullDC). (MEM=3858.58 CPU=0:00:27.9 REAL=0:00:05.0)
[02/16 00:30:55   2395s] *** CDM Built up (cpu=0:00:34.8  real=0:00:06.0  mem= 6679.2M) ***
[02/16 00:30:56   2401s] eGR doReRoute: optGuide
[02/16 00:30:56   2401s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6711.2M, EPOCH TIME: 1771223456.494886
[02/16 00:30:56   2401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:56   2401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:56   2401s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:30:56   2401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:56   2401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:30:56   2401s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:6711.2M, EPOCH TIME: 1771223456.500765
[02/16 00:30:56   2401s] {MMLU 0 85 35571}
[02/16 00:30:56   2401s] [oiLAM] Zs 7, 11
[02/16 00:30:56   2401s] ### Creating LA Mngr. totSessionCpu=0:40:02 mem=6711.2M
[02/16 00:30:56   2401s] ### Creating LA Mngr, finished. totSessionCpu=0:40:02 mem=6711.2M
[02/16 00:30:56   2401s] Running pre-eGR process
[02/16 00:30:56   2401s] Set min layer with design mode ( 2 )
[02/16 00:30:56   2401s] Set max layer with design mode ( 7 )
[02/16 00:30:56   2401s] Set min layer with design mode ( 2 )
[02/16 00:30:56   2401s] Set max layer with design mode ( 7 )
[02/16 00:30:56   2401s] (I)      Started Import and model ( Curr Mem: 5.50 MB )
[02/16 00:30:56   2401s] (I)      == Non-default Options ==
[02/16 00:30:56   2401s] (I)      Maximum routing layer                              : 7
[02/16 00:30:56   2401s] (I)      Top routing layer                                  : 7
[02/16 00:30:56   2401s] (I)      Number of threads                                  : 8
[02/16 00:30:56   2401s] (I)      Route tie net to shape                             : auto
[02/16 00:30:56   2401s] (I)      Method to set GCell size                           : row
[02/16 00:30:56   2401s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:30:56   2401s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:30:56   2401s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:30:56   2401s] Removed 1 out of boundary tracks from layer 2
[02/16 00:30:56   2401s] Removed 1 out of boundary tracks from layer 2
[02/16 00:30:56   2401s] Removed 1 out of boundary tracks from layer 2
[02/16 00:30:56   2401s] Removed 1 out of boundary tracks from layer 2
[02/16 00:30:56   2401s] Removed 1 out of boundary tracks from layer 2
[02/16 00:30:56   2401s] Removed 1 out of boundary tracks from layer 2
[02/16 00:30:56   2401s] (I)      ============== Pin Summary ==============
[02/16 00:30:56   2401s] (I)      +-------+--------+---------+------------+
[02/16 00:30:56   2401s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:30:56   2401s] (I)      +-------+--------+---------+------------+
[02/16 00:30:56   2401s] (I)      |     1 | 110375 |   86.83 |        Pin |
[02/16 00:30:56   2401s] (I)      |     2 |  16740 |   13.17 |        Pin |
[02/16 00:30:56   2401s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:30:56   2401s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:30:56   2401s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:30:56   2401s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:30:56   2401s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:30:56   2401s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:30:56   2401s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:30:56   2401s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:30:56   2401s] (I)      +-------+--------+---------+------------+
[02/16 00:30:56   2401s] (I)      Custom ignore net properties:
[02/16 00:30:56   2401s] (I)      1 : NotLegal
[02/16 00:30:56   2401s] (I)      Default ignore net properties:
[02/16 00:30:56   2401s] (I)      1 : Special
[02/16 00:30:56   2401s] (I)      2 : Analog
[02/16 00:30:56   2401s] (I)      3 : Fixed
[02/16 00:30:56   2401s] (I)      4 : Skipped
[02/16 00:30:56   2401s] (I)      5 : MixedSignal
[02/16 00:30:56   2401s] (I)      Prerouted net properties:
[02/16 00:30:56   2401s] (I)      1 : NotLegal
[02/16 00:30:56   2401s] (I)      2 : Special
[02/16 00:30:56   2401s] (I)      3 : Analog
[02/16 00:30:56   2401s] (I)      4 : Fixed
[02/16 00:30:56   2401s] (I)      5 : Skipped
[02/16 00:30:56   2401s] (I)      6 : MixedSignal
[02/16 00:30:56   2401s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:30:56   2401s] (I)      Use row-based GCell size
[02/16 00:30:56   2401s] (I)      Use row-based GCell align
[02/16 00:30:56   2401s] (I)      layer 0 area = 170496
[02/16 00:30:56   2401s] (I)      layer 1 area = 170496
[02/16 00:30:56   2401s] (I)      layer 2 area = 170496
[02/16 00:30:56   2401s] (I)      layer 3 area = 512000
[02/16 00:30:56   2401s] (I)      layer 4 area = 512000
[02/16 00:30:56   2401s] (I)      layer 5 area = 560000
[02/16 00:30:56   2401s] (I)      layer 6 area = 560000
[02/16 00:30:56   2401s] (I)      GCell unit size   : 4320
[02/16 00:30:56   2401s] (I)      GCell multiplier  : 1
[02/16 00:30:56   2401s] (I)      GCell row height  : 4320
[02/16 00:30:56   2401s] (I)      Actual row height : 4320
[02/16 00:30:56   2401s] (I)      GCell align ref   : 24768 24768
[02/16 00:30:56   2401s] missing default track structure on layer 1
[02/16 00:30:56   2401s] [NR-eGR] Track table information for default rule: 
[02/16 00:30:56   2401s] [NR-eGR] M1 has no routable track
[02/16 00:30:56   2401s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:30:56   2401s] [NR-eGR] M3 has single uniform track structure
[02/16 00:30:56   2401s] [NR-eGR] M4 has single uniform track structure
[02/16 00:30:56   2401s] [NR-eGR] M5 has single uniform track structure
[02/16 00:30:56   2401s] [NR-eGR] M6 has single uniform track structure
[02/16 00:30:56   2401s] [NR-eGR] M7 has single uniform track structure
[02/16 00:30:56   2401s] [NR-eGR] M8 has single uniform track structure
[02/16 00:30:56   2401s] [NR-eGR] M9 has single uniform track structure
[02/16 00:30:56   2401s] [NR-eGR] Pad has single uniform track structure
[02/16 00:30:56   2401s] (I)      ============== Default via ===============
[02/16 00:30:56   2401s] (I)      +---+------------------+-----------------+
[02/16 00:30:56   2401s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:30:56   2401s] (I)      +---+------------------+-----------------+
[02/16 00:30:56   2401s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:30:56   2401s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:30:56   2401s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:30:56   2401s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:30:56   2401s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:30:56   2401s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:30:56   2401s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:30:56   2401s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:30:56   2401s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:30:56   2401s] (I)      +---+------------------+-----------------+
[02/16 00:30:56   2401s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:30:56   2401s] [NR-eGR] Read 1667 PG shapes
[02/16 00:30:56   2401s] [NR-eGR] Read 0 clock shapes
[02/16 00:30:56   2401s] [NR-eGR] Read 0 other shapes
[02/16 00:30:56   2401s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:30:56   2401s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:30:56   2401s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:30:56   2401s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:30:56   2401s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:30:56   2401s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:30:56   2401s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:30:56   2401s] [NR-eGR] #Other Blockages    : 0
[02/16 00:30:56   2401s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:30:56   2401s] [NR-eGR] #prerouted nets         : 85
[02/16 00:30:56   2401s] [NR-eGR] #prerouted special nets : 0
[02/16 00:30:56   2401s] [NR-eGR] #prerouted wires        : 14985
[02/16 00:30:56   2401s] [NR-eGR] Read 33926 nets ( ignored 85 )
[02/16 00:30:56   2401s] (I)        Front-side 33926 ( ignored 85 )
[02/16 00:30:56   2401s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:30:56   2401s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:30:57   2401s] (I)      handle routing halo
[02/16 00:30:57   2401s] (I)      Reading macro buffers
[02/16 00:30:57   2401s] (I)      Number of macro buffers: 0
[02/16 00:30:57   2401s] (I)      early_global_route_priority property id does not exist.
[02/16 00:30:57   2401s] (I)      Read Num Blocks=46499  Num Prerouted Wires=14985  Num CS=0
[02/16 00:30:57   2401s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 7877
[02/16 00:30:57   2401s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 5115
[02/16 00:30:57   2401s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 1475
[02/16 00:30:57   2401s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 451
[02/16 00:30:57   2401s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 67
[02/16 00:30:57   2401s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:30:57   2401s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:30:57   2401s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:30:57   2401s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:30:57   2401s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:30:57   2402s] (I)      Number of ignored nets                =     85
[02/16 00:30:57   2402s] (I)      Number of connected nets              =      0
[02/16 00:30:57   2402s] (I)      Number of fixed nets                  =     85.  Ignored: Yes
[02/16 00:30:57   2402s] (I)      Number of clock nets                  =     85.  Ignored: No
[02/16 00:30:57   2402s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:30:57   2402s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:30:57   2402s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:30:57   2402s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:30:57   2402s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:30:57   2402s] (I)      Ndr track 0 does not exist
[02/16 00:30:57   2402s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:30:57   2402s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:30:57   2402s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:30:57   2402s] (I)      Site width          :   864  (dbu)
[02/16 00:30:57   2402s] (I)      Row height          :  4320  (dbu)
[02/16 00:30:57   2402s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:30:57   2402s] (I)      GCell width         :  4320  (dbu)
[02/16 00:30:57   2402s] (I)      GCell height        :  4320  (dbu)
[02/16 00:30:57   2402s] (I)      Grid                :   343   343     7
[02/16 00:30:57   2402s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:30:57   2402s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:30:57   2402s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:30:57   2402s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:30:57   2402s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:30:57   2402s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:30:57   2402s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:30:57   2402s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:30:57   2402s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:30:57   2402s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:30:57   2402s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:30:57   2402s] (I)      --------------------------------------------------------
[02/16 00:30:57   2402s] 
[02/16 00:30:57   2402s] [NR-eGR] ============ Routing rule table ============
[02/16 00:30:57   2402s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 33841
[02/16 00:30:57   2402s] [NR-eGR] ========================================
[02/16 00:30:57   2402s] [NR-eGR] 
[02/16 00:30:57   2402s] (I)      ==== NDR : (Default) ====
[02/16 00:30:57   2402s] (I)      +--------------+--------+
[02/16 00:30:57   2402s] (I)      |           ID |      0 |
[02/16 00:30:57   2402s] (I)      |      Default |    yes |
[02/16 00:30:57   2402s] (I)      |  Clk Special |     no |
[02/16 00:30:57   2402s] (I)      | Hard spacing |     no |
[02/16 00:30:57   2402s] (I)      |    NDR track | (none) |
[02/16 00:30:57   2402s] (I)      |      NDR via | (none) |
[02/16 00:30:57   2402s] (I)      |  Extra space |      0 |
[02/16 00:30:57   2402s] (I)      |      Shields |      0 |
[02/16 00:30:57   2402s] (I)      |   Demand (H) |      1 |
[02/16 00:30:57   2402s] (I)      |   Demand (V) |      1 |
[02/16 00:30:57   2402s] (I)      |        #Nets |  33841 |
[02/16 00:30:57   2402s] (I)      +--------------+--------+
[02/16 00:30:57   2402s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:30:57   2402s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:30:57   2402s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:30:57   2402s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:30:57   2402s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:30:57   2402s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:30:57   2402s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:30:57   2402s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:30:57   2402s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:30:57   2402s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:30:57   2402s] (I)      =============== Blocked Tracks ===============
[02/16 00:30:57   2402s] (I)      +-------+---------+----------+---------------+
[02/16 00:30:57   2402s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:30:57   2402s] (I)      +-------+---------+----------+---------------+
[02/16 00:30:57   2402s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:30:57   2402s] (I)      |     2 |  821828 |   149678 |        18.21% |
[02/16 00:30:57   2402s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:30:57   2402s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:30:57   2402s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:30:57   2402s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:30:57   2402s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:30:57   2402s] (I)      +-------+---------+----------+---------------+
[02/16 00:30:57   2402s] (I)      Finished Import and model ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 5.52 MB )
[02/16 00:30:57   2402s] (I)      Delete wires for 33841 nets (async)
[02/16 00:30:57   2402s] (I)      Reset routing kernel
[02/16 00:30:57   2402s] (I)      Started Global Routing ( Curr Mem: 5.52 MB )
[02/16 00:30:57   2402s] (I)      totalPins=121210  totalGlobalPin=120360 (99.30%)
[02/16 00:30:57   2402s] (I)      ================= Net Group Info =================
[02/16 00:30:57   2402s] (I)      +----+----------------+--------------+-----------+
[02/16 00:30:57   2402s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:30:57   2402s] (I)      +----+----------------+--------------+-----------+
[02/16 00:30:57   2402s] (I)      |  1 |          33841 |        M2(2) |     M7(7) |
[02/16 00:30:57   2402s] (I)      +----+----------------+--------------+-----------+
[02/16 00:30:57   2402s] (I)      total 2D Cap : 3363005 = (1539007 H, 1823998 V)
[02/16 00:30:57   2402s] (I)      total 2D Demand : 55151 = (26616 H, 28535 V)
[02/16 00:30:57   2402s] (I)      init route region map
[02/16 00:30:57   2402s] (I)      #blocked GCells = 0
[02/16 00:30:57   2402s] (I)      #regions = 1
[02/16 00:30:57   2402s] (I)      init safety region map
[02/16 00:30:57   2402s] (I)      #blocked GCells = 0
[02/16 00:30:57   2402s] (I)      #regions = 1
[02/16 00:30:57   2402s] [NR-eGR] Layer group 1: route 33841 net(s) in layer range [2, 7]
[02/16 00:30:57   2402s] (I)      
[02/16 00:30:57   2402s] (I)      ============  Phase 1a Route ============
[02/16 00:30:57   2402s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:30:57   2402s] (I)      Usage: 508325 = (198440 H, 309885 V) = (12.89% H, 16.99% V) = (2.143e+05um H, 3.347e+05um V)
[02/16 00:30:57   2402s] (I)      
[02/16 00:30:57   2402s] (I)      ============  Phase 1b Route ============
[02/16 00:30:57   2403s] (I)      Usage: 508375 = (198465 H, 309910 V) = (12.90% H, 16.99% V) = (2.143e+05um H, 3.347e+05um V)
[02/16 00:30:57   2403s] (I)      Overflow of layer group 1: 0.05% H + 0.01% V. EstWL: 5.490450e+05um
[02/16 00:30:57   2403s] (I)      Congestion metric : 0.07%H 0.01%V, 0.08%HV
[02/16 00:30:57   2403s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:30:57   2403s] (I)      
[02/16 00:30:57   2403s] (I)      ============  Phase 1c Route ============
[02/16 00:30:57   2403s] (I)      Level2 Grid: 69 x 69
[02/16 00:30:57   2403s] (I)      Usage: 508375 = (198465 H, 309910 V) = (12.90% H, 16.99% V) = (2.143e+05um H, 3.347e+05um V)
[02/16 00:30:57   2403s] (I)      
[02/16 00:30:57   2403s] (I)      ============  Phase 1d Route ============
[02/16 00:30:57   2403s] (I)      Usage: 508423 = (198470 H, 309953 V) = (12.90% H, 16.99% V) = (2.143e+05um H, 3.347e+05um V)
[02/16 00:30:57   2403s] (I)      
[02/16 00:30:57   2403s] (I)      ============  Phase 1e Route ============
[02/16 00:30:57   2403s] (I)      Usage: 508423 = (198470 H, 309953 V) = (12.90% H, 16.99% V) = (2.143e+05um H, 3.347e+05um V)
[02/16 00:30:57   2403s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 5.490968e+05um
[02/16 00:30:57   2403s] (I)      
[02/16 00:30:57   2403s] (I)      ============  Phase 1l Route ============
[02/16 00:30:58   2405s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:30:58   2405s] (I)      Layer  2:     697642    161419       394           0      879795    ( 0.00%) 
[02/16 00:30:58   2405s] (I)      Layer  3:     851401    224814        88           0      879795    ( 0.00%) 
[02/16 00:30:58   2405s] (I)      Layer  4:     444567     80832       903       52132      607714    ( 7.90%) 
[02/16 00:30:58   2405s] (I)      Layer  5:     560538     94428         1           0      659846    ( 0.00%) 
[02/16 00:30:58   2405s] (I)      Layer  6:     408851     39654        31       10079      484806    ( 2.04%) 
[02/16 00:30:58   2405s] (I)      Layer  7:     409109     30845         0       10083      484802    ( 2.04%) 
[02/16 00:30:58   2405s] (I)      Total:       3372108    631992      1417       72292     3996756    ( 1.78%) 
[02/16 00:30:58   2405s] (I)      
[02/16 00:30:58   2405s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:30:58   2405s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:30:58   2405s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:30:58   2405s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/16 00:30:58   2405s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:30:58   2405s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:30:58   2405s] [NR-eGR]      M2 ( 2)       336( 0.29%)         6( 0.01%)   ( 0.29%) 
[02/16 00:30:58   2405s] [NR-eGR]      M3 ( 3)        77( 0.07%)         1( 0.00%)   ( 0.07%) 
[02/16 00:30:58   2405s] [NR-eGR]      M4 ( 4)       661( 0.61%)        18( 0.02%)   ( 0.63%) 
[02/16 00:30:58   2405s] [NR-eGR]      M5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:30:58   2405s] [NR-eGR]      M6 ( 6)        30( 0.03%)         0( 0.00%)   ( 0.03%) 
[02/16 00:30:58   2405s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:30:58   2405s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:30:58   2405s] [NR-eGR]        Total      1105( 0.16%)        25( 0.00%)   ( 0.16%) 
[02/16 00:30:58   2405s] [NR-eGR] 
[02/16 00:30:58   2405s] (I)      Finished Global Routing ( CPU: 3.71 sec, Real: 1.19 sec, Curr Mem: 5.54 MB )
[02/16 00:30:58   2405s] (I)      Updating congestion map
[02/16 00:30:58   2405s] (I)      total 2D Cap : 3385431 = (1559953 H, 1825478 V)
[02/16 00:30:58   2405s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[02/16 00:30:58   2405s] (I)      Running track assignment and export wires
[02/16 00:30:58   2405s] (I)      ============= Track Assignment ============
[02/16 00:30:58   2405s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.53 MB )
[02/16 00:30:58   2405s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:30:58   2405s] (I)      Run Multi-thread track assignment
[02/16 00:30:58   2407s] (I)      Finished Track Assignment (8T) ( CPU: 1.45 sec, Real: 0.28 sec, Curr Mem: 5.57 MB )
[02/16 00:30:58   2407s] (I)      Started Export ( Curr Mem: 5.57 MB )
[02/16 00:30:59   2407s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:30:59   2408s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/16 00:30:59   2408s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:30:59   2408s] [NR-eGR]              Length (um)    Vias 
[02/16 00:30:59   2408s] [NR-eGR] ---------------------------------
[02/16 00:30:59   2408s] [NR-eGR]  M1   (1V)             0  110377 
[02/16 00:30:59   2408s] [NR-eGR]  M2   (2H)        124897  183633 
[02/16 00:30:59   2408s] [NR-eGR]  M3   (3V)        220102   25437 
[02/16 00:30:59   2408s] [NR-eGR]  M4   (4H)         69604   10354 
[02/16 00:30:59   2408s] [NR-eGR]  M5   (5V)         97170    5642 
[02/16 00:30:59   2408s] [NR-eGR]  M6   (6H)         40521    1428 
[02/16 00:30:59   2408s] [NR-eGR]  M7   (7V)         33381       0 
[02/16 00:30:59   2408s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:30:59   2408s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:30:59   2408s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:30:59   2408s] [NR-eGR] ---------------------------------
[02/16 00:30:59   2408s] [NR-eGR]       Total       585675  336871 
[02/16 00:30:59   2408s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:30:59   2408s] [NR-eGR] Total half perimeter of net bounding box: 491588um
[02/16 00:30:59   2408s] [NR-eGR] Total length: 585675um, number of vias: 336871
[02/16 00:30:59   2408s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:30:59   2408s] (I)      == Layer wire length by net rule ==
[02/16 00:30:59   2408s] (I)                    Default 
[02/16 00:30:59   2408s] (I)      ----------------------
[02/16 00:30:59   2408s] (I)       M1   (1V)        0um 
[02/16 00:30:59   2408s] (I)       M2   (2H)   124897um 
[02/16 00:30:59   2408s] (I)       M3   (3V)   220102um 
[02/16 00:30:59   2408s] (I)       M4   (4H)    69604um 
[02/16 00:30:59   2408s] (I)       M5   (5V)    97170um 
[02/16 00:30:59   2408s] (I)       M6   (6H)    40521um 
[02/16 00:30:59   2408s] (I)       M7   (7V)    33381um 
[02/16 00:30:59   2408s] (I)       M8   (8H)        0um 
[02/16 00:30:59   2408s] (I)       M9   (9V)        0um 
[02/16 00:30:59   2408s] (I)       Pad  (10H)       0um 
[02/16 00:30:59   2408s] (I)      ----------------------
[02/16 00:30:59   2408s] (I)            Total  585675um 
[02/16 00:30:59   2408s] (I)      == Layer via count by net rule ==
[02/16 00:30:59   2408s] (I)                   Default 
[02/16 00:30:59   2408s] (I)      ---------------------
[02/16 00:30:59   2408s] (I)       M1   (1V)    110377 
[02/16 00:30:59   2408s] (I)       M2   (2H)    183633 
[02/16 00:30:59   2408s] (I)       M3   (3V)     25437 
[02/16 00:30:59   2408s] (I)       M4   (4H)     10354 
[02/16 00:30:59   2408s] (I)       M5   (5V)      5642 
[02/16 00:30:59   2408s] (I)       M6   (6H)      1428 
[02/16 00:30:59   2408s] (I)       M7   (7V)         0 
[02/16 00:30:59   2408s] (I)       M8   (8H)         0 
[02/16 00:30:59   2408s] (I)       M9   (9V)         0 
[02/16 00:30:59   2408s] (I)       Pad  (10H)        0 
[02/16 00:30:59   2408s] (I)      ---------------------
[02/16 00:30:59   2408s] (I)            Total   336871 
[02/16 00:30:59   2408s] (I)      Finished Export ( CPU: 1.63 sec, Real: 0.97 sec, Curr Mem: 5.44 MB )
[02/16 00:30:59   2408s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:30:59   2408s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.42 sec, Real: 3.11 sec, Curr Mem: 5.44 MB )
[02/16 00:30:59   2409s] [NR-eGR] Finished Early Global Route ( CPU: 7.45 sec, Real: 3.14 sec, Curr Mem: 5.38 MB )
[02/16 00:30:59   2409s] (I)      ========================================= Runtime Summary ==========================================
[02/16 00:30:59   2409s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/16 00:30:59   2409s] (I)      ----------------------------------------------------------------------------------------------------
[02/16 00:30:59   2409s] (I)       Early Global Route                             100.00%  744.67 sec  747.80 sec  3.14 sec  7.45 sec 
[02/16 00:30:59   2409s] (I)       +-Early Global Route kernel                     99.04%  744.67 sec  747.78 sec  3.11 sec  7.42 sec 
[02/16 00:30:59   2409s] (I)       | +-Import and model                            14.99%  744.68 sec  745.15 sec  0.47 sec  0.47 sec 
[02/16 00:30:59   2409s] (I)       | | +-Create place DB                            6.04%  744.68 sec  744.86 sec  0.19 sec  0.19 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Import place data                        6.03%  744.68 sec  744.86 sec  0.19 sec  0.19 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Read instances and placement           1.40%  744.68 sec  744.72 sec  0.04 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Read nets                              4.58%  744.72 sec  744.86 sec  0.14 sec  0.14 sec 
[02/16 00:30:59   2409s] (I)       | | +-Create route DB                            8.19%  744.86 sec  745.12 sec  0.26 sec  0.26 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Import route data (8T)                   8.17%  744.87 sec  745.12 sec  0.26 sec  0.26 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Read blockages ( Layer 2-7 )           0.92%  744.92 sec  744.95 sec  0.03 sec  0.03 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Read routing blockages               0.00%  744.92 sec  744.92 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Read bump blockages                  0.00%  744.92 sec  744.92 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Read instance blockages              0.81%  744.92 sec  744.94 sec  0.03 sec  0.03 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Read PG blockages                    0.04%  744.94 sec  744.94 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  744.94 sec  744.94 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Read clock blockages                 0.00%  744.94 sec  744.94 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Read other blockages                 0.00%  744.95 sec  744.95 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Read halo blockages                  0.02%  744.95 sec  744.95 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Read boundary cut boxes              0.00%  744.95 sec  744.95 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Read blackboxes                        0.00%  744.95 sec  744.95 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Read prerouted                         0.23%  744.95 sec  744.95 sec  0.01 sec  0.01 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Read nets                              0.84%  744.95 sec  744.98 sec  0.03 sec  0.03 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Set up via pillars                     0.91%  745.00 sec  745.03 sec  0.03 sec  0.03 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Initialize 3D grid graph               0.08%  745.03 sec  745.03 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Model blockage capacity                2.24%  745.04 sec  745.11 sec  0.07 sec  0.07 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Initialize 3D capacity               2.01%  745.04 sec  745.10 sec  0.06 sec  0.06 sec 
[02/16 00:30:59   2409s] (I)       | | +-Read aux data                              0.00%  745.12 sec  745.12 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | +-Others data preparation                    0.00%  745.12 sec  745.12 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | +-Create route kernel                        0.38%  745.12 sec  745.13 sec  0.01 sec  0.01 sec 
[02/16 00:30:59   2409s] (I)       | +-Global Routing                              38.04%  745.15 sec  746.35 sec  1.19 sec  3.71 sec 
[02/16 00:30:59   2409s] (I)       | | +-Initialization                             1.08%  745.15 sec  745.19 sec  0.03 sec  0.03 sec 
[02/16 00:30:59   2409s] (I)       | | +-Net group 1                               34.20%  745.19 sec  746.26 sec  1.07 sec  3.61 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Generate topology (8T)                   1.04%  745.19 sec  745.22 sec  0.03 sec  0.18 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Phase 1a                                 7.49%  745.28 sec  745.52 sec  0.23 sec  0.63 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Pattern routing (8T)                   4.76%  745.28 sec  745.43 sec  0.15 sec  0.55 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.41%  745.43 sec  745.48 sec  0.04 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Add via demand to 2D                   1.26%  745.48 sec  745.52 sec  0.04 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Phase 1b                                 4.43%  745.52 sec  745.66 sec  0.14 sec  0.18 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Monotonic routing (8T)                 1.80%  745.52 sec  745.58 sec  0.06 sec  0.10 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Phase 1c                                 0.67%  745.66 sec  745.68 sec  0.02 sec  0.02 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Two level Routing                      0.66%  745.66 sec  745.68 sec  0.02 sec  0.02 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Two Level Routing (Regular)          0.52%  745.66 sec  745.68 sec  0.02 sec  0.02 sec 
[02/16 00:30:59   2409s] (I)       | | | | | +-Two Level Routing (Strong)           0.10%  745.68 sec  745.68 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Phase 1d                                 5.30%  745.68 sec  745.85 sec  0.17 sec  0.83 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Detoured routing (8T)                  5.29%  745.68 sec  745.85 sec  0.17 sec  0.83 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Phase 1e                                 0.04%  745.85 sec  745.85 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Route legalization                     0.00%  745.85 sec  745.85 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Phase 1l                                13.22%  745.85 sec  746.26 sec  0.41 sec  1.70 sec 
[02/16 00:30:59   2409s] (I)       | | | | +-Layer assignment (8T)                 12.82%  745.86 sec  746.26 sec  0.40 sec  1.69 sec 
[02/16 00:30:59   2409s] (I)       | +-Export cong map                              4.62%  746.35 sec  746.49 sec  0.14 sec  0.12 sec 
[02/16 00:30:59   2409s] (I)       | | +-Export 2D cong map                         1.53%  746.44 sec  746.49 sec  0.05 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)       | +-Extract Global 3D Wires                      1.14%  746.49 sec  746.53 sec  0.04 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)       | +-Track Assignment (8T)                        9.08%  746.53 sec  746.81 sec  0.28 sec  1.45 sec 
[02/16 00:30:59   2409s] (I)       | | +-Initialization                             0.17%  746.53 sec  746.54 sec  0.01 sec  0.01 sec 
[02/16 00:30:59   2409s] (I)       | | +-Track Assignment Kernel                    8.81%  746.54 sec  746.81 sec  0.28 sec  1.44 sec 
[02/16 00:30:59   2409s] (I)       | | +-Free Memory                                0.00%  746.81 sec  746.81 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)       | +-Export                                      30.79%  746.81 sec  747.78 sec  0.97 sec  1.63 sec 
[02/16 00:30:59   2409s] (I)       | | +-Export DB wires                            7.18%  746.82 sec  747.04 sec  0.23 sec  0.70 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Export all nets (8T)                     5.57%  746.83 sec  747.01 sec  0.17 sec  0.54 sec 
[02/16 00:30:59   2409s] (I)       | | | +-Set wire vias (8T)                       1.01%  747.01 sec  747.04 sec  0.03 sec  0.14 sec 
[02/16 00:30:59   2409s] (I)       | | +-Report wirelength                          9.15%  747.04 sec  747.33 sec  0.29 sec  0.29 sec 
[02/16 00:30:59   2409s] (I)       | | +-Update net boxes                           1.45%  747.33 sec  747.37 sec  0.05 sec  0.24 sec 
[02/16 00:30:59   2409s] (I)       | | +-Update timing                             12.71%  747.37 sec  747.77 sec  0.40 sec  0.40 sec 
[02/16 00:30:59   2409s] (I)       | +-Postprocess design                           0.01%  747.78 sec  747.78 sec  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)      ======================= Summary by functions ========================
[02/16 00:30:59   2409s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:30:59   2409s] (I)      ---------------------------------------------------------------------
[02/16 00:30:59   2409s] (I)        0  Early Global Route                  100.00%  3.14 sec  7.45 sec 
[02/16 00:30:59   2409s] (I)        1  Early Global Route kernel            99.04%  3.11 sec  7.42 sec 
[02/16 00:30:59   2409s] (I)        2  Global Routing                       38.04%  1.19 sec  3.71 sec 
[02/16 00:30:59   2409s] (I)        2  Export                               30.79%  0.97 sec  1.63 sec 
[02/16 00:30:59   2409s] (I)        2  Import and model                     14.99%  0.47 sec  0.47 sec 
[02/16 00:30:59   2409s] (I)        2  Track Assignment (8T)                 9.08%  0.28 sec  1.45 sec 
[02/16 00:30:59   2409s] (I)        2  Export cong map                       4.62%  0.14 sec  0.12 sec 
[02/16 00:30:59   2409s] (I)        2  Extract Global 3D Wires               1.14%  0.04 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)        2  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        3  Net group 1                          34.20%  1.07 sec  3.61 sec 
[02/16 00:30:59   2409s] (I)        3  Update timing                        12.71%  0.40 sec  0.40 sec 
[02/16 00:30:59   2409s] (I)        3  Report wirelength                     9.15%  0.29 sec  0.29 sec 
[02/16 00:30:59   2409s] (I)        3  Track Assignment Kernel               8.81%  0.28 sec  1.44 sec 
[02/16 00:30:59   2409s] (I)        3  Create route DB                       8.19%  0.26 sec  0.26 sec 
[02/16 00:30:59   2409s] (I)        3  Export DB wires                       7.18%  0.23 sec  0.70 sec 
[02/16 00:30:59   2409s] (I)        3  Create place DB                       6.04%  0.19 sec  0.19 sec 
[02/16 00:30:59   2409s] (I)        3  Export 2D cong map                    1.53%  0.05 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)        3  Update net boxes                      1.45%  0.05 sec  0.24 sec 
[02/16 00:30:59   2409s] (I)        3  Initialization                        1.25%  0.04 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)        3  Create route kernel                   0.38%  0.01 sec  0.01 sec 
[02/16 00:30:59   2409s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        4  Phase 1l                             13.22%  0.41 sec  1.70 sec 
[02/16 00:30:59   2409s] (I)        4  Import route data (8T)                8.17%  0.26 sec  0.26 sec 
[02/16 00:30:59   2409s] (I)        4  Phase 1a                              7.49%  0.23 sec  0.63 sec 
[02/16 00:30:59   2409s] (I)        4  Import place data                     6.03%  0.19 sec  0.19 sec 
[02/16 00:30:59   2409s] (I)        4  Export all nets (8T)                  5.57%  0.17 sec  0.54 sec 
[02/16 00:30:59   2409s] (I)        4  Phase 1d                              5.30%  0.17 sec  0.83 sec 
[02/16 00:30:59   2409s] (I)        4  Phase 1b                              4.43%  0.14 sec  0.18 sec 
[02/16 00:30:59   2409s] (I)        4  Generate topology (8T)                1.04%  0.03 sec  0.18 sec 
[02/16 00:30:59   2409s] (I)        4  Set wire vias (8T)                    1.01%  0.03 sec  0.14 sec 
[02/16 00:30:59   2409s] (I)        4  Phase 1c                              0.67%  0.02 sec  0.02 sec 
[02/16 00:30:59   2409s] (I)        4  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        5  Layer assignment (8T)                12.82%  0.40 sec  1.69 sec 
[02/16 00:30:59   2409s] (I)        5  Read nets                             5.42%  0.17 sec  0.17 sec 
[02/16 00:30:59   2409s] (I)        5  Detoured routing (8T)                 5.29%  0.17 sec  0.83 sec 
[02/16 00:30:59   2409s] (I)        5  Pattern routing (8T)                  4.76%  0.15 sec  0.55 sec 
[02/16 00:30:59   2409s] (I)        5  Model blockage capacity               2.24%  0.07 sec  0.07 sec 
[02/16 00:30:59   2409s] (I)        5  Monotonic routing (8T)                1.80%  0.06 sec  0.10 sec 
[02/16 00:30:59   2409s] (I)        5  Pattern Routing Avoiding Blockages    1.41%  0.04 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)        5  Read instances and placement          1.40%  0.04 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)        5  Add via demand to 2D                  1.26%  0.04 sec  0.04 sec 
[02/16 00:30:59   2409s] (I)        5  Read blockages ( Layer 2-7 )          0.92%  0.03 sec  0.03 sec 
[02/16 00:30:59   2409s] (I)        5  Set up via pillars                    0.91%  0.03 sec  0.03 sec 
[02/16 00:30:59   2409s] (I)        5  Two level Routing                     0.66%  0.02 sec  0.02 sec 
[02/16 00:30:59   2409s] (I)        5  Read prerouted                        0.23%  0.01 sec  0.01 sec 
[02/16 00:30:59   2409s] (I)        5  Initialize 3D grid graph              0.08%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        6  Initialize 3D capacity                2.01%  0.06 sec  0.06 sec 
[02/16 00:30:59   2409s] (I)        6  Read instance blockages               0.81%  0.03 sec  0.03 sec 
[02/16 00:30:59   2409s] (I)        6  Two Level Routing (Regular)           0.52%  0.02 sec  0.02 sec 
[02/16 00:30:59   2409s] (I)        6  Two Level Routing (Strong)            0.10%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        6  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[02/16 00:30:59   2409s] Running post-eGR process
[02/16 00:30:59   2409s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33516 and nets=36497 using extraction engine 'preRoute' .
[02/16 00:30:59   2409s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:30:59   2409s] RC Extraction called in multi-corner(1) mode.
[02/16 00:30:59   2409s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:30:59   2409s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:30:59   2409s] RCMode: PreRoute
[02/16 00:30:59   2409s]       RC Corner Indexes            0   
[02/16 00:30:59   2409s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:30:59   2409s] Resistance Scaling Factor    : 1.00000 
[02/16 00:30:59   2409s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:30:59   2409s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:30:59   2409s] Shrink Factor                : 1.00000
[02/16 00:30:59   2409s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:30:59   2409s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:31:00   2409s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:31:00   2409s] eee: pegSigSF=1.070000
[02/16 00:31:00   2409s] Initializing multi-corner resistance tables ...
[02/16 00:31:00   2409s] eee: Grid unit RC data computation started
[02/16 00:31:00   2409s] eee: Grid unit RC data computation completed
[02/16 00:31:00   2409s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:31:00   2409s] eee: l=2 avDens=0.154990 usedTrk=11589.379875 availTrk=74775.000000 sigTrk=11589.379875
[02/16 00:31:00   2409s] eee: l=3 avDens=0.255279 usedTrk=22304.973866 availTrk=87375.000000 sigTrk=22304.973866
[02/16 00:31:00   2409s] eee: l=4 avDens=0.135608 usedTrk=8756.895079 availTrk=64575.000000 sigTrk=8756.895079
[02/16 00:31:00   2409s] eee: l=5 avDens=0.165343 usedTrk=9012.230093 availTrk=54506.250000 sigTrk=9012.230093
[02/16 00:31:00   2409s] eee: l=6 avDens=0.090884 usedTrk=3788.177826 availTrk=41681.250000 sigTrk=3788.177826
[02/16 00:31:00   2409s] eee: l=7 avDens=0.078521 usedTrk=3127.090414 availTrk=39825.000000 sigTrk=3127.090414
[02/16 00:31:00   2409s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:31:00   2409s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:31:00   2409s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:31:00   2409s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:31:00   2409s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:31:00   2409s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.244628 uaWl=1.000000 uaWlH=0.409400 aWlH=0.000000 lMod=0 pMax=0.876600 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:31:00   2409s] eee: NetCapCache creation started. (Current Mem: 6701.711M) 
[02/16 00:31:00   2409s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 6701.711M) 
[02/16 00:31:00   2409s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:31:00   2409s] eee: Metal Layers Info:
[02/16 00:31:00   2409s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:31:00   2409s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:31:00   2409s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:31:00   2409s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:31:00   2409s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:31:00   2409s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:31:00   2409s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:31:00   2409s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:31:00   2409s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:31:00   2409s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:31:00   2409s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:31:00   2409s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:31:00   2409s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:31:00   2409s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:31:00   2409s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:31:00   2409s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:31:00   2409s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:31:00   2409s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 6701.711M)
[02/16 00:31:02   2411s] Compute RC Scale Done ...
[02/16 00:31:02   2411s] OPERPROF: Starting HotSpotCal at level 1, MEM:6701.7M, EPOCH TIME: 1771223462.068724
[02/16 00:31:02   2411s] [hotspot] +------------+---------------+---------------+
[02/16 00:31:02   2411s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:31:02   2411s] [hotspot] +------------+---------------+---------------+
[02/16 00:31:02   2411s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:31:02   2411s] [hotspot] +------------+---------------+---------------+
[02/16 00:31:02   2411s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:31:02   2411s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:31:02   2411s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.009, MEM:6701.7M, EPOCH TIME: 1771223462.078103
[02/16 00:31:02   2411s] Begin: Collecting metrics
[02/16 00:31:02   2411s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 |            |              | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 |            |              | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 |            |              | 0:00:07  |        6791 |      |     |
| area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 |            |              | 0:00:09  |        6791 |      |     |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       57.03 |            |              | 0:00:21  |        6919 |      |     |
| area_reclaiming_2       |     0.017 |    0.017 |         0 |        0 |       56.96 |            |              | 0:01:03  |        6799 |      |     |
| area_reclaiming_3       |     0.019 |    0.019 |         0 |        0 |       56.96 |            |              | 0:00:08  |        6799 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6799 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6702 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:31:02   2411s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3856.8M, current mem=3668.3M)

[02/16 00:31:02   2411s] End: Collecting metrics
[02/16 00:31:02   2411s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[02/16 00:31:02   2411s] Begin: GigaOpt Route Type Constraints Refinement
[02/16 00:31:02   2411s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:40:11.5/0:13:53.1 (2.9), mem = 6701.7M
[02/16 00:31:02   2411s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.21
[02/16 00:31:02   2411s] ### Creating RouteCongInterface, started
[02/16 00:31:02   2411s] 
[02/16 00:31:02   2411s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:31:02   2411s] 
[02/16 00:31:02   2411s] #optDebug: {0, 1.000}
[02/16 00:31:02   2411s] ### Creating RouteCongInterface, finished
[02/16 00:31:02   2411s] Updated routing constraints on 0 nets.
[02/16 00:31:02   2411s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.21
[02/16 00:31:02   2411s] Bottom Preferred Layer:
[02/16 00:31:02   2411s] +-----------+------------+----------+
[02/16 00:31:02   2411s] |   Layer   |    CLK     |   Rule   |
[02/16 00:31:02   2411s] +-----------+------------+----------+
[02/16 00:31:02   2411s] | M3 (z=3)  |         85 | default  |
[02/16 00:31:02   2411s] +-----------+------------+----------+
[02/16 00:31:02   2411s] Via Pillar Rule:
[02/16 00:31:02   2411s]     None
[02/16 00:31:02   2411s] Finished writing unified metrics of routing constraints.
[02/16 00:31:02   2411s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.3), totSession cpu/real = 0:40:11.9/0:13:53.4 (2.9), mem = 6701.7M
[02/16 00:31:02   2411s] 
[02/16 00:31:02   2411s] =============================================================================================
[02/16 00:31:02   2411s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.14-s088_1
[02/16 00:31:02   2411s] =============================================================================================
[02/16 00:31:02   2411s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:31:02   2411s] ---------------------------------------------------------------------------------------------
[02/16 00:31:02   2411s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  91.3 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:31:02   2411s] [ MISC                   ]          0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.1    3.7
[02/16 00:31:02   2411s] ---------------------------------------------------------------------------------------------
[02/16 00:31:02   2411s]  CongRefineRouteType #2 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.3
[02/16 00:31:02   2411s] ---------------------------------------------------------------------------------------------
[02/16 00:31:02   2411s] End: GigaOpt Route Type Constraints Refinement
[02/16 00:31:02   2411s] Begin: Collecting metrics
[02/16 00:31:02   2412s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 |            |              | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 |            |              | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 |            |              | 0:00:07  |        6791 |      |     |
| area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 |            |              | 0:00:09  |        6791 |      |     |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       57.03 |            |              | 0:00:21  |        6919 |      |     |
| area_reclaiming_2       |     0.017 |    0.017 |         0 |        0 |       56.96 |            |              | 0:01:03  |        6799 |      |     |
| area_reclaiming_3       |     0.019 |    0.019 |         0 |        0 |       56.96 |            |              | 0:00:08  |        6799 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6799 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6702 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6702 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:31:02   2412s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3669.8M, current mem=3669.8M)

[02/16 00:31:02   2412s] End: Collecting metrics
[02/16 00:31:02   2412s] skip EGR on cluster skew clock nets.
[02/16 00:31:02   2412s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[02/16 00:31:02   2412s]                                            # bool, default=false, private
[02/16 00:31:02   2412s] Starting delay calculation for Setup views
[02/16 00:31:03   2412s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:31:03   2412s] #################################################################################
[02/16 00:31:03   2412s] # Design Stage: PreRoute
[02/16 00:31:03   2412s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:31:03   2412s] # Design Mode: 45nm
[02/16 00:31:03   2412s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:31:03   2412s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:31:03   2412s] # Signoff Settings: SI Off 
[02/16 00:31:03   2412s] #################################################################################
[02/16 00:31:04   2418s] Calculate delays in Single mode...
[02/16 00:31:04   2418s] Topological Sorting (REAL = 0:00:00.0, MEM = 6699.7M, InitMEM = 6699.7M)
[02/16 00:31:04   2418s] Start delay calculation (fullDC) (8 T). (MEM=3775.21)
[02/16 00:31:04   2418s] End AAE Lib Interpolated Model. (MEM=3786.734375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:31:09   2446s] Total number of fetched objects 35571
[02/16 00:31:09   2447s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[02/16 00:31:09   2447s] End delay calculation. (MEM=3807.62 CPU=0:00:25.7 REAL=0:00:04.0)
[02/16 00:31:09   2447s] End delay calculation (fullDC). (MEM=3807.62 CPU=0:00:29.1 REAL=0:00:05.0)
[02/16 00:31:09   2447s] *** CDM Built up (cpu=0:00:35.3  real=0:00:06.0  mem= 6679.2M) ***
[02/16 00:31:10   2451s] *** Done Building Timing Graph (cpu=0:00:39.0 real=0:00:08.0 totSessionCpu=0:40:51 mem=6679.2M)
[02/16 00:31:10   2453s] Begin: GigaOpt postEco DRV Optimization
[02/16 00:31:10   2453s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[02/16 00:31:10   2453s] *** DrvOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:40:53.8/0:14:01.4 (2.9), mem = 6679.2M
[02/16 00:31:10   2453s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:31:10   2454s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:31:10   2454s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.22
[02/16 00:31:11   2454s] 
[02/16 00:31:11   2454s] Active Setup views: view_tt 
[02/16 00:31:11   2454s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:31:11   2454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:11   2454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:11   2454s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6679.2M, EPOCH TIME: 1771223471.290731
[02/16 00:31:11   2454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:11   2454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:11   2454s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6679.2M, EPOCH TIME: 1771223471.292547
[02/16 00:31:11   2454s] Max number of tech site patterns supported in site array is 256.
[02/16 00:31:11   2454s] Core basic site is asap7sc7p5t
[02/16 00:31:11   2454s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:31:11   2454s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:31:11   2454s] Fast DP-INIT is on for default
[02/16 00:31:11   2454s] Atter site array init, number of instance map data is 0.
[02/16 00:31:11   2454s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.052, REAL:0.033, MEM:6711.2M, EPOCH TIME: 1771223471.325285
[02/16 00:31:11   2454s] 
[02/16 00:31:11   2454s] 
[02/16 00:31:11   2454s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:31:11   2454s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.074, REAL:0.055, MEM:6711.2M, EPOCH TIME: 1771223471.345695
[02/16 00:31:11   2454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:31:11   2454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:11   2454s] [oiPhyDebug] optDemand 1165952102400.00, spDemand 1165952102400.00.
[02/16 00:31:11   2454s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33516
[02/16 00:31:11   2454s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:31:11   2454s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:40:55 mem=6711.2M
[02/16 00:31:11   2454s] OPERPROF: Starting DPlace-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223471.371755
[02/16 00:31:11   2454s] Processing tracks to init pin-track alignment.
[02/16 00:31:11   2454s] z: 1, totalTracks: 0
[02/16 00:31:11   2454s] z: 3, totalTracks: 1
[02/16 00:31:11   2454s] z: 5, totalTracks: 1
[02/16 00:31:11   2454s] z: 7, totalTracks: 1
[02/16 00:31:11   2454s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:31:11   2454s] #spOpts: rpCkHalo=4 
[02/16 00:31:11   2454s] Initializing Route Infrastructure for color support ...
[02/16 00:31:11   2454s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223471.372019
[02/16 00:31:11   2454s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6711.2M, EPOCH TIME: 1771223471.372617
[02/16 00:31:11   2454s] Route Infrastructure Initialized for color support successfully.
[02/16 00:31:11   2454s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223471.402836
[02/16 00:31:11   2454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:11   2454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:11   2454s] 
[02/16 00:31:11   2454s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:31:11   2454s] 
[02/16 00:31:11   2454s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:31:11   2454s] 
[02/16 00:31:11   2454s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:31:11   2454s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.039, REAL:0.034, MEM:6711.2M, EPOCH TIME: 1771223471.436682
[02/16 00:31:11   2454s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6711.2M, EPOCH TIME: 1771223471.436791
[02/16 00:31:11   2454s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6711.2M, EPOCH TIME: 1771223471.436981
[02/16 00:31:11   2454s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6711.2MB).
[02/16 00:31:11   2454s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.075, MEM:6711.2M, EPOCH TIME: 1771223471.447209
[02/16 00:31:11   2454s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:31:11   2455s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33516
[02/16 00:31:11   2455s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:40:55 mem=6711.2M
[02/16 00:31:11   2455s] ### Creating RouteCongInterface, started
[02/16 00:31:11   2455s] 
[02/16 00:31:11   2455s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/16 00:31:11   2455s] 
[02/16 00:31:11   2455s] #optDebug: {0, 1.000}
[02/16 00:31:11   2455s] ### Creating RouteCongInterface, finished
[02/16 00:31:11   2455s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:31:11   2455s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:31:11   2455s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:31:11   2455s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:31:11   2455s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:31:11   2455s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:31:11   2455s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:31:11   2455s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:31:12   2457s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:31:12   2458s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:31:12   2458s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:31:12   2458s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:31:12   2458s] AoF 799.1053um
[02/16 00:31:12   2458s] [GPS-DRV] Optimizer inputs ============================= 
[02/16 00:31:12   2458s] [GPS-DRV] drvFixingStage: Small Scale
[02/16 00:31:12   2458s] [GPS-DRV] costLowerBound: 0.1
[02/16 00:31:12   2458s] [GPS-DRV] setupTNSCost  : 1
[02/16 00:31:12   2458s] [GPS-DRV] maxIter       : 3
[02/16 00:31:12   2458s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/16 00:31:12   2458s] [GPS-DRV] Optimizer parameters ============================= 
[02/16 00:31:12   2458s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/16 00:31:12   2458s] [GPS-DRV] maxDensity (design): 0.95
[02/16 00:31:12   2458s] [GPS-DRV] maxLocalDensity: 0.98
[02/16 00:31:12   2458s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/16 00:31:12   2458s] [GPS-DRV] Dflt RT Characteristic Length 398.626um AoF 799.105um x 1
[02/16 00:31:12   2458s] [GPS-DRV] isCPECostingOn: false
[02/16 00:31:12   2458s] [GPS-DRV] All active and enabled setup views
[02/16 00:31:12   2458s] [GPS-DRV]     view_tt
[02/16 00:31:12   2458s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:31:12   2458s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:31:12   2458s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/16 00:31:12   2458s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/16 00:31:12   2458s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/16 00:31:12   2458s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6839.2M, EPOCH TIME: 1771223472.803509
[02/16 00:31:12   2458s] Found 0 hard placement blockage before merging.
[02/16 00:31:12   2458s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6839.2M, EPOCH TIME: 1771223472.804163
[02/16 00:31:13   2458s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[02/16 00:31:13   2458s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/16 00:31:13   2458s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:31:13   2458s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/16 00:31:13   2458s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:31:13   2458s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/16 00:31:13   2458s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:31:13   2459s] Info: violation cost 5.815409 (cap = 2.013065, tran = 3.802344, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:31:13   2459s] |     9|   184|    -0.03|    26|    26|    -0.01|     0|     0|     0|     0|    -0.02|    -0.02|       0|       0|       0| 56.96%|          |         |
[02/16 00:31:14   2462s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:31:14   2462s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.02|    -0.02|      27|       2|      17| 56.98%| 0:00:01.0|  6919.3M|
[02/16 00:31:14   2462s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:31:14   2462s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.02|    -0.02|       0|       0|       0| 56.98%| 0:00:00.0|  6919.3M|
[02/16 00:31:14   2462s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:31:14   2462s] Bottom Preferred Layer:
[02/16 00:31:14   2462s] +-----------+------------+----------+
[02/16 00:31:14   2462s] |   Layer   |    CLK     |   Rule   |
[02/16 00:31:14   2462s] +-----------+------------+----------+
[02/16 00:31:14   2462s] | M3 (z=3)  |         85 | default  |
[02/16 00:31:14   2462s] +-----------+------------+----------+
[02/16 00:31:14   2462s] Via Pillar Rule:
[02/16 00:31:14   2462s]     None
[02/16 00:31:14   2462s] Finished writing unified metrics of routing constraints.
[02/16 00:31:14   2462s] 
[02/16 00:31:14   2462s] *** Finish DRV Fixing (cpu=0:00:04.7 real=0:00:02.0 mem=6919.3M) ***
[02/16 00:31:14   2462s] 
[02/16 00:31:14   2462s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:31:14   2462s] Total-nets :: 33955, Stn-nets :: 8, ratio :: 0.0235606 %, Total-len 585683, Stn-len 865.148
[02/16 00:31:14   2462s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33545
[02/16 00:31:14   2462s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6791.3M, EPOCH TIME: 1771223474.266664
[02/16 00:31:14   2462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33545).
[02/16 00:31:14   2462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:14   2463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:14   2463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:14   2463s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.266, REAL:0.063, MEM:6791.3M, EPOCH TIME: 1771223474.329883
[02/16 00:31:14   2463s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.22
[02/16 00:31:14   2463s] *** DrvOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:09.4/0:00:03.7 (2.6), totSession cpu/real = 0:41:03.3/0:14:05.1 (2.9), mem = 6791.3M
[02/16 00:31:14   2463s] 
[02/16 00:31:14   2463s] =============================================================================================
[02/16 00:31:14   2463s]  Step TAT Report : DrvOpt #3 / clock_opt_design #1                              23.14-s088_1
[02/16 00:31:14   2463s] =============================================================================================
[02/16 00:31:14   2463s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:31:14   2463s] ---------------------------------------------------------------------------------------------
[02/16 00:31:14   2463s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.1
[02/16 00:31:14   2463s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:31:14   2463s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.6    2.6
[02/16 00:31:14   2463s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:31:14   2463s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:31:14   2463s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:31:14   2463s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:04.2    4.3
[02/16 00:31:14   2463s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:03.0    3.9
[02/16 00:31:14   2463s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:31:14   2463s] [ OptEval                ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:01.4    6.4
[02/16 00:31:14   2463s] [ OptCommit              ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:31:14   2463s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.9    2.8
[02/16 00:31:14   2463s] [ IncrDelayCalc          ]      7   0:00:00.3  (   8.0 % )     0:00:00.3 /  0:00:00.9    3.0
[02/16 00:31:14   2463s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.8    6.1
[02/16 00:31:14   2463s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.4    4.8
[02/16 00:31:14   2463s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:31:14   2463s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.7    3.8
[02/16 00:31:14   2463s] [ MISC                   ]          0:00:01.8  (  48.2 % )     0:00:01.8 /  0:00:03.8    2.2
[02/16 00:31:14   2463s] ---------------------------------------------------------------------------------------------
[02/16 00:31:14   2463s]  DrvOpt #3 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:09.4    2.6
[02/16 00:31:14   2463s] ---------------------------------------------------------------------------------------------
[02/16 00:31:14   2463s] Begin: Collecting metrics
[02/16 00:31:14   2463s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 |            |              | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 |            |              | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 |            |              | 0:00:07  |        6791 |      |     |
| area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 |            |              | 0:00:09  |        6791 |      |     |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       57.03 |            |              | 0:00:21  |        6919 |      |     |
| area_reclaiming_2       |     0.017 |    0.017 |         0 |        0 |       56.96 |            |              | 0:01:03  |        6799 |      |     |
| area_reclaiming_3       |     0.019 |    0.019 |         0 |        0 |       56.96 |            |              | 0:00:08  |        6799 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6799 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6702 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6702 |      |     |
| drv_eco_fixing          |    -0.021 |   -0.021 |        -0 |       -0 |       56.98 |            |              | 0:00:04  |        6791 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:31:14   2463s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3860.7M, current mem=3860.7M)

[02/16 00:31:14   2463s] End: Collecting metrics
[02/16 00:31:14   2463s] End: GigaOpt postEco DRV Optimization
[02/16 00:31:15   2464s] GigaOpt: WNS changes after postEco optimization: 0.006 -> -0.021 (bump = 0.027)
[02/16 00:31:15   2464s] Begin: GigaOpt nonLegal postEco optimization
[02/16 00:31:15   2464s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 8 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/16 00:31:15   2464s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:31:15   2464s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:31:15   2464s] *** WnsOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:41:04.4/0:14:06.1 (2.9), mem = 6791.3M
[02/16 00:31:15   2464s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.23
[02/16 00:31:15   2464s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:31:15   2464s] 
[02/16 00:31:15   2464s] Active Setup views: view_tt 
[02/16 00:31:15   2464s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6791.3M, EPOCH TIME: 1771223475.703345
[02/16 00:31:15   2464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:15   2464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:15   2464s] 
[02/16 00:31:15   2464s] 
[02/16 00:31:15   2464s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:31:15   2464s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.052, REAL:0.046, MEM:6791.3M, EPOCH TIME: 1771223475.749063
[02/16 00:31:15   2464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:31:15   2464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:15   2464s] [oiPhyDebug] optDemand 1166437324800.00, spDemand 1166437324800.00.
[02/16 00:31:15   2464s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33545
[02/16 00:31:15   2464s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/16 00:31:15   2464s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:41:05 mem=6791.3M
[02/16 00:31:15   2464s] OPERPROF: Starting DPlace-Init at level 1, MEM:6791.3M, EPOCH TIME: 1771223475.770134
[02/16 00:31:15   2464s] Processing tracks to init pin-track alignment.
[02/16 00:31:15   2464s] z: 1, totalTracks: 0
[02/16 00:31:15   2464s] z: 3, totalTracks: 1
[02/16 00:31:15   2464s] z: 5, totalTracks: 1
[02/16 00:31:15   2464s] z: 7, totalTracks: 1
[02/16 00:31:15   2464s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:31:15   2464s] #spOpts: rpCkHalo=4 
[02/16 00:31:15   2464s] Initializing Route Infrastructure for color support ...
[02/16 00:31:15   2464s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6791.3M, EPOCH TIME: 1771223475.770460
[02/16 00:31:15   2464s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6791.3M, EPOCH TIME: 1771223475.771002
[02/16 00:31:15   2464s] Route Infrastructure Initialized for color support successfully.
[02/16 00:31:15   2464s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6791.3M, EPOCH TIME: 1771223475.796663
[02/16 00:31:15   2464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:15   2464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:15   2464s] 
[02/16 00:31:15   2464s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:31:15   2464s] 
[02/16 00:31:15   2464s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:31:15   2464s] 
[02/16 00:31:15   2464s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:31:15   2464s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.037, REAL:0.031, MEM:6791.3M, EPOCH TIME: 1771223475.827867
[02/16 00:31:15   2464s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6791.3M, EPOCH TIME: 1771223475.827994
[02/16 00:31:15   2464s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6791.3M, EPOCH TIME: 1771223475.828225
[02/16 00:31:15   2464s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6791.3MB).
[02/16 00:31:15   2464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.066, MEM:6791.3M, EPOCH TIME: 1771223475.835890
[02/16 00:31:15   2464s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:31:15   2465s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33545
[02/16 00:31:15   2465s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:41:05 mem=6791.3M
[02/16 00:31:15   2465s] ### Creating RouteCongInterface, started
[02/16 00:31:16   2465s] 
[02/16 00:31:16   2465s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/16 00:31:16   2465s] 
[02/16 00:31:16   2465s] #optDebug: {0, 1.000}
[02/16 00:31:16   2465s] ### Creating RouteCongInterface, finished
[02/16 00:31:16   2465s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:31:16   2465s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:31:16   2465s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:31:16   2465s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:31:16   2465s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:31:16   2465s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:31:16   2465s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:31:16   2465s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:31:16   2466s] *info: 85 clock nets excluded
[02/16 00:31:16   2466s] *info: 924 no-driver nets excluded.
[02/16 00:31:16   2466s] *info: 85 nets with fixed/cover wires excluded.
[02/16 00:31:16   2466s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.156106.4
[02/16 00:31:16   2466s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/16 00:31:17   2466s] ** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.021 Density 56.98
[02/16 00:31:17   2466s] Optimizer WNS Pass 0
[02/16 00:31:17   2466s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.029| 0.000|
|reg2reg   |-0.021|-0.021|
|HEPG      |-0.021|-0.021|
|All Paths |-0.021|-0.021|
+----------+------+------+

[02/16 00:31:17   2466s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -20.9ps TNS -20.9ps; HEPG WNS -20.9ps TNS -20.9ps; all paths WNS -20.9ps TNS -20.9ps; Real time 0:06:31
[02/16 00:31:17   2466s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6919.3M, EPOCH TIME: 1771223477.241107
[02/16 00:31:17   2466s] Found 0 hard placement blockage before merging.
[02/16 00:31:17   2466s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6919.3M, EPOCH TIME: 1771223477.242065
[02/16 00:31:17   2468s] Active Path Group: reg2reg  
[02/16 00:31:17   2468s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:31:17   2468s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:31:17   2468s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:31:17   2468s] |  -0.021|   -0.021|  -0.021|   -0.021|   56.98%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:31:17   2468s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:31:17   2469s] |   0.004|    0.004|   0.000|    0.000|   56.98%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[0].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:31:17   2469s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:31:18   2469s] |   0.008|    0.008|   0.000|    0.000|   56.98%|   0:00:01.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[1].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:31:18   2469s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:31:18   2470s] |   0.012|    0.012|   0.000|    0.000|   56.99%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_r |
[02/16 00:31:18   2470s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:31:18   2472s] |   0.015|    0.015|   0.000|    0.000|   56.99%|   0:00:00.0| 6919.3M|   view_tt|  reg2reg| u_array_gen_row[1].gen_col[6].u_pe_u_mac_acc_reg_r |
[02/16 00:31:18   2472s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:31:19   2474s] |   0.019|    0.019|   0.000|    0.000|   57.00%|   0:00:01.0| 6927.3M|   view_tt|  reg2reg| u_array_gen_row[1].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/16 00:31:19   2474s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:31:19   2475s] |   0.020|    0.022|   0.000|    0.000|   57.00%|   0:00:00.0| 6927.3M|        NA|       NA| NA                                                 |
[02/16 00:31:19   2475s] |   0.020|    0.022|   0.000|    0.000|   57.00%|   0:00:00.0| 6927.3M|   view_tt|       NA| NA                                                 |
[02/16 00:31:19   2475s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:31:19   2475s] 
[02/16 00:31:19   2475s] *** Finish Core Optimize Step (cpu=0:00:06.9 real=0:00:02.0 mem=6927.3M) ***
[02/16 00:31:19   2475s] 
[02/16 00:31:19   2475s] *** Finished Optimize Step Cumulative (cpu=0:00:07.0 real=0:00:02.0 mem=6927.3M) ***
[02/16 00:31:19   2475s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:31:19   2475s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.029|0.000|
|reg2reg   |0.022|0.000|
|HEPG      |0.022|0.000|
|All Paths |0.022|0.000|
+----------+-----+-----+

[02/16 00:31:19   2475s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 21.8ps TNS 0.0ps; HEPG WNS 21.8ps TNS 0.0ps; all paths WNS 21.8ps TNS 0.0ps; Real time 0:06:33
[02/16 00:31:19   2475s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 57.00
[02/16 00:31:19   2475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.156106.5
[02/16 00:31:19   2475s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6927.3M, EPOCH TIME: 1771223479.899928
[02/16 00:31:19   2475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33564).
[02/16 00:31:19   2475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:19   2476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:19   2476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:19   2476s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.268, REAL:0.069, MEM:6927.3M, EPOCH TIME: 1771223479.968753
[02/16 00:31:19   2476s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6927.3M, EPOCH TIME: 1771223479.977747
[02/16 00:31:19   2476s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223479.978057
[02/16 00:31:19   2476s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6927.3M, EPOCH TIME: 1771223479.978306
[02/16 00:31:19   2476s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6927.3M, EPOCH TIME: 1771223479.978977
[02/16 00:31:20   2476s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6927.3M, EPOCH TIME: 1771223480.007973
[02/16 00:31:20   2476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:20   2476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:20   2476s] 
[02/16 00:31:20   2476s] 
[02/16 00:31:20   2476s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:31:20   2476s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.048, REAL:0.042, MEM:6927.3M, EPOCH TIME: 1771223480.050357
[02/16 00:31:20   2476s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6927.3M, EPOCH TIME: 1771223480.050491
[02/16 00:31:20   2476s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6927.3M, EPOCH TIME: 1771223480.050758
[02/16 00:31:20   2476s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.084, MEM:6927.3M, EPOCH TIME: 1771223480.061841
[02/16 00:31:20   2476s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.090, REAL:0.084, MEM:6927.3M, EPOCH TIME: 1771223480.061920
[02/16 00:31:20   2476s] TDRefine: refinePlace mode is spiral
[02/16 00:31:20   2476s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:31:20   2476s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.13
[02/16 00:31:20   2476s] OPERPROF: Starting Refine-Place at level 1, MEM:6927.3M, EPOCH TIME: 1771223480.066057
[02/16 00:31:20   2476s] *** Starting refinePlace (0:41:16 mem=6927.3M) ***
[02/16 00:31:20   2476s] Total net bbox length = 4.918e+05 (1.862e+05 3.056e+05) (ext = 3.015e+04)
[02/16 00:31:20   2476s] 
[02/16 00:31:20   2476s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:31:20   2476s] 
[02/16 00:31:20   2476s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:31:20   2476s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6927.3M, EPOCH TIME: 1771223480.104625
[02/16 00:31:20   2476s] # Found 84 legal fixed insts to color.
[02/16 00:31:20   2476s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.003, REAL:0.003, MEM:6927.3M, EPOCH TIME: 1771223480.107758
[02/16 00:31:20   2476s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:31:20   2476s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223480.152574
[02/16 00:31:20   2476s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6927.3M, EPOCH TIME: 1771223480.154865
[02/16 00:31:20   2476s] Set min layer with design mode ( 2 )
[02/16 00:31:20   2476s] Set max layer with design mode ( 7 )
[02/16 00:31:20   2476s] Set min layer with design mode ( 2 )
[02/16 00:31:20   2476s] Set max layer with design mode ( 7 )
[02/16 00:31:20   2476s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223480.168558
[02/16 00:31:20   2476s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6927.3M, EPOCH TIME: 1771223480.170763
[02/16 00:31:20   2476s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6927.3M, EPOCH TIME: 1771223480.170835
[02/16 00:31:20   2476s] Starting refinePlace ...
[02/16 00:31:20   2476s] Set min layer with design mode ( 2 )
[02/16 00:31:20   2476s] Set max layer with design mode ( 7 )
[02/16 00:31:20   2476s] One DDP V2 for no tweak run.
[02/16 00:31:20   2476s] Set min layer with design mode ( 2 )
[02/16 00:31:20   2476s] Set max layer with design mode ( 7 )
[02/16 00:31:20   2476s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:31:20   2476s] DDP markSite nrRow 331 nrJob 331
[02/16 00:31:20   2476s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/16 00:31:20   2476s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:31:20   2476s]  ** Cut row section real time 0:00:00.0.
[02/16 00:31:20   2476s]    Spread Effort: high, pre-route mode, useDDP on.
[02/16 00:31:20   2478s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.5, real=0:00:00.0, mem=6895.3MB) @(0:41:16 - 0:41:19).
[02/16 00:31:20   2478s] Move report: preRPlace moves 122 insts, mean move: 0.49 um, max move: 1.94 um 
[02/16 00:31:20   2478s] 	Max move on inst (FE_RC_164_0): (324.79, 81.79) --> (323.93, 80.71)
[02/16 00:31:20   2478s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[02/16 00:31:20   2478s] wireLenOptFixPriorityInst 4424 inst fixed
[02/16 00:31:20   2478s] Set min layer with design mode ( 2 )
[02/16 00:31:20   2478s] Set max layer with design mode ( 7 )
[02/16 00:31:20   2478s] Starting RTC Spread...
[02/16 00:31:21   2479s] move report: RTC Spread moves 15 insts, mean move: 0.22 um, max move: 0.22 um
[02/16 00:31:21   2479s] [CPU] RTC Spread cpu time =0:00:00.4, real time = 0:00:01.0. [MEM] = 0.0M.
[02/16 00:31:21   2479s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[02/16 00:31:21   2479s] Move report: Total RTC Spread moves 15 insts, mean move: 0.22 um, max move: 0.22 um 
[02/16 00:31:21   2479s] 	Max move on inst (u_array_gen_row[1].gen_col[2].u_pe_csa_tree_ADD_TC_OP_groupi_g2534): (166.90, 113.11) --> (167.11, 113.11)
[02/16 00:31:21   2479s] [CPU] RefinePlace/RTC (cpu=0:00:00.4, real=0:00:01.0, mem=6895.3MB) @(0:41:19 - 0:41:19).
[02/16 00:31:21   2479s] 
[02/16 00:31:21   2479s]  === Spiral for Logical I: (movable: 33480) ===
[02/16 00:31:21   2479s] 
[02/16 00:31:21   2479s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:31:22   2481s] 
[02/16 00:31:22   2481s]  Info: 0 filler has been deleted!
[02/16 00:31:22   2481s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:31:22   2481s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[02/16 00:31:22   2481s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:31:22   2481s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:01.0, mem=6895.3MB) @(0:41:19 - 0:41:22).
[02/16 00:31:22   2481s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:31:22   2481s] Move report: Detail placement moves 137 insts, mean move: 0.46 um, max move: 1.94 um 
[02/16 00:31:22   2481s] 	Max move on inst (FE_RC_164_0): (324.79, 81.79) --> (323.93, 80.71)
[02/16 00:31:22   2481s] 	Runtime: CPU: 0:00:05.6 REAL: 0:00:02.0 MEM: 6895.3MB
[02/16 00:31:22   2481s] Statistics of distance of Instance movement in refine placement:
[02/16 00:31:22   2481s]   maximum (X+Y) =         1.94 um
[02/16 00:31:22   2481s]   inst (FE_RC_164_0) with max move: (324.792, 81.792) -> (323.928, 80.712)
[02/16 00:31:22   2481s]   mean    (X+Y) =         0.46 um
[02/16 00:31:22   2481s] Total instances flipped for legalization: 95
[02/16 00:31:22   2481s] Summary Report:
[02/16 00:31:22   2481s] Instances move: 137 (out of 33480 movable)
[02/16 00:31:22   2481s] Instances flipped: 95
[02/16 00:31:22   2481s] Mean displacement: 0.46 um
[02/16 00:31:22   2481s] Max displacement: 1.94 um (Instance: FE_RC_164_0) (324.792, 81.792) -> (323.928, 80.712)
[02/16 00:31:22   2481s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[02/16 00:31:22   2481s] 	Violation at original loc: Overlapping with other instance
[02/16 00:31:22   2481s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:31:22   2481s] Total instances moved : 137
[02/16 00:31:22   2481s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:5.633, REAL:2.095, MEM:6895.3M, EPOCH TIME: 1771223482.265859
[02/16 00:31:22   2481s] Total net bbox length = 4.920e+05 (1.864e+05 3.056e+05) (ext = 3.015e+04)
[02/16 00:31:22   2481s] Runtime: CPU: 0:00:05.7 REAL: 0:00:02.0 MEM: 6895.3MB
[02/16 00:31:22   2481s] [CPU] RefinePlace/total (cpu=0:00:05.7, real=0:00:02.0, mem=6895.3MB) @(0:41:16 - 0:41:22).
[02/16 00:31:22   2481s] *** Finished refinePlace (0:41:22 mem=6895.3M) ***
[02/16 00:31:22   2481s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.13
[02/16 00:31:22   2481s] OPERPROF: Finished Refine-Place at level 1, CPU:5.782, REAL:2.244, MEM:6895.3M, EPOCH TIME: 1771223482.310524
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 1.94 um
RPlace-Summary:     Max move: inst FE_RC_164_0 cell NAND2xp5_ASAP7_75t_SL loc (324.79, 81.79) -> (323.93, 80.71)
RPlace-Summary:     Average move dist: 0.46
RPlace-Summary:     Number of inst moved: 137
RPlace-Summary:     Number of movable inst: 33480
[02/16 00:31:22   2481s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:31:22   2482s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6895.3M, EPOCH TIME: 1771223482.674732
[02/16 00:31:22   2482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33564).
[02/16 00:31:22   2482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:22   2482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:22   2482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:22   2482s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.215, REAL:0.053, MEM:6927.3M, EPOCH TIME: 1771223482.727352
[02/16 00:31:22   2482s] *** maximum move = 1.94 um ***
[02/16 00:31:22   2482s] *** Finished re-routing un-routed nets (6927.3M) ***
[02/16 00:31:22   2482s] OPERPROF: Starting DPlace-Init at level 1, MEM:6927.3M, EPOCH TIME: 1771223482.794636
[02/16 00:31:22   2482s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223482.794900
[02/16 00:31:22   2482s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6927.3M, EPOCH TIME: 1771223482.795498
[02/16 00:31:22   2482s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6927.3M, EPOCH TIME: 1771223482.820671
[02/16 00:31:22   2482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:22   2482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:22   2482s] 
[02/16 00:31:22   2482s] 
[02/16 00:31:22   2482s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:31:22   2482s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.046, REAL:0.041, MEM:6927.3M, EPOCH TIME: 1771223482.861315
[02/16 00:31:22   2482s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6927.3M, EPOCH TIME: 1771223482.861455
[02/16 00:31:22   2482s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6927.3M, EPOCH TIME: 1771223482.861681
[02/16 00:31:22   2482s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.076, MEM:6927.3M, EPOCH TIME: 1771223482.870149
[02/16 00:31:22   2482s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:31:23   2483s] 
[02/16 00:31:23   2483s] *** Finish Physical Update (cpu=0:00:07.3 real=0:00:04.0 mem=6927.3M) ***
[02/16 00:31:23   2483s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.156106.5
[02/16 00:31:23   2483s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 57.00
[02/16 00:31:23   2483s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.029|0.000|
|reg2reg   |0.022|0.000|
|HEPG      |0.022|0.000|
|All Paths |0.022|0.000|
+----------+-----+-----+

[02/16 00:31:23   2483s] Bottom Preferred Layer:
[02/16 00:31:23   2483s] +-----------+------------+----------+
[02/16 00:31:23   2483s] |   Layer   |    CLK     |   Rule   |
[02/16 00:31:23   2483s] +-----------+------------+----------+
[02/16 00:31:23   2483s] | M3 (z=3)  |         85 | default  |
[02/16 00:31:23   2483s] +-----------+------------+----------+
[02/16 00:31:23   2483s] Via Pillar Rule:
[02/16 00:31:23   2483s]     None
[02/16 00:31:23   2483s] Finished writing unified metrics of routing constraints.
[02/16 00:31:23   2483s] 
[02/16 00:31:23   2483s] *** Finish post-CTS Setup Fixing (cpu=0:00:17.2 real=0:00:07.0 mem=6927.3M) ***
[02/16 00:31:23   2483s] 
[02/16 00:31:23   2483s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.156106.4
[02/16 00:31:23   2483s] Total-nets :: 33974, Stn-nets :: 48, ratio :: 0.141285 %, Total-len 585663, Stn-len 1338.19
[02/16 00:31:23   2483s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33564
[02/16 00:31:23   2483s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6799.3M, EPOCH TIME: 1771223483.511099
[02/16 00:31:23   2483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:31:23   2483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:23   2483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:23   2483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:23   2483s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.242, REAL:0.052, MEM:6799.3M, EPOCH TIME: 1771223483.563489
[02/16 00:31:23   2483s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.23
[02/16 00:31:23   2483s] *** WnsOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:19.4/0:00:08.2 (2.4), totSession cpu/real = 0:41:23.8/0:14:14.3 (2.9), mem = 6799.3M
[02/16 00:31:23   2483s] 
[02/16 00:31:23   2483s] =============================================================================================
[02/16 00:31:23   2483s]  Step TAT Report : WnsOpt #2 / clock_opt_design #1                              23.14-s088_1
[02/16 00:31:23   2483s] =============================================================================================
[02/16 00:31:23   2483s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:31:23   2483s] ---------------------------------------------------------------------------------------------
[02/16 00:31:23   2483s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.3    1.3
[02/16 00:31:23   2483s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:31:23   2483s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.2 /  0:00:00.5    2.2
[02/16 00:31:23   2483s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:31:23   2483s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:31:23   2483s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:31:23   2483s] [ TransformInit          ]      1   0:00:00.7  (   8.6 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:31:23   2483s] [ OptimizationStep       ]      1   0:00:00.1  (   1.7 % )     0:00:02.0 /  0:00:07.0    3.5
[02/16 00:31:23   2483s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.4 % )     0:00:01.8 /  0:00:06.9    3.7
[02/16 00:31:23   2483s] [ OptGetWeight           ]      6   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:31:23   2483s] [ OptEval                ]      6   0:00:00.8  (   9.8 % )     0:00:00.8 /  0:00:04.3    5.3
[02/16 00:31:23   2483s] [ OptCommit              ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.9
[02/16 00:31:23   2483s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.8    2.2
[02/16 00:31:23   2483s] [ IncrDelayCalc          ]     49   0:00:00.4  (   4.4 % )     0:00:00.4 /  0:00:00.8    2.3
[02/16 00:31:23   2483s] [ SetupOptGetWorkingSet  ]     18   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.3    2.2
[02/16 00:31:23   2483s] [ SetupOptGetActiveNode  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:31:23   2483s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    6.4
[02/16 00:31:23   2483s] [ RefinePlace            ]      1   0:00:03.1  (  37.6 % )     0:00:03.1 /  0:00:07.3    2.3
[02/16 00:31:23   2483s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:31:23   2483s] [ TimingUpdate           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.4
[02/16 00:31:23   2483s] [ IncrTimingUpdate       ]     12   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:01.0    4.0
[02/16 00:31:23   2483s] [ MISC                   ]          0:00:01.4  (  17.3 % )     0:00:01.4 /  0:00:03.1    2.2
[02/16 00:31:23   2483s] ---------------------------------------------------------------------------------------------
[02/16 00:31:23   2483s]  WnsOpt #2 TOTAL                    0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:19.4    2.4
[02/16 00:31:23   2483s] ---------------------------------------------------------------------------------------------
[02/16 00:31:23   2483s] Begin: Collecting metrics
[02/16 00:31:23   2483s] 
	GigaOpt Setup Optimization summary:
[02/16 00:31:23   2483s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.021 |   -0.021 |        -0 |       -0 |       56.98 | 0:00:02  |        6919 |
	| wns_pass_0       |     0.022 |    0.022 |         0 |        0 |       57.00 | 0:00:02  |        6927 |
	| legalization_0   |     0.022 |    0.022 |         0 |        0 |       57.00 | 0:00:04  |        6927 |
	| end_setup_fixing |     0.022 |    0.022 |         0 |        0 |       57.00 | 0:00:00  |        6927 |
	 ------------------------------------------------------------------------------------------------------- 
[02/16 00:31:23   2483s] 
[02/16 00:31:23   2484s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 |            |              | 0:00:09  |        6711 |    0 |   4 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
| drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 |            |              | 0:00:09  |        6791 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       57.06 |            |              | 0:00:07  |        6791 |      |     |
| area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 |            |              | 0:00:09  |        6791 |      |     |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       57.03 |            |              | 0:00:21  |        6919 |      |     |
| area_reclaiming_2       |     0.017 |    0.017 |         0 |        0 |       56.96 |            |              | 0:01:03  |        6799 |      |     |
| area_reclaiming_3       |     0.019 |    0.019 |         0 |        0 |       56.96 |            |              | 0:00:08  |        6799 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6799 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6702 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6702 |      |     |
| drv_eco_fixing          |    -0.021 |   -0.021 |        -0 |       -0 |       56.98 |            |              | 0:00:04  |        6791 |    0 |   0 |
| wns_eco_fixing          |     0.022 |    0.022 |         0 |        0 |       57.00 |            |              | 0:00:08  |        6927 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:31:23   2484s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4110.2M, current mem=3918.9M)

[02/16 00:31:23   2484s] End: Collecting metrics
[02/16 00:31:23   2484s] End: GigaOpt nonLegal postEco optimization
[02/16 00:31:23   2484s] **INFO: Flow update: Design timing is met.
[02/16 00:31:23   2484s] **INFO: Flow update: Design timing is met.
[02/16 00:31:23   2484s] #optDebug: fT-D <X 1 0 0 0>
[02/16 00:31:23   2484s] Register exp ratio and priority group on 0 nets on 35619 nets : 
[02/16 00:31:24   2484s] 
[02/16 00:31:24   2484s] Active setup views:
[02/16 00:31:24   2484s]  view_tt
[02/16 00:31:24   2484s]   Dominating endpoints: 0
[02/16 00:31:24   2484s]   Dominating TNS: -0.000
[02/16 00:31:24   2484s] 
[02/16 00:31:25   2490s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33564 and nets=36545 using extraction engine 'preRoute' .
[02/16 00:31:25   2490s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:31:25   2490s] RC Extraction called in multi-corner(1) mode.
[02/16 00:31:25   2490s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:31:25   2490s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:31:25   2490s] RCMode: PreRoute
[02/16 00:31:25   2490s]       RC Corner Indexes            0   
[02/16 00:31:25   2490s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:31:25   2490s] Resistance Scaling Factor    : 1.00000 
[02/16 00:31:25   2490s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:31:25   2490s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:31:25   2490s] Shrink Factor                : 1.00000
[02/16 00:31:25   2490s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:31:25   2490s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/16 00:31:25   2491s] Grid density data update skipped
[02/16 00:31:25   2491s] eee: pegSigSF=1.070000
[02/16 00:31:25   2491s] Initializing multi-corner resistance tables ...
[02/16 00:31:25   2491s] eee: Grid unit RC data computation started
[02/16 00:31:25   2491s] eee: Grid unit RC data computation completed
[02/16 00:31:25   2491s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:31:25   2491s] eee: l=2 avDens=0.154990 usedTrk=11589.379875 availTrk=74775.000000 sigTrk=11589.379875
[02/16 00:31:25   2491s] eee: l=3 avDens=0.255279 usedTrk=22304.973866 availTrk=87375.000000 sigTrk=22304.973866
[02/16 00:31:25   2491s] eee: l=4 avDens=0.135608 usedTrk=8756.895079 availTrk=64575.000000 sigTrk=8756.895079
[02/16 00:31:25   2491s] eee: l=5 avDens=0.165343 usedTrk=9012.230093 availTrk=54506.250000 sigTrk=9012.230093
[02/16 00:31:25   2491s] eee: l=6 avDens=0.090884 usedTrk=3788.177826 availTrk=41681.250000 sigTrk=3788.177826
[02/16 00:31:25   2491s] eee: l=7 avDens=0.078521 usedTrk=3127.090414 availTrk=39825.000000 sigTrk=3127.090414
[02/16 00:31:25   2491s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:31:25   2491s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:31:25   2491s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:31:25   2491s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:31:25   2491s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:31:25   2491s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.244628 uaWl=0.000000 uaWlH=0.409400 aWlH=0.000000 lMod=0 pMax=0.876600 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:31:25   2491s] eee: NetCapCache creation started. (Current Mem: 6701.711M) 
[02/16 00:31:26   2491s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 6701.711M) 
[02/16 00:31:26   2491s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:31:26   2491s] eee: Metal Layers Info:
[02/16 00:31:26   2491s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:31:26   2491s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:31:26   2491s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:31:26   2491s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:31:26   2491s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:31:26   2491s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:31:26   2491s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:31:26   2491s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:31:26   2491s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:31:26   2491s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:31:26   2491s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:31:26   2491s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:31:26   2491s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:31:26   2491s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:31:26   2491s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:31:26   2491s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:31:26   2491s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:31:26   2491s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 6701.711M)
[02/16 00:31:26   2491s] Starting delay calculation for Setup views
[02/16 00:31:26   2491s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:31:26   2491s] #################################################################################
[02/16 00:31:26   2491s] # Design Stage: PreRoute
[02/16 00:31:26   2491s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:31:26   2491s] # Design Mode: 45nm
[02/16 00:31:26   2491s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:31:26   2491s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:31:26   2491s] # Signoff Settings: SI Off 
[02/16 00:31:26   2491s] #################################################################################
[02/16 00:31:27   2497s] Calculate delays in Single mode...
[02/16 00:31:27   2497s] Topological Sorting (REAL = 0:00:00.0, MEM = 6675.7M, InitMEM = 6675.7M)
[02/16 00:31:27   2497s] Start delay calculation (fullDC) (8 T). (MEM=3885.86)
[02/16 00:31:28   2498s] End AAE Lib Interpolated Model. (MEM=3897.320312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:31:32   2524s] Total number of fetched objects 35619
[02/16 00:31:32   2526s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[02/16 00:31:32   2526s] End delay calculation. (MEM=3908.94 CPU=0:00:25.1 REAL=0:00:04.0)
[02/16 00:31:32   2526s] End delay calculation (fullDC). (MEM=3908.94 CPU=0:00:28.2 REAL=0:00:05.0)
[02/16 00:31:32   2526s] *** CDM Built up (cpu=0:00:34.3  real=0:00:06.0  mem= 6679.2M) ***
[02/16 00:31:33   2529s] *** Done Building Timing Graph (cpu=0:00:38.1 real=0:00:07.0 totSessionCpu=0:42:10 mem=6679.2M)
[02/16 00:31:33   2529s] OPTC: user 20.0
[02/16 00:31:33   2529s] (I)      Running eGR regular flow
[02/16 00:31:33   2529s] Running assign ptn pin
[02/16 00:31:33   2529s] Running config msv constraints
[02/16 00:31:33   2529s] Running pre-eGR process
[02/16 00:31:33   2529s] (I)      Started Early Global Route ( Curr Mem: 5.52 MB )
[02/16 00:31:33   2529s] (I)      Initializing eGR engine (regular)
[02/16 00:31:33   2529s] Set min layer with design mode ( 2 )
[02/16 00:31:33   2529s] Set max layer with design mode ( 7 )
[02/16 00:31:33   2529s] (I)      clean place blk overflow:
[02/16 00:31:33   2529s] (I)      H : enabled 1.00 0
[02/16 00:31:33   2529s] (I)      V : enabled 1.00 0
[02/16 00:31:33   2529s] (I)      Initializing eGR engine (regular)
[02/16 00:31:33   2529s] Set min layer with design mode ( 2 )
[02/16 00:31:33   2529s] Set max layer with design mode ( 7 )
[02/16 00:31:33   2529s] (I)      clean place blk overflow:
[02/16 00:31:33   2529s] (I)      H : enabled 1.00 0
[02/16 00:31:33   2529s] (I)      V : enabled 1.00 0
[02/16 00:31:33   2529s] (I)      Started Early Global Route kernel ( Curr Mem: 5.52 MB )
[02/16 00:31:33   2529s] (I)      Running eGR Regular flow
[02/16 00:31:33   2529s] (I)      # wire layers (front) : 11
[02/16 00:31:33   2529s] (I)      # wire layers (back)  : 0
[02/16 00:31:33   2529s] (I)      min wire layer : 1
[02/16 00:31:33   2529s] (I)      max wire layer : 10
[02/16 00:31:33   2529s] (I)      # cut layers (front) : 10
[02/16 00:31:33   2529s] (I)      # cut layers (back)  : 0
[02/16 00:31:33   2529s] (I)      min cut layer : 1
[02/16 00:31:33   2529s] (I)      max cut layer : 9
[02/16 00:31:33   2529s] (I)      ================================ Layers ================================
[02/16 00:31:33   2529s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:31:33   2529s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:31:33   2529s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:31:33   2529s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:31:33   2529s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:31:33   2529s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:31:33   2529s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:31:33   2529s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:31:33   2529s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:31:33   2529s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:31:33   2529s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:31:33   2529s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:31:33   2529s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:31:33   2529s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:31:33   2529s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:31:33   2529s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:31:33   2529s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:31:33   2529s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:31:33   2529s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:31:33   2529s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:31:33   2529s] (I)      Started Import and model ( Curr Mem: 5.52 MB )
[02/16 00:31:33   2530s] (I)      == Non-default Options ==
[02/16 00:31:33   2530s] (I)      Build term to term wires                           : false
[02/16 00:31:33   2530s] (I)      Maximum routing layer                              : 7
[02/16 00:31:33   2530s] (I)      Top routing layer                                  : 7
[02/16 00:31:33   2530s] (I)      Number of threads                                  : 8
[02/16 00:31:33   2530s] (I)      Route tie net to shape                             : auto
[02/16 00:31:33   2530s] (I)      Method to set GCell size                           : row
[02/16 00:31:33   2530s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:31:33   2530s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:31:33   2530s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:31:33   2530s] Removed 1 out of boundary tracks from layer 2
[02/16 00:31:33   2530s] Removed 1 out of boundary tracks from layer 2
[02/16 00:31:33   2530s] Removed 1 out of boundary tracks from layer 2
[02/16 00:31:33   2530s] Removed 1 out of boundary tracks from layer 2
[02/16 00:31:33   2530s] Removed 1 out of boundary tracks from layer 2
[02/16 00:31:33   2530s] Removed 1 out of boundary tracks from layer 2
[02/16 00:31:33   2530s] (I)      ============== Pin Summary ==============
[02/16 00:31:33   2530s] (I)      +-------+--------+---------+------------+
[02/16 00:31:33   2530s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:31:33   2530s] (I)      +-------+--------+---------+------------+
[02/16 00:31:33   2530s] (I)      |     1 | 110477 |   86.84 |        Pin |
[02/16 00:31:33   2530s] (I)      |     2 |  16740 |   13.16 |        Pin |
[02/16 00:31:33   2530s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:31:33   2530s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:31:33   2530s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:31:33   2530s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:31:33   2530s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:31:33   2530s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:31:33   2530s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:31:33   2530s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:31:33   2530s] (I)      +-------+--------+---------+------------+
[02/16 00:31:33   2530s] (I)      Custom ignore net properties:
[02/16 00:31:33   2530s] (I)      1 : NotLegal
[02/16 00:31:33   2530s] (I)      Default ignore net properties:
[02/16 00:31:33   2530s] (I)      1 : Special
[02/16 00:31:33   2530s] (I)      2 : Analog
[02/16 00:31:33   2530s] (I)      3 : Fixed
[02/16 00:31:33   2530s] (I)      4 : Skipped
[02/16 00:31:33   2530s] (I)      5 : MixedSignal
[02/16 00:31:33   2530s] (I)      Prerouted net properties:
[02/16 00:31:33   2530s] (I)      1 : NotLegal
[02/16 00:31:33   2530s] (I)      2 : Special
[02/16 00:31:33   2530s] (I)      3 : Analog
[02/16 00:31:33   2530s] (I)      4 : Fixed
[02/16 00:31:33   2530s] (I)      5 : Skipped
[02/16 00:31:33   2530s] (I)      6 : MixedSignal
[02/16 00:31:33   2530s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:31:33   2530s] (I)      Use row-based GCell size
[02/16 00:31:33   2530s] (I)      Use row-based GCell align
[02/16 00:31:33   2530s] (I)      layer 0 area = 170496
[02/16 00:31:33   2530s] (I)      layer 1 area = 170496
[02/16 00:31:33   2530s] (I)      layer 2 area = 170496
[02/16 00:31:33   2530s] (I)      layer 3 area = 512000
[02/16 00:31:33   2530s] (I)      layer 4 area = 512000
[02/16 00:31:33   2530s] (I)      layer 5 area = 560000
[02/16 00:31:33   2530s] (I)      layer 6 area = 560000
[02/16 00:31:33   2530s] (I)      GCell unit size   : 4320
[02/16 00:31:33   2530s] (I)      GCell multiplier  : 1
[02/16 00:31:33   2530s] (I)      GCell row height  : 4320
[02/16 00:31:33   2530s] (I)      Actual row height : 4320
[02/16 00:31:33   2530s] (I)      GCell align ref   : 24768 24768
[02/16 00:31:33   2530s] missing default track structure on layer 1
[02/16 00:31:33   2530s] [NR-eGR] Track table information for default rule: 
[02/16 00:31:33   2530s] [NR-eGR] M1 has no routable track
[02/16 00:31:33   2530s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:31:33   2530s] [NR-eGR] M3 has single uniform track structure
[02/16 00:31:33   2530s] [NR-eGR] M4 has single uniform track structure
[02/16 00:31:33   2530s] [NR-eGR] M5 has single uniform track structure
[02/16 00:31:33   2530s] [NR-eGR] M6 has single uniform track structure
[02/16 00:31:33   2530s] [NR-eGR] M7 has single uniform track structure
[02/16 00:31:33   2530s] [NR-eGR] M8 has single uniform track structure
[02/16 00:31:33   2530s] [NR-eGR] M9 has single uniform track structure
[02/16 00:31:33   2530s] [NR-eGR] Pad has single uniform track structure
[02/16 00:31:33   2530s] (I)      ============== Default via ===============
[02/16 00:31:33   2530s] (I)      +---+------------------+-----------------+
[02/16 00:31:33   2530s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:31:33   2530s] (I)      +---+------------------+-----------------+
[02/16 00:31:33   2530s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:31:33   2530s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:31:33   2530s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:31:33   2530s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:31:33   2530s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:31:33   2530s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:31:33   2530s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:31:33   2530s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:31:33   2530s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:31:33   2530s] (I)      +---+------------------+-----------------+
[02/16 00:31:33   2530s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:31:33   2530s] [NR-eGR] Read 1667 PG shapes
[02/16 00:31:33   2530s] [NR-eGR] Read 0 clock shapes
[02/16 00:31:33   2530s] [NR-eGR] Read 0 other shapes
[02/16 00:31:33   2530s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:31:33   2530s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:31:33   2530s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:31:33   2530s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:31:33   2530s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:31:33   2530s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:31:33   2530s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:31:33   2530s] [NR-eGR] #Other Blockages    : 0
[02/16 00:31:33   2530s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:31:33   2530s] [NR-eGR] #prerouted nets         : 85
[02/16 00:31:33   2530s] [NR-eGR] #prerouted special nets : 0
[02/16 00:31:33   2530s] [NR-eGR] #prerouted wires        : 14985
[02/16 00:31:33   2530s] [NR-eGR] Read 33974 nets ( ignored 85 )
[02/16 00:31:33   2530s] (I)        Front-side 33974 ( ignored 85 )
[02/16 00:31:33   2530s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:31:33   2530s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:31:33   2530s] (I)      handle routing halo
[02/16 00:31:33   2530s] (I)      Reading macro buffers
[02/16 00:31:33   2530s] (I)      Number of macro buffers: 0
[02/16 00:31:33   2530s] (I)      early_global_route_priority property id does not exist.
[02/16 00:31:33   2530s] (I)      Read Num Blocks=46499  Num Prerouted Wires=14985  Num CS=0
[02/16 00:31:33   2530s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 7877
[02/16 00:31:33   2530s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 5115
[02/16 00:31:34   2530s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 1475
[02/16 00:31:34   2530s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 451
[02/16 00:31:34   2530s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 67
[02/16 00:31:34   2530s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:31:34   2530s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:31:34   2530s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:31:34   2530s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:31:34   2530s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:31:34   2530s] (I)      Number of ignored nets                =     85
[02/16 00:31:34   2530s] (I)      Number of connected nets              =      0
[02/16 00:31:34   2530s] (I)      Number of fixed nets                  =     85.  Ignored: Yes
[02/16 00:31:34   2530s] (I)      Number of clock nets                  =     85.  Ignored: No
[02/16 00:31:34   2530s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:31:34   2530s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:31:34   2530s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:31:34   2530s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:31:34   2530s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:31:34   2530s] (I)      Ndr track 0 does not exist
[02/16 00:31:34   2530s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:31:34   2530s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:31:34   2530s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:31:34   2530s] (I)      Site width          :   864  (dbu)
[02/16 00:31:34   2530s] (I)      Row height          :  4320  (dbu)
[02/16 00:31:34   2530s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:31:34   2530s] (I)      GCell width         :  4320  (dbu)
[02/16 00:31:34   2530s] (I)      GCell height        :  4320  (dbu)
[02/16 00:31:34   2530s] (I)      Grid                :   343   343     7
[02/16 00:31:34   2530s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:31:34   2530s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:31:34   2530s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:31:34   2530s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:31:34   2530s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:31:34   2530s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:31:34   2530s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:31:34   2530s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:31:34   2530s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:31:34   2530s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:31:34   2530s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:31:34   2530s] (I)      --------------------------------------------------------
[02/16 00:31:34   2530s] 
[02/16 00:31:34   2530s] [NR-eGR] ============ Routing rule table ============
[02/16 00:31:34   2530s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 33889
[02/16 00:31:34   2530s] [NR-eGR] ========================================
[02/16 00:31:34   2530s] [NR-eGR] 
[02/16 00:31:34   2530s] (I)      ==== NDR : (Default) ====
[02/16 00:31:34   2530s] (I)      +--------------+--------+
[02/16 00:31:34   2530s] (I)      |           ID |      0 |
[02/16 00:31:34   2530s] (I)      |      Default |    yes |
[02/16 00:31:34   2530s] (I)      |  Clk Special |     no |
[02/16 00:31:34   2530s] (I)      | Hard spacing |     no |
[02/16 00:31:34   2530s] (I)      |    NDR track | (none) |
[02/16 00:31:34   2530s] (I)      |      NDR via | (none) |
[02/16 00:31:34   2530s] (I)      |  Extra space |      0 |
[02/16 00:31:34   2530s] (I)      |      Shields |      0 |
[02/16 00:31:34   2530s] (I)      |   Demand (H) |      1 |
[02/16 00:31:34   2530s] (I)      |   Demand (V) |      1 |
[02/16 00:31:34   2530s] (I)      |        #Nets |  33889 |
[02/16 00:31:34   2530s] (I)      +--------------+--------+
[02/16 00:31:34   2530s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:31:34   2530s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:31:34   2530s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:31:34   2530s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:31:34   2530s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:31:34   2530s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:31:34   2530s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:31:34   2530s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:31:34   2530s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:31:34   2530s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:31:34   2530s] (I)      =============== Blocked Tracks ===============
[02/16 00:31:34   2530s] (I)      +-------+---------+----------+---------------+
[02/16 00:31:34   2530s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:31:34   2530s] (I)      +-------+---------+----------+---------------+
[02/16 00:31:34   2530s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:31:34   2530s] (I)      |     2 |  821828 |   149678 |        18.21% |
[02/16 00:31:34   2530s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:31:34   2530s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:31:34   2530s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:31:34   2530s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:31:34   2530s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:31:34   2530s] (I)      +-------+---------+----------+---------------+
[02/16 00:31:34   2530s] (I)      Finished Import and model ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 5.54 MB )
[02/16 00:31:34   2530s] (I)      Reset routing kernel
[02/16 00:31:34   2530s] (I)      Started Global Routing ( Curr Mem: 5.54 MB )
[02/16 00:31:34   2530s] (I)      totalPins=121312  totalGlobalPin=120460 (99.30%)
[02/16 00:31:34   2530s] (I)      ================= Net Group Info =================
[02/16 00:31:34   2530s] (I)      +----+----------------+--------------+-----------+
[02/16 00:31:34   2530s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:31:34   2530s] (I)      +----+----------------+--------------+-----------+
[02/16 00:31:34   2530s] (I)      |  1 |          33889 |        M2(2) |     M7(7) |
[02/16 00:31:34   2530s] (I)      +----+----------------+--------------+-----------+
[02/16 00:31:34   2530s] (I)      total 2D Cap : 3363005 = (1539007 H, 1823998 V)
[02/16 00:31:34   2530s] (I)      total 2D Demand : 55151 = (26616 H, 28535 V)
[02/16 00:31:34   2530s] (I)      init route region map
[02/16 00:31:34   2530s] (I)      #blocked GCells = 0
[02/16 00:31:34   2530s] (I)      #regions = 1
[02/16 00:31:34   2530s] (I)      init safety region map
[02/16 00:31:34   2530s] (I)      #blocked GCells = 0
[02/16 00:31:34   2530s] (I)      #regions = 1
[02/16 00:31:34   2530s] [NR-eGR] Layer group 1: route 33889 net(s) in layer range [2, 7]
[02/16 00:31:34   2530s] (I)      
[02/16 00:31:34   2530s] (I)      ============  Phase 1a Route ============
[02/16 00:31:34   2531s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:31:34   2531s] (I)      Usage: 508520 = (198594 H, 309926 V) = (12.90% H, 16.99% V) = (2.145e+05um H, 3.347e+05um V)
[02/16 00:31:34   2531s] (I)      
[02/16 00:31:34   2531s] (I)      ============  Phase 1b Route ============
[02/16 00:31:34   2531s] (I)      Usage: 508568 = (198615 H, 309953 V) = (12.91% H, 16.99% V) = (2.145e+05um H, 3.347e+05um V)
[02/16 00:31:34   2531s] (I)      Overflow of layer group 1: 0.05% H + 0.01% V. EstWL: 5.492534e+05um
[02/16 00:31:34   2531s] (I)      Congestion metric : 0.07%H 0.01%V, 0.08%HV
[02/16 00:31:34   2531s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:31:34   2531s] (I)      
[02/16 00:31:34   2531s] (I)      ============  Phase 1c Route ============
[02/16 00:31:34   2531s] (I)      Level2 Grid: 69 x 69
[02/16 00:31:34   2531s] (I)      Usage: 508568 = (198615 H, 309953 V) = (12.91% H, 16.99% V) = (2.145e+05um H, 3.347e+05um V)
[02/16 00:31:34   2531s] (I)      
[02/16 00:31:34   2531s] (I)      ============  Phase 1d Route ============
[02/16 00:31:34   2532s] (I)      Usage: 508613 = (198618 H, 309995 V) = (12.91% H, 17.00% V) = (2.145e+05um H, 3.348e+05um V)
[02/16 00:31:34   2532s] (I)      
[02/16 00:31:34   2532s] (I)      ============  Phase 1e Route ============
[02/16 00:31:34   2532s] (I)      Usage: 508613 = (198618 H, 309995 V) = (12.91% H, 17.00% V) = (2.145e+05um H, 3.348e+05um V)
[02/16 00:31:34   2532s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.01% V. EstWL: 5.493020e+05um
[02/16 00:31:34   2532s] (I)      
[02/16 00:31:34   2532s] (I)      ============  Phase 1l Route ============
[02/16 00:31:35   2534s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:31:35   2534s] (I)      Layer  2:     697642    161510       393           0      879795    ( 0.00%) 
[02/16 00:31:35   2534s] (I)      Layer  3:     851401    225506        88           0      879795    ( 0.00%) 
[02/16 00:31:35   2534s] (I)      Layer  4:     444567     80941       898       52132      607714    ( 7.90%) 
[02/16 00:31:35   2534s] (I)      Layer  5:     560538     93319         1           0      659846    ( 0.00%) 
[02/16 00:31:35   2534s] (I)      Layer  6:     408851     39701         4       10079      484806    ( 2.04%) 
[02/16 00:31:35   2534s] (I)      Layer  7:     409109     31339         0       10083      484802    ( 2.04%) 
[02/16 00:31:35   2534s] (I)      Total:       3372108    632316      1384       72292     3996756    ( 1.78%) 
[02/16 00:31:35   2534s] (I)      
[02/16 00:31:35   2534s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:31:35   2534s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:31:35   2534s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:31:35   2534s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/16 00:31:35   2534s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:31:35   2534s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:31:35   2534s] [NR-eGR]      M2 ( 2)       335( 0.29%)         7( 0.01%)   ( 0.29%) 
[02/16 00:31:35   2534s] [NR-eGR]      M3 ( 3)        77( 0.07%)         1( 0.00%)   ( 0.07%) 
[02/16 00:31:35   2534s] [NR-eGR]      M4 ( 4)       654( 0.61%)        18( 0.02%)   ( 0.62%) 
[02/16 00:31:35   2534s] [NR-eGR]      M5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:31:35   2534s] [NR-eGR]      M6 ( 6)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:31:35   2534s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:31:35   2534s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:31:35   2534s] [NR-eGR]        Total      1071( 0.16%)        26( 0.00%)   ( 0.16%) 
[02/16 00:31:35   2534s] [NR-eGR] 
[02/16 00:31:35   2534s] (I)      Finished Global Routing ( CPU: 3.85 sec, Real: 1.18 sec, Curr Mem: 5.55 MB )
[02/16 00:31:35   2534s] (I)      Updating congestion map
[02/16 00:31:35   2534s] (I)      total 2D Cap : 3385439 = (1559961 H, 1825478 V)
[02/16 00:31:35   2534s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[02/16 00:31:35   2534s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.50 sec, Real: 1.83 sec, Curr Mem: 5.55 MB )
[02/16 00:31:35   2534s] [NR-eGR] Finished Early Global Route ( CPU: 4.51 sec, Real: 1.85 sec, Curr Mem: 5.50 MB )
[02/16 00:31:35   2534s] (I)      ========================================= Runtime Summary ==========================================
[02/16 00:31:35   2534s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/16 00:31:35   2534s] (I)      ----------------------------------------------------------------------------------------------------
[02/16 00:31:35   2534s] (I)       Early Global Route                             100.00%  781.46 sec  783.30 sec  1.85 sec  4.51 sec 
[02/16 00:31:35   2534s] (I)       +-Early Global Route kernel                     99.19%  781.47 sec  783.30 sec  1.83 sec  4.50 sec 
[02/16 00:31:35   2534s] (I)       | +-Import and model                            30.69%  781.47 sec  782.04 sec  0.57 sec  0.57 sec 
[02/16 00:31:35   2534s] (I)       | | +-Create place DB                           12.76%  781.47 sec  781.71 sec  0.24 sec  0.23 sec 
[02/16 00:31:35   2534s] (I)       | | | +-Import place data                       12.75%  781.47 sec  781.71 sec  0.24 sec  0.23 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Read instances and placement           3.25%  781.47 sec  781.53 sec  0.06 sec  0.06 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Read nets                              9.35%  781.53 sec  781.71 sec  0.17 sec  0.17 sec 
[02/16 00:31:35   2534s] (I)       | | +-Create route DB                           17.19%  781.71 sec  782.03 sec  0.32 sec  0.32 sec 
[02/16 00:31:35   2534s] (I)       | | | +-Import route data (8T)                  17.16%  781.71 sec  782.03 sec  0.32 sec  0.32 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.52%  781.80 sec  781.83 sec  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Read routing blockages               0.00%  781.80 sec  781.80 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Read bump blockages                  0.00%  781.80 sec  781.80 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Read instance blockages              1.31%  781.80 sec  781.83 sec  0.02 sec  0.02 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Read PG blockages                    0.10%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Read clock blockages                 0.00%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Read other blockages                 0.00%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Read halo blockages                  0.04%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Read boundary cut boxes              0.00%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Read blackboxes                        0.00%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Read prerouted                         0.42%  781.83 sec  781.84 sec  0.01 sec  0.01 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Read nets                              1.39%  781.84 sec  781.86 sec  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Set up via pillars                     1.67%  781.88 sec  781.91 sec  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Initialize 3D grid graph               0.15%  781.92 sec  781.92 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Model blockage capacity                4.69%  781.92 sec  782.01 sec  0.09 sec  0.09 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Initialize 3D capacity               4.21%  781.92 sec  782.00 sec  0.08 sec  0.08 sec 
[02/16 00:31:35   2534s] (I)       | | +-Read aux data                              0.00%  782.03 sec  782.03 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | +-Others data preparation                    0.00%  782.03 sec  782.03 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | +-Create route kernel                        0.48%  782.03 sec  782.04 sec  0.01 sec  0.01 sec 
[02/16 00:31:35   2534s] (I)       | +-Global Routing                              64.05%  782.04 sec  783.23 sec  1.18 sec  3.85 sec 
[02/16 00:31:35   2534s] (I)       | | +-Initialization                             1.78%  782.04 sec  782.08 sec  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)       | | +-Net group 1                               59.72%  782.08 sec  783.18 sec  1.10 sec  3.77 sec 
[02/16 00:31:35   2534s] (I)       | | | +-Generate topology (8T)                   1.95%  782.08 sec  782.12 sec  0.04 sec  0.18 sec 
[02/16 00:31:35   2534s] (I)       | | | +-Phase 1a                                13.93%  782.18 sec  782.44 sec  0.26 sec  0.77 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Pattern routing (8T)                  10.15%  782.18 sec  782.37 sec  0.19 sec  0.70 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.82%  782.37 sec  782.41 sec  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Add via demand to 2D                   1.86%  782.41 sec  782.44 sec  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)       | | | +-Phase 1b                                 8.73%  782.44 sec  782.60 sec  0.16 sec  0.21 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Monotonic routing (8T)                 2.98%  782.44 sec  782.50 sec  0.06 sec  0.10 sec 
[02/16 00:31:35   2534s] (I)       | | | +-Phase 1c                                 1.49%  782.60 sec  782.63 sec  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Two level Routing                      1.48%  782.60 sec  782.63 sec  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Two Level Routing (Regular)          1.17%  782.60 sec  782.63 sec  0.02 sec  0.02 sec 
[02/16 00:31:35   2534s] (I)       | | | | | +-Two Level Routing (Strong)           0.21%  782.63 sec  782.63 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | +-Phase 1d                                 9.31%  782.63 sec  782.80 sec  0.17 sec  0.87 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Detoured routing (8T)                  9.30%  782.63 sec  782.80 sec  0.17 sec  0.87 sec 
[02/16 00:31:35   2534s] (I)       | | | +-Phase 1e                                 0.07%  782.80 sec  782.80 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Route legalization                     0.00%  782.80 sec  782.80 sec  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)       | | | +-Phase 1l                                20.58%  782.80 sec  783.18 sec  0.38 sec  1.64 sec 
[02/16 00:31:35   2534s] (I)       | | | | +-Layer assignment (8T)                 19.91%  782.82 sec  783.18 sec  0.37 sec  1.63 sec 
[02/16 00:31:35   2534s] (I)       | +-Export cong map                              3.82%  783.23 sec  783.30 sec  0.07 sec  0.07 sec 
[02/16 00:31:35   2534s] (I)       | | +-Export 2D cong map                         1.23%  783.28 sec  783.30 sec  0.02 sec  0.02 sec 
[02/16 00:31:35   2534s] (I)      ======================= Summary by functions ========================
[02/16 00:31:35   2534s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:31:35   2534s] (I)      ---------------------------------------------------------------------
[02/16 00:31:35   2534s] (I)        0  Early Global Route                  100.00%  1.85 sec  4.51 sec 
[02/16 00:31:35   2534s] (I)        1  Early Global Route kernel            99.19%  1.83 sec  4.50 sec 
[02/16 00:31:35   2534s] (I)        2  Global Routing                       64.05%  1.18 sec  3.85 sec 
[02/16 00:31:35   2534s] (I)        2  Import and model                     30.69%  0.57 sec  0.57 sec 
[02/16 00:31:35   2534s] (I)        2  Export cong map                       3.82%  0.07 sec  0.07 sec 
[02/16 00:31:35   2534s] (I)        3  Net group 1                          59.72%  1.10 sec  3.77 sec 
[02/16 00:31:35   2534s] (I)        3  Create route DB                      17.19%  0.32 sec  0.32 sec 
[02/16 00:31:35   2534s] (I)        3  Create place DB                      12.76%  0.24 sec  0.23 sec 
[02/16 00:31:35   2534s] (I)        3  Initialization                        1.78%  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)        3  Export 2D cong map                    1.23%  0.02 sec  0.02 sec 
[02/16 00:31:35   2534s] (I)        3  Create route kernel                   0.48%  0.01 sec  0.01 sec 
[02/16 00:31:35   2534s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        4  Phase 1l                             20.58%  0.38 sec  1.64 sec 
[02/16 00:31:35   2534s] (I)        4  Import route data (8T)               17.16%  0.32 sec  0.32 sec 
[02/16 00:31:35   2534s] (I)        4  Phase 1a                             13.93%  0.26 sec  0.77 sec 
[02/16 00:31:35   2534s] (I)        4  Import place data                    12.75%  0.24 sec  0.23 sec 
[02/16 00:31:35   2534s] (I)        4  Phase 1d                              9.31%  0.17 sec  0.87 sec 
[02/16 00:31:35   2534s] (I)        4  Phase 1b                              8.73%  0.16 sec  0.21 sec 
[02/16 00:31:35   2534s] (I)        4  Generate topology (8T)                1.95%  0.04 sec  0.18 sec 
[02/16 00:31:35   2534s] (I)        4  Phase 1c                              1.49%  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)        4  Phase 1e                              0.07%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        5  Layer assignment (8T)                19.91%  0.37 sec  1.63 sec 
[02/16 00:31:35   2534s] (I)        5  Read nets                            10.73%  0.20 sec  0.20 sec 
[02/16 00:31:35   2534s] (I)        5  Pattern routing (8T)                 10.15%  0.19 sec  0.70 sec 
[02/16 00:31:35   2534s] (I)        5  Detoured routing (8T)                 9.30%  0.17 sec  0.87 sec 
[02/16 00:31:35   2534s] (I)        5  Model blockage capacity               4.69%  0.09 sec  0.09 sec 
[02/16 00:31:35   2534s] (I)        5  Read instances and placement          3.25%  0.06 sec  0.06 sec 
[02/16 00:31:35   2534s] (I)        5  Monotonic routing (8T)                2.98%  0.06 sec  0.10 sec 
[02/16 00:31:35   2534s] (I)        5  Add via demand to 2D                  1.86%  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)        5  Pattern Routing Avoiding Blockages    1.82%  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)        5  Set up via pillars                    1.67%  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)        5  Read blockages ( Layer 2-7 )          1.52%  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)        5  Two level Routing                     1.48%  0.03 sec  0.03 sec 
[02/16 00:31:35   2534s] (I)        5  Read prerouted                        0.42%  0.01 sec  0.01 sec 
[02/16 00:31:35   2534s] (I)        5  Initialize 3D grid graph              0.15%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        6  Initialize 3D capacity                4.21%  0.08 sec  0.08 sec 
[02/16 00:31:35   2534s] (I)        6  Read instance blockages               1.31%  0.02 sec  0.02 sec 
[02/16 00:31:35   2534s] (I)        6  Two Level Routing (Regular)           1.17%  0.02 sec  0.02 sec 
[02/16 00:31:35   2534s] (I)        6  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        6  Read PG blockages                     0.10%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        6  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] (I)        7  Allocate memory for PG via list       0.02%  0.00 sec  0.00 sec 
[02/16 00:31:35   2534s] Running post-eGR process
[02/16 00:31:35   2534s] OPERPROF: Starting HotSpotCal at level 1, MEM:6679.2M, EPOCH TIME: 1771223495.347818
[02/16 00:31:35   2534s] [hotspot] +------------+---------------+---------------+
[02/16 00:31:35   2534s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:31:35   2534s] [hotspot] +------------+---------------+---------------+
[02/16 00:31:35   2534s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:31:35   2534s] [hotspot] +------------+---------------+---------------+
[02/16 00:31:35   2534s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:31:35   2534s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:31:35   2534s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.026, REAL:0.017, MEM:6711.2M, EPOCH TIME: 1771223495.364482
[02/16 00:31:35   2534s] [hotspot] Hotspot report including placement blocked areas
[02/16 00:31:35   2534s] OPERPROF: Starting HotSpotCal at level 1, MEM:6711.2M, EPOCH TIME: 1771223495.365068
[02/16 00:31:35   2534s] [hotspot] +------------+---------------+---------------+
[02/16 00:31:35   2534s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:31:35   2534s] [hotspot] +------------+---------------+---------------+
[02/16 00:31:35   2534s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:31:35   2534s] [hotspot] +------------+---------------+---------------+
[02/16 00:31:35   2534s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:31:35   2534s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:31:35   2534s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.013, MEM:6711.2M, EPOCH TIME: 1771223495.378371
[02/16 00:31:35   2534s] Reported timing to dir ./timingReports
[02/16 00:31:35   2534s] **optDesign ... cpu = 0:10:42, real = 0:04:20, mem = 3817.7M, totSessionCpu=0:42:14 **
[02/16 00:31:35   2534s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223495.418292
[02/16 00:31:35   2534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:35   2534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:35   2534s] 
[02/16 00:31:35   2534s] 
[02/16 00:31:35   2534s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:31:35   2534s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.050, REAL:0.043, MEM:6711.2M, EPOCH TIME: 1771223495.460987
[02/16 00:31:35   2534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:31:35   2534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:39   2544s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.022  |  0.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.001%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------

[02/16 00:31:39   2544s] Begin: Collecting metrics
[02/16 00:31:39   2544s] **INFO: Starting Blocking QThread with 8 CPU
[02/16 00:31:39   2544s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 00:31:39   2544s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:31:39      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.2M
[02/16 00:31:39      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:31:39      0s] 
[02/16 00:31:39      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3918.9M, current mem=3107.8M)
[02/16 00:31:39      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3180.7M, current mem=3117.4M)
[02/16 00:31:40      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 0.2M
[02/16 00:31:40      0s] 
[02/16 00:31:40      0s] =============================================================================================
[02/16 00:31:40      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.14-s088_1
[02/16 00:31:40      0s] =============================================================================================
[02/16 00:31:40      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:31:40      0s] ---------------------------------------------------------------------------------------------
[02/16 00:31:40      0s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:31:40      0s] ---------------------------------------------------------------------------------------------
[02/16 00:31:40      0s]  QThreadWorker #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:31:40      0s] ---------------------------------------------------------------------------------------------

[02/16 00:31:40   2544s]  
_______________________________________________________________________
[02/16 00:31:40   2544s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:31:40   2544s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[02/16 00:31:40   2544s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[02/16 00:31:40   2544s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[02/16 00:31:40   2544s] | initial_summary         |    -0.036 |   -0.036 |           |       -0 |       56.96 |            |              | 0:00:09  |        6711 |    0 |   4 |
[02/16 00:31:40   2544s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
[02/16 00:31:40   2544s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6711 |      |     |
[02/16 00:31:40   2544s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
[02/16 00:31:40   2544s] | drv_fixing              |    -0.036 |   -0.036 |        -0 |       -0 |       56.98 |            |              | 0:00:09  |        6791 |    0 |   0 |
[02/16 00:31:40   2544s] | global_opt              |           |    0.020 |           |        0 |       57.06 |            |              | 0:00:07  |        6791 |      |     |
[02/16 00:31:40   2544s] | area_reclaiming         |     0.020 |    0.020 |         0 |        0 |       57.01 |            |              | 0:00:09  |        6791 |      |     |
[02/16 00:31:40   2544s] | wns_fixing              |     0.027 |    0.027 |         0 |        0 |       57.03 |            |              | 0:00:21  |        6919 |      |     |
[02/16 00:31:40   2544s] | area_reclaiming_2       |     0.017 |    0.017 |         0 |        0 |       56.96 |            |              | 0:01:03  |        6799 |      |     |
[02/16 00:31:40   2544s] | area_reclaiming_3       |     0.019 |    0.019 |         0 |        0 |       56.96 |            |              | 0:00:08  |        6799 |      |     |
[02/16 00:31:40   2544s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6799 |      |     |
[02/16 00:31:40   2544s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6702 |      |     |
[02/16 00:31:40   2544s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6702 |      |     |
[02/16 00:31:40   2544s] | drv_eco_fixing          |    -0.021 |   -0.021 |        -0 |       -0 |       56.98 |            |              | 0:00:04  |        6791 |    0 |   0 |
[02/16 00:31:40   2544s] | wns_eco_fixing          |     0.022 |    0.022 |         0 |        0 |       57.00 |            |              | 0:00:08  |        6927 |      |     |
[02/16 00:31:40   2544s] | final_summary           |     0.022 |    0.022 |           |        0 |       57.00 |       0.00 |         0.00 | 0:00:07  |        6711 |    0 |   0 |
[02/16 00:31:40   2544s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:31:40   2544s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3918.9M, current mem=3827.4M)

[02/16 00:31:40   2544s] End: Collecting metrics
[02/16 00:31:40   2544s] **optDesign ... cpu = 0:10:53, real = 0:04:25, mem = 3827.4M, totSessionCpu=0:42:25 **
[02/16 00:31:40   2544s] 
[02/16 00:31:40   2544s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:31:40   2544s] Deleting Lib Analyzer.
[02/16 00:31:40   2544s] 
[02/16 00:31:40   2544s] TimeStamp Deleting Cell Server End ...
[02/16 00:31:40   2544s] *** Finished optDesign ***
[02/16 00:31:40   2545s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:31:40   2545s] UM:*                                                                   final
[02/16 00:31:40   2545s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:31:40   2545s] UM:*                                                                   opt_design_postcts
[02/16 00:31:41   2545s] Info: final physical memory for 9 CRR processes is 1021.59MB.
[02/16 00:31:42   2545s] Info: Summary of CRR changes:
[02/16 00:31:42   2545s]       - Timing transform commits:       0
[02/16 00:31:42   2545s] 
[02/16 00:31:42   2545s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:12:40 real=  0:05:35)
[02/16 00:31:42   2545s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:19.9 real=0:00:07.4)
[02/16 00:31:42   2545s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:46.9 real=0:00:16.5)
[02/16 00:31:42   2545s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:18.0 real=0:00:21.2)
[02/16 00:31:42   2545s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:12 real=0:00:21.1)
[02/16 00:31:42   2545s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:31:42   2545s] Info: Destroy the CCOpt slew target map.
[02/16 00:31:42   2545s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 00:31:42   2545s] clean pInstBBox. size 0
[02/16 00:31:42   2545s] Set place::cacheFPlanSiteMark to 0
[02/16 00:31:42   2545s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:31:42   2545s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:42   2545s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:42   2545s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:31:42   2545s] (clock_opt_design): dumping clock statistics to metric
[02/16 00:31:42   2545s] Updating ideal nets and annotations...
[02/16 00:31:42   2545s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/16 00:31:42   2545s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:31:42   2545s] No differences between SDC and CTS ideal net status found.
[02/16 00:31:42   2545s] Clock tree timing engine global stage delay update for dc_typical:both.early...
[02/16 00:31:42   2545s] End AAE Lib Interpolated Model. (MEM=3827.441406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:31:42   2545s] Clock tree timing engine global stage delay update for dc_typical:both.early done. (took cpu=0:00:00.3 real=0:00:00.0)
[02/16 00:31:42   2545s] Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:31:42   2546s] Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/16 00:31:43   2546s] Clock DAG hash : e02f5b696f3ce5d2 1f55fdb156ef5005
[02/16 00:31:43   2546s] CTS services accumulated run-time stats :
[02/16 00:31:43   2546s]   delay calculator: calls=38953, total_wall_time=6.199s, mean_wall_time=0.159ms
[02/16 00:31:43   2546s]   legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:31:43   2546s]   steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:31:43   2546s] UM: Running design category ...
[02/16 00:31:43   2546s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:6725.2M, EPOCH TIME: 1771223503.009704
[02/16 00:31:43   2546s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.001, REAL:0.001, MEM:6725.2M, EPOCH TIME: 1771223503.010211
[02/16 00:31:43   2546s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:31:43   2546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:43   2546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:43   2546s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6725.2M, EPOCH TIME: 1771223503.029521
[02/16 00:31:43   2546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:43   2546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:43   2546s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6725.2M, EPOCH TIME: 1771223503.030823
[02/16 00:31:43   2546s] Max number of tech site patterns supported in site array is 256.
[02/16 00:31:43   2546s] Core basic site is asap7sc7p5t
[02/16 00:31:43   2546s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:31:43   2546s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:31:43   2546s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:31:43   2546s] SiteArray: use 2,969,600 bytes
[02/16 00:31:43   2546s] SiteArray: current memory after site array memory allocation 6711.2M
[02/16 00:31:43   2546s] SiteArray: FP blocked sites are writable
[02/16 00:31:43   2546s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:6711.2M, EPOCH TIME: 1771223503.059490
[02/16 00:31:43   2546s] Process 1983 (called=3191 computed=13) wires and vias for routing blockage analysis
[02/16 00:31:43   2546s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.009, REAL:0.005, MEM:6711.2M, EPOCH TIME: 1771223503.064438
[02/16 00:31:43   2546s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:31:43   2546s] Atter site array init, number of instance map data is 0.
[02/16 00:31:43   2546s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.058, REAL:0.040, MEM:6711.2M, EPOCH TIME: 1771223503.070582
[02/16 00:31:43   2546s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.063, REAL:0.045, MEM:6711.2M, EPOCH TIME: 1771223503.074494
[02/16 00:31:43   2546s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:31:43   2546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:31:43   2546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:43   2546s] # Resetting pin-track-align track data.
[02/16 00:31:43   2546s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:43   2546s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:44   2548s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:31:44   2548s] UM:        1168.46            427          0.000 ns          0.022 ns  clock_opt_design
[02/16 00:31:44   2548s] 
[02/16 00:31:44   2548s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:31:44   2548s] Severity  ID               Count  Summary                                  
[02/16 00:31:44   2548s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[02/16 00:31:44   2548s] WARNING   IMPEXT-2882          3  Unable to find the resistance for via '%...
[02/16 00:31:44   2548s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/16 00:31:44   2548s] WARNING   IMPSP-2041           3  Found %d fixed insts that could not be c...
[02/16 00:31:44   2548s] *** Message Summary: 13 warning(s), 0 error(s)
[02/16 00:31:44   2548s] 
[02/16 00:31:44   2548s] *** clock_opt_design #1 [finish] () : cpu/real = 0:19:24.5/0:07:02.9 (2.8), totSession cpu/real = 0:42:28.1/0:14:35.6 (2.9), mem = 6711.2M
[02/16 00:31:44   2548s] 
[02/16 00:31:44   2548s] =============================================================================================
[02/16 00:31:44   2548s]  Final TAT Report : clock_opt_design #1                                         23.14-s088_1
[02/16 00:31:44   2548s] =============================================================================================
[02/16 00:31:44   2548s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:31:44   2548s] ---------------------------------------------------------------------------------------------
[02/16 00:31:44   2548s] [ InitOpt                ]      1   0:00:40.0  (   9.5 % )     0:00:49.8 /  0:01:00.2    1.2
[02/16 00:31:44   2548s] [ WnsOpt                 ]      2   0:00:22.5  (   5.3 % )     0:00:28.9 /  0:00:37.0    1.3
[02/16 00:31:44   2548s] [ GlobalOpt              ]      1   0:00:07.0  (   1.7 % )     0:00:07.0 /  0:00:19.5    2.8
[02/16 00:31:44   2548s] [ DrvOpt                 ]      3   0:00:10.8  (   2.6 % )     0:00:14.1 /  0:00:33.4    2.4
[02/16 00:31:44   2548s] [ SimplifyNetlist        ]      1   0:00:02.6  (   0.6 % )     0:00:02.6 /  0:00:03.8    1.5
[02/16 00:31:44   2548s] [ AreaOpt                ]      3   0:01:15.4  (  17.8 % )     0:01:17.5 /  0:04:08.9    3.2
[02/16 00:31:44   2548s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:31:44   2548s] [ ViewPruning            ]     10   0:00:01.1  (   0.3 % )     0:00:02.2 /  0:00:12.4    5.7
[02/16 00:31:44   2548s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.1 % )     0:00:13.8 /  0:00:59.2    4.3
[02/16 00:31:44   2548s] [ MetricReport           ]     16   0:00:05.1  (   1.2 % )     0:00:05.1 /  0:00:04.5    0.9
[02/16 00:31:44   2548s] [ DrvReport              ]      2   0:00:02.6  (   0.6 % )     0:00:02.6 /  0:00:03.4    1.3
[02/16 00:31:44   2548s] [ CongRefineRouteType    ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.7    1.3
[02/16 00:31:44   2548s] [ LocalWireReclaim       ]      1   0:00:00.2  (   0.0 % )     0:00:34.9 /  0:01:07.7    1.9
[02/16 00:31:44   2548s] [ SlackTraversorInit     ]     10   0:00:01.0  (   0.2 % )     0:00:01.7 /  0:00:04.2    2.5
[02/16 00:31:44   2548s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/16 00:31:44   2548s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:31:44   2548s] [ PlacerInterfaceInit    ]      3   0:00:00.4  (   0.1 % )     0:00:00.7 /  0:00:01.5    2.2
[02/16 00:31:44   2548s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:31:44   2548s] [ ReportTranViolation    ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/16 00:31:44   2548s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.8    2.2
[02/16 00:31:44   2548s] [ IncrReplace            ]      1   0:00:45.5  (  10.8 % )     0:00:56.1 /  0:04:14.7    4.5
[02/16 00:31:44   2548s] [ RefinePlace            ]     11   0:00:59.0  (  13.9 % )     0:00:59.2 /  0:02:06.8    2.1
[02/16 00:31:44   2548s] [ DetailPlaceInit        ]      5   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.5    1.1
[02/16 00:31:44   2548s] [ CTS                    ]      1   0:01:04.7  (  15.3 % )     0:02:21.3 /  0:08:05.4    3.4
[02/16 00:31:44   2548s] [ EarlyGlobalRoute       ]      7   0:00:15.6  (   3.7 % )     0:00:15.6 /  0:00:34.0    2.2
[02/16 00:31:44   2548s] [ ExtractRC              ]      6   0:00:03.9  (   0.9 % )     0:00:03.9 /  0:00:03.9    1.0
[02/16 00:31:44   2548s] [ UpdateTimingGraph      ]      6   0:00:01.4  (   0.3 % )     0:00:25.2 /  0:02:16.8    5.4
[02/16 00:31:44   2548s] [ FullDelayCalc          ]      6   0:00:32.4  (   7.7 % )     0:00:33.0 /  0:03:00.9    5.5
[02/16 00:31:44   2548s] [ TimingUpdate           ]     35   0:00:08.5  (   2.0 % )     0:00:08.5 /  0:00:51.5    6.0
[02/16 00:31:44   2548s] [ TimingReport           ]      2   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:01.5    3.0
[02/16 00:31:44   2548s] [ GenerateReports        ]      1   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:31:44   2548s] [ IncrTimingUpdate       ]     10   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:02.9    4.4
[02/16 00:31:44   2548s] [ MISC                   ]          0:00:19.2  (   4.5 % )     0:00:19.2 /  0:00:26.2    1.4
[02/16 00:31:44   2548s] ---------------------------------------------------------------------------------------------
[02/16 00:31:44   2548s]  clock_opt_design #1 TOTAL          0:07:02.9  ( 100.0 % )     0:07:02.9 /  0:19:24.5    2.8
[02/16 00:31:44   2548s] ---------------------------------------------------------------------------------------------
[02/16 00:31:44   2548s] Ending "clock_opt_design" (total cpu=0:19:25, real=0:07:03, peak res=4462.0M, current mem=3747.9M)
[02/16 00:31:44   2548s] <CMD> all_constraint_modes -active
[02/16 00:31:44   2548s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[02/16 00:31:44   2548s] <CMD> reset_propagated_clock [all_clocks]
[02/16 00:31:44   2548s] <CMD> set_propagated_clock [all_clocks]
[02/16 00:31:45   2548s] <CMD> optDesign -postCTS
[02/16 00:31:45   2548s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3639.9M, totSessionCpu=0:42:28 **
[02/16 00:31:45   2548s] 
[02/16 00:31:45   2548s] Active Setup views: view_tt 
[02/16 00:31:45   2548s] *** optDesign #1 [begin] () : totSession cpu/real = 0:42:28.5/0:14:36.1 (2.9), mem = 6701.7M
[02/16 00:31:45   2548s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:31:45   2548s] GigaOpt running with 8 threads.
[02/16 00:31:45   2548s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:28.5/0:14:36.1 (2.9), mem = 6701.7M
[02/16 00:31:45   2548s] **INFO: User settings:
[02/16 00:31:45   2548s] setDesignMode -bottomRoutingLayer                              2
[02/16 00:31:45   2548s] setDesignMode -process                                         45
[02/16 00:31:45   2548s] setDesignMode -topRoutingLayer                                 7
[02/16 00:31:45   2548s] setExtractRCMode -coupling_c_th                                0.1
[02/16 00:31:45   2548s] setExtractRCMode -engine                                       preRoute
[02/16 00:31:45   2548s] setExtractRCMode -relative_c_th                                1
[02/16 00:31:45   2548s] setExtractRCMode -total_c_th                                   0
[02/16 00:31:45   2548s] setUsefulSkewMode -opt_skew_eco_route                          false
[02/16 00:31:45   2548s] setDelayCalMode -enable_high_fanout                            true
[02/16 00:31:45   2548s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[02/16 00:31:45   2548s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[02/16 00:31:45   2548s] setDelayCalMode -engine                                        aae
[02/16 00:31:45   2548s] setDelayCalMode -ignoreNetLoad                                 false
[02/16 00:31:45   2548s] setDelayCalMode -socv_accuracy_mode                            low
[02/16 00:31:45   2548s] setOptMode -opt_view_pruning_setup_views_active_list           { view_tt }
[02/16 00:31:45   2548s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_tt}
[02/16 00:31:45   2548s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_tt}
[02/16 00:31:45   2548s] setOptMode -opt_drv_margin                                     0
[02/16 00:31:45   2548s] setOptMode -opt_drv                                            true
[02/16 00:31:45   2548s] setOptMode -opt_hold_target_slack                              0.02
[02/16 00:31:45   2548s] setOptMode -opt_resize_flip_flops                              true
[02/16 00:31:45   2548s] setOptMode -opt_preserve_all_sequential                        false
[02/16 00:31:45   2548s] setOptMode -opt_setup_target_slack                             0.02
[02/16 00:31:45   2548s] setPlaceMode -place_detail_dpt_flow                            true
[02/16 00:31:45   2548s] setAnalysisMode -analysisType                                  single
[02/16 00:31:45   2548s] setAnalysisMode -checkType                                     setup
[02/16 00:31:45   2548s] setAnalysisMode -clkSrcPath                                    true
[02/16 00:31:45   2548s] setAnalysisMode -clockPropagation                              sdcControl
[02/16 00:31:45   2548s] setAnalysisMode -usefulSkew                                    true
[02/16 00:31:45   2548s] 
[02/16 00:31:45   2548s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 00:31:45   2551s] Need call spDPlaceInit before registerPrioInstLoc.
[02/16 00:31:46   2551s] OPERPROF: Starting DPlace-Init at level 1, MEM:6701.7M, EPOCH TIME: 1771223506.018473
[02/16 00:31:46   2551s] Processing tracks to init pin-track alignment.
[02/16 00:31:46   2551s] z: 1, totalTracks: 0
[02/16 00:31:46   2551s] z: 3, totalTracks: 1
[02/16 00:31:46   2551s] z: 5, totalTracks: 1
[02/16 00:31:46   2551s] z: 7, totalTracks: 1
[02/16 00:31:46   2551s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:31:46   2551s] #spOpts: rpCkHalo=4 
[02/16 00:31:46   2551s] Initializing Route Infrastructure for color support ...
[02/16 00:31:46   2551s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6701.7M, EPOCH TIME: 1771223506.018991
[02/16 00:31:46   2551s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6701.7M, EPOCH TIME: 1771223506.020110
[02/16 00:31:46   2551s] Route Infrastructure Initialized for color support successfully.
[02/16 00:31:46   2551s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:31:46   2551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:46   2551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:46   2551s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:31:46   2551s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6701.7M, EPOCH TIME: 1771223506.062878
[02/16 00:31:46   2551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:46   2551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:46   2551s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6701.7M, EPOCH TIME: 1771223506.067085
[02/16 00:31:46   2551s] Max number of tech site patterns supported in site array is 256.
[02/16 00:31:46   2551s] Core basic site is asap7sc7p5t
[02/16 00:31:46   2551s] Processing tracks to init pin-track alignment.
[02/16 00:31:46   2551s] z: 1, totalTracks: 0
[02/16 00:31:46   2551s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:31:46   2551s] z: 3, totalTracks: 1
[02/16 00:31:46   2551s] z: 5, totalTracks: 1
[02/16 00:31:46   2551s] z: 7, totalTracks: 1
[02/16 00:31:46   2551s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:31:46   2551s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:31:46   2551s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:31:46   2551s] SiteArray: use 2,969,600 bytes
[02/16 00:31:46   2551s] SiteArray: current memory after site array memory allocation 6701.7M
[02/16 00:31:46   2551s] SiteArray: FP blocked sites are writable
[02/16 00:31:46   2551s] Keep-away cache is enable on metals: 1-10
[02/16 00:31:46   2551s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:31:46   2551s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6701.7M, EPOCH TIME: 1771223506.136681
[02/16 00:31:46   2551s] Process 1983 (called=3191 computed=15) wires and vias for routing blockage analysis
[02/16 00:31:46   2551s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.019, REAL:0.011, MEM:6701.7M, EPOCH TIME: 1771223506.148044
[02/16 00:31:46   2551s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:31:46   2551s] Atter site array init, number of instance map data is 0.
[02/16 00:31:46   2551s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.111, REAL:0.089, MEM:6701.7M, EPOCH TIME: 1771223506.155611
[02/16 00:31:46   2551s] 
[02/16 00:31:46   2551s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:31:46   2551s] 
[02/16 00:31:46   2551s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:31:46   2551s] OPERPROF:     Starting CMU at level 3, MEM:6701.7M, EPOCH TIME: 1771223506.169192
[02/16 00:31:46   2551s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.005, MEM:6701.7M, EPOCH TIME: 1771223506.174316
[02/16 00:31:46   2551s] 
[02/16 00:31:46   2551s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:31:46   2551s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.148, REAL:0.122, MEM:6701.7M, EPOCH TIME: 1771223506.185008
[02/16 00:31:46   2551s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6701.7M, EPOCH TIME: 1771223506.185226
[02/16 00:31:46   2551s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6701.7M, EPOCH TIME: 1771223506.185490
[02/16 00:31:46   2551s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=6701.7MB).
[02/16 00:31:46   2551s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.224, REAL:0.197, MEM:6701.7M, EPOCH TIME: 1771223506.215587
[02/16 00:31:46   2551s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6701.7M, EPOCH TIME: 1771223506.215736
[02/16 00:31:46   2551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:31:46   2551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:46   2551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:46   2551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:31:46   2551s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.296, REAL:0.063, MEM:6701.7M, EPOCH TIME: 1771223506.278582
[02/16 00:31:46   2551s] 
[02/16 00:31:46   2551s] Creating Lib Analyzer ...
[02/16 00:31:46   2552s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:31:46   2552s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:31:46   2552s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:31:46   2552s] 
[02/16 00:31:46   2552s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:31:47   2552s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:33 mem=6701.7M
[02/16 00:31:47   2552s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:33 mem=6701.7M
[02/16 00:31:47   2552s] Creating Lib Analyzer, finished. 
[02/16 00:31:47   2552s] Effort level <high> specified for reg2reg path_group
[02/16 00:31:47   2553s] Info: IPO magic value 0x89F9BEEF.
[02/16 00:31:47   2553s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/16 00:31:47   2553s]       SynthesisEngine workers will not check out additional licenses.
[02/16 00:32:14   2553s] **INFO: Using Advanced Metric Collection system.
[02/16 00:32:14   2553s] **optDesign ... cpu = 0:00:05, real = 0:00:29, mem = 3743.9M, totSessionCpu=0:42:34 **
[02/16 00:32:14   2553s] #optDebug: { P: 45 W: 4201 FE: standard PE: none LDR: 1}
[02/16 00:32:14   2553s] *** optDesign -postCTS ***
[02/16 00:32:14   2553s] DRC Margin: user margin 0.0; extra margin 0.2
[02/16 00:32:14   2553s] Hold Target Slack: user slack 0.02
[02/16 00:32:14   2553s] Setup Target Slack: user slack 0.02; extra slack 0.0
[02/16 00:32:14   2553s] setUsefulSkewMode -opt_skew_eco_route false
[02/16 00:32:14   2553s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/16 00:32:14   2553s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6701.7M, EPOCH TIME: 1771223534.864001
[02/16 00:32:14   2553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:14   2553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:15   2553s] 
[02/16 00:32:15   2553s] 
[02/16 00:32:15   2553s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:15   2553s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.103, REAL:0.178, MEM:6701.7M, EPOCH TIME: 1771223535.041586
[02/16 00:32:15   2554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:15   2554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:15   2554s] 
[02/16 00:32:15   2554s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:32:15   2554s] Deleting Lib Analyzer.
[02/16 00:32:15   2554s] 
[02/16 00:32:15   2554s] TimeStamp Deleting Cell Server End ...
[02/16 00:32:15   2554s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:32:15   2554s] 
[02/16 00:32:15   2554s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:32:15   2554s] Summary for sequential cells identification: 
[02/16 00:32:15   2554s]   Identified SBFF number: 34
[02/16 00:32:15   2554s]   Identified MBFF number: 0
[02/16 00:32:15   2554s]   Identified SB Latch number: 12
[02/16 00:32:15   2554s]   Identified MB Latch number: 0
[02/16 00:32:15   2554s]   Not identified SBFF number: 0
[02/16 00:32:15   2554s]   Not identified MBFF number: 0
[02/16 00:32:15   2554s]   Not identified SB Latch number: 0
[02/16 00:32:15   2554s]   Not identified MB Latch number: 0
[02/16 00:32:15   2554s]   Number of sequential cells which are not FFs: 20
[02/16 00:32:15   2554s]  Visiting view : view_tt
[02/16 00:32:15   2554s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:32:15   2554s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:32:15   2554s]  Visiting view : view_tt
[02/16 00:32:15   2554s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:32:15   2554s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:32:15   2554s] TLC MultiMap info (StdDelay):
[02/16 00:32:15   2554s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:32:15   2554s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:32:15   2554s]  Setting StdDelay to: 6.1ps
[02/16 00:32:15   2554s] 
[02/16 00:32:15   2554s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:32:15   2554s] 
[02/16 00:32:15   2554s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:32:15   2554s] 
[02/16 00:32:15   2554s] TimeStamp Deleting Cell Server End ...
[02/16 00:32:15   2554s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6701.7M, EPOCH TIME: 1771223535.913976
[02/16 00:32:15   2554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:15   2554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:15   2554s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:32:15   2554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:15   2554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:15   2554s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:6701.7M, EPOCH TIME: 1771223535.915261
[02/16 00:32:15   2554s] Start to check current routing status for nets...
[02/16 00:32:16   2555s] All nets are already routed correctly.
[02/16 00:32:16   2555s] End to check current routing status for nets (mem=6701.7M)
[02/16 00:32:16   2555s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:32:16   2555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:16   2555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:16   2555s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6701.7M, EPOCH TIME: 1771223536.689597
[02/16 00:32:16   2555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:16   2555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:16   2555s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6701.7M, EPOCH TIME: 1771223536.693853
[02/16 00:32:16   2555s] Max number of tech site patterns supported in site array is 256.
[02/16 00:32:16   2555s] Core basic site is asap7sc7p5t
[02/16 00:32:16   2555s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:32:16   2555s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:32:16   2555s] Fast DP-INIT is on for default
[02/16 00:32:16   2555s] Atter site array init, number of instance map data is 0.
[02/16 00:32:16   2555s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.085, REAL:0.109, MEM:6701.7M, EPOCH TIME: 1771223536.802549
[02/16 00:32:16   2555s] 
[02/16 00:32:16   2555s] 
[02/16 00:32:16   2555s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:16   2555s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.129, REAL:0.178, MEM:6701.7M, EPOCH TIME: 1771223536.867122
[02/16 00:32:16   2555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:16   2555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:16   2555s] Starting delay calculation for Setup views
[02/16 00:32:17   2556s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:32:17   2556s] #################################################################################
[02/16 00:32:17   2556s] # Design Stage: PreRoute
[02/16 00:32:17   2556s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:32:17   2556s] # Design Mode: 45nm
[02/16 00:32:17   2556s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:32:17   2556s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:32:17   2556s] # Signoff Settings: SI Off 
[02/16 00:32:17   2556s] #################################################################################
[02/16 00:32:18   2559s] Calculate delays in Single mode...
[02/16 00:32:18   2560s] Topological Sorting (REAL = 0:00:00.0, MEM = 6699.7M, InitMEM = 6699.7M)
[02/16 00:32:18   2560s] Start delay calculation (fullDC) (8 T). (MEM=3761.58)
[02/16 00:32:19   2560s] End AAE Lib Interpolated Model. (MEM=3773.109375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:32:25   2589s] Total number of fetched objects 35619
[02/16 00:32:25   2590s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[02/16 00:32:25   2590s] End delay calculation. (MEM=3792.35 CPU=0:00:26.0 REAL=0:00:05.0)
[02/16 00:32:25   2590s] End delay calculation (fullDC). (MEM=3792.35 CPU=0:00:30.3 REAL=0:00:07.0)
[02/16 00:32:25   2590s] *** CDM Built up (cpu=0:00:34.3  real=0:00:08.0  mem= 6679.2M) ***
[02/16 00:32:25   2593s] 
[02/16 00:32:25   2593s] Creating Lib Analyzer ...
[02/16 00:32:25   2593s] 
[02/16 00:32:25   2593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:32:25   2593s] Summary for sequential cells identification: 
[02/16 00:32:25   2593s]   Identified SBFF number: 34
[02/16 00:32:25   2593s]   Identified MBFF number: 0
[02/16 00:32:25   2593s]   Identified SB Latch number: 12
[02/16 00:32:25   2593s]   Identified MB Latch number: 0
[02/16 00:32:25   2593s]   Not identified SBFF number: 0
[02/16 00:32:25   2593s]   Not identified MBFF number: 0
[02/16 00:32:25   2593s]   Not identified SB Latch number: 0
[02/16 00:32:25   2593s]   Not identified MB Latch number: 0
[02/16 00:32:25   2593s]   Number of sequential cells which are not FFs: 20
[02/16 00:32:26   2593s]  Visiting view : view_tt
[02/16 00:32:26   2593s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:32:26   2593s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:32:26   2593s]  Visiting view : view_tt
[02/16 00:32:26   2593s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:32:26   2593s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:32:26   2593s] TLC MultiMap info (StdDelay):
[02/16 00:32:26   2593s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:32:26   2593s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:32:26   2593s]  Setting StdDelay to: 6.1ps
[02/16 00:32:26   2593s] 
[02/16 00:32:26   2593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:32:26   2594s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:32:26   2594s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:32:26   2594s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:32:26   2594s] 
[02/16 00:32:26   2594s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:32:26   2594s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:15 mem=6711.2M
[02/16 00:32:26   2594s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:15 mem=6711.2M
[02/16 00:32:26   2594s] Creating Lib Analyzer, finished. 
[02/16 00:32:28   2603s] *** Done Building Timing Graph (cpu=0:00:48.0 real=0:00:12.0 totSessionCpu=0:43:24 mem=6679.2M)
[02/16 00:32:29   2605s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.022  |  0.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.001%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------

[02/16 00:32:29   2605s] **optDesign ... cpu = 0:00:57, real = 0:00:44, mem = 3765.5M, totSessionCpu=0:43:26 **
[02/16 00:32:29   2605s] Begin: Collecting metrics
[02/16 00:32:29   2605s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.022 | 0.022 |   0 |       57.00 | 0:00:13  |        6711 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[02/16 00:32:29   2606s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3765.5M, current mem=3765.5M)

[02/16 00:32:29   2606s] End: Collecting metrics
[02/16 00:32:29   2606s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:57.5/0:00:44.0 (1.3), totSession cpu/real = 0:43:26.1/0:15:20.1 (2.8), mem = 6711.2M
[02/16 00:32:29   2606s] 
[02/16 00:32:29   2606s] =============================================================================================
[02/16 00:32:29   2606s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.14-s088_1
[02/16 00:32:29   2606s] =============================================================================================
[02/16 00:32:29   2606s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:32:29   2606s] ---------------------------------------------------------------------------------------------
[02/16 00:32:29   2606s] [ ViewPruning            ]      2   0:00:01.2  (   2.8 % )     0:00:02.3 /  0:00:09.7    4.2
[02/16 00:32:29   2606s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.7 % )     0:00:12.4 /  0:00:50.5    4.1
[02/16 00:32:29   2606s] [ MetricReport           ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:32:29   2606s] [ DrvReport              ]      1   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:01.5    2.7
[02/16 00:32:29   2606s] [ CellServerInit         ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/16 00:32:29   2606s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   2.0 % )     0:00:00.9 /  0:00:01.0    1.1
[02/16 00:32:29   2606s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:29   2606s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:29   2606s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.2
[02/16 00:32:29   2606s] [ UpdateTimingGraph      ]      1   0:00:00.8  (   1.9 % )     0:00:11.3 /  0:00:48.0    4.2
[02/16 00:32:29   2606s] [ FullDelayCalc          ]      1   0:00:07.7  (  17.5 % )     0:00:07.7 /  0:00:34.3    4.5
[02/16 00:32:29   2606s] [ TimingUpdate           ]      2   0:00:01.6  (   3.5 % )     0:00:01.6 /  0:00:10.0    6.4
[02/16 00:32:29   2606s] [ TimingReport           ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.7    3.0
[02/16 00:32:29   2606s] [ MISC                   ]          0:00:30.1  (  68.4 % )     0:00:30.1 /  0:00:05.5    0.2
[02/16 00:32:29   2606s] ---------------------------------------------------------------------------------------------
[02/16 00:32:29   2606s]  InitOpt #1 TOTAL                   0:00:44.0  ( 100.0 % )     0:00:44.0 /  0:00:57.5    1.3
[02/16 00:32:29   2606s] ---------------------------------------------------------------------------------------------
[02/16 00:32:29   2606s] ** INFO : this run is activating low effort ccoptDesign flow
[02/16 00:32:29   2606s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:32:29   2606s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:43:26 mem=6711.2M
[02/16 00:32:29   2606s] OPERPROF: Starting DPlace-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223549.329359
[02/16 00:32:29   2606s] Processing tracks to init pin-track alignment.
[02/16 00:32:29   2606s] z: 1, totalTracks: 0
[02/16 00:32:29   2606s] z: 3, totalTracks: 1
[02/16 00:32:29   2606s] z: 5, totalTracks: 1
[02/16 00:32:29   2606s] z: 7, totalTracks: 1
[02/16 00:32:29   2606s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:32:29   2606s] #spOpts: rpCkHalo=4 
[02/16 00:32:29   2606s] Initializing Route Infrastructure for color support ...
[02/16 00:32:29   2606s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223549.329667
[02/16 00:32:29   2606s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6711.2M, EPOCH TIME: 1771223549.330319
[02/16 00:32:29   2606s] Route Infrastructure Initialized for color support successfully.
[02/16 00:32:29   2606s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223549.373618
[02/16 00:32:29   2606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:29   2606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:29   2606s] 
[02/16 00:32:29   2606s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:32:29   2606s] 
[02/16 00:32:29   2606s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:29   2606s] 
[02/16 00:32:29   2606s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:32:29   2606s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.039, MEM:6711.2M, EPOCH TIME: 1771223549.412428
[02/16 00:32:29   2606s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6711.2M, EPOCH TIME: 1771223549.412557
[02/16 00:32:29   2606s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6711.2M, EPOCH TIME: 1771223549.412730
[02/16 00:32:29   2606s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6711.2MB).
[02/16 00:32:29   2606s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.094, MEM:6711.2M, EPOCH TIME: 1771223549.423857
[02/16 00:32:29   2606s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:43:26 mem=6711.2M
[02/16 00:32:29   2606s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6711.2M, EPOCH TIME: 1771223549.509687
[02/16 00:32:29   2606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:29   2606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:29   2606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:29   2606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:29   2606s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.249, REAL:0.053, MEM:6711.2M, EPOCH TIME: 1771223549.562945
[02/16 00:32:29   2606s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/16 00:32:29   2606s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/16 00:32:31   2620s] #optDebug: fT-E <X 2 0 0 1>
[02/16 00:32:31   2620s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[02/16 00:32:32   2622s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -30.5 -useBottleneckAnalyzer -drvRatio 0.4
[02/16 00:32:32   2622s] Begin: GigaOpt Route Type Constraints Refinement
[02/16 00:32:32   2622s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:42.9/0:15:23.6 (2.8), mem = 6679.2M
[02/16 00:32:32   2622s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.24
[02/16 00:32:32   2622s] ### Creating RouteCongInterface, started
[02/16 00:32:32   2622s] #optDebug: Start CG creation (mem=6679.2M)
[02/16 00:32:32   2622s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:32:32   2623s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:32:33   2623s] ToF 291.6977um
[02/16 00:32:33   2623s] (cpu=0:00:00.5, mem=6679.2M)
[02/16 00:32:33   2623s]  ...processing cgPrt (cpu=0:00:00.5, mem=6679.2M)
[02/16 00:32:33   2623s]  ...processing cgEgp (cpu=0:00:00.5, mem=6679.2M)
[02/16 00:32:33   2623s]  ...processing cgPbk (cpu=0:00:00.5, mem=6679.2M)
[02/16 00:32:33   2623s]  ...processing cgNrb(cpu=0:00:00.5, mem=6679.2M)
[02/16 00:32:33   2623s]  ...processing cgObs (cpu=0:00:00.5, mem=6679.2M)
[02/16 00:32:33   2623s]  ...processing cgCon (cpu=0:00:00.5, mem=6679.2M)
[02/16 00:32:33   2623s]  ...processing cgPdm (cpu=0:00:00.5, mem=6679.2M)
[02/16 00:32:33   2623s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=6679.2M)
[02/16 00:32:33   2623s] {MMLU 0 85 35619}
[02/16 00:32:33   2623s] [oiLAM] Zs 7, 11
[02/16 00:32:33   2623s] ### Creating LA Mngr. totSessionCpu=0:43:43 mem=6679.2M
[02/16 00:32:33   2623s] ### Creating LA Mngr, finished. totSessionCpu=0:43:43 mem=6679.2M
[02/16 00:32:33   2623s] 
[02/16 00:32:33   2623s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:32:33   2623s] 
[02/16 00:32:33   2623s] #optDebug: {0, 1.000}
[02/16 00:32:33   2623s] ### Creating RouteCongInterface, finished
[02/16 00:32:33   2623s] Updated routing constraints on 0 nets.
[02/16 00:32:33   2623s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.24
[02/16 00:32:33   2623s] Bottom Preferred Layer:
[02/16 00:32:33   2623s] +-----------+------------+----------+
[02/16 00:32:33   2623s] |   Layer   |    CLK     |   Rule   |
[02/16 00:32:33   2623s] +-----------+------------+----------+
[02/16 00:32:33   2623s] | M3 (z=3)  |         85 | default  |
[02/16 00:32:33   2623s] +-----------+------------+----------+
[02/16 00:32:33   2623s] Via Pillar Rule:
[02/16 00:32:33   2623s]     None
[02/16 00:32:33   2623s] Finished writing unified metrics of routing constraints.
[02/16 00:32:33   2623s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.1), totSession cpu/real = 0:43:43.8/0:15:24.3 (2.8), mem = 6711.2M
[02/16 00:32:33   2623s] 
[02/16 00:32:33   2623s] =============================================================================================
[02/16 00:32:33   2623s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.14-s088_1
[02/16 00:32:33   2623s] =============================================================================================
[02/16 00:32:33   2623s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:32:33   2623s] ---------------------------------------------------------------------------------------------
[02/16 00:32:33   2623s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  37.3 % )     0:00:00.7 /  0:00:00.8    1.0
[02/16 00:32:33   2623s] [ ChannelGraphInit       ]      1   0:00:00.5  (  60.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:32:33   2623s] [ MISC                   ]          0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    3.1
[02/16 00:32:33   2623s] ---------------------------------------------------------------------------------------------
[02/16 00:32:33   2623s]  CongRefineRouteType #1 TOTAL       0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.1
[02/16 00:32:33   2623s] ---------------------------------------------------------------------------------------------
[02/16 00:32:33   2623s] End: GigaOpt Route Type Constraints Refinement
[02/16 00:32:33   2623s] Begin: Collecting metrics
[02/16 00:32:33   2623s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.022 | 0.022 |   0 |       57.00 | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:01  |        6711 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[02/16 00:32:33   2623s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3837.2M, current mem=3837.2M)

[02/16 00:32:33   2623s] End: Collecting metrics
[02/16 00:32:33   2623s] Deleting Lib Analyzer.
[02/16 00:32:33   2623s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:44.0/0:15:24.6 (2.8), mem = 6711.2M
[02/16 00:32:33   2624s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:32:33   2624s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:32:33   2624s] ### Creating LA Mngr. totSessionCpu=0:43:44 mem=6711.2M
[02/16 00:32:33   2624s] ### Creating LA Mngr, finished. totSessionCpu=0:43:44 mem=6711.2M
[02/16 00:32:33   2624s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/16 00:32:34   2624s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.25
[02/16 00:32:34   2624s] 
[02/16 00:32:34   2624s] Creating Lib Analyzer ...
[02/16 00:32:34   2624s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:32:34   2624s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:32:34   2624s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:32:34   2624s] 
[02/16 00:32:34   2624s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:32:34   2624s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:45 mem=6711.2M
[02/16 00:32:34   2625s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:45 mem=6711.2M
[02/16 00:32:34   2625s] Creating Lib Analyzer, finished. 
[02/16 00:32:35   2625s] 
[02/16 00:32:35   2625s] Active Setup views: view_tt 
[02/16 00:32:35   2625s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223555.148739
[02/16 00:32:35   2625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:35   2625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:35   2625s] 
[02/16 00:32:35   2625s] 
[02/16 00:32:35   2625s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:35   2625s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.042, REAL:0.037, MEM:6711.2M, EPOCH TIME: 1771223555.185659
[02/16 00:32:35   2625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:35   2625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:35   2625s] [oiPhyDebug] optDemand 1166888954880.00, spDemand 1166888954880.00.
[02/16 00:32:35   2625s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33564
[02/16 00:32:35   2625s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:32:35   2625s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:43:45 mem=6711.2M
[02/16 00:32:35   2625s] OPERPROF: Starting DPlace-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223555.208322
[02/16 00:32:35   2625s] Processing tracks to init pin-track alignment.
[02/16 00:32:35   2625s] z: 1, totalTracks: 0
[02/16 00:32:35   2625s] z: 3, totalTracks: 1
[02/16 00:32:35   2625s] z: 5, totalTracks: 1
[02/16 00:32:35   2625s] z: 7, totalTracks: 1
[02/16 00:32:35   2625s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:32:35   2625s] #spOpts: rpCkHalo=4 
[02/16 00:32:35   2625s] Initializing Route Infrastructure for color support ...
[02/16 00:32:35   2625s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223555.208586
[02/16 00:32:35   2625s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6711.2M, EPOCH TIME: 1771223555.209145
[02/16 00:32:35   2625s] Route Infrastructure Initialized for color support successfully.
[02/16 00:32:35   2625s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223555.238434
[02/16 00:32:35   2625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:35   2625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:35   2625s] 
[02/16 00:32:35   2625s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:32:35   2625s] 
[02/16 00:32:35   2625s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:35   2625s] 
[02/16 00:32:35   2625s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:32:35   2625s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.042, REAL:0.034, MEM:6711.2M, EPOCH TIME: 1771223555.272220
[02/16 00:32:35   2625s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6711.2M, EPOCH TIME: 1771223555.272346
[02/16 00:32:35   2625s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6711.2M, EPOCH TIME: 1771223555.272551
[02/16 00:32:35   2625s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6711.2MB).
[02/16 00:32:35   2625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.074, MEM:6711.2M, EPOCH TIME: 1771223555.282530
[02/16 00:32:35   2625s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:32:35   2625s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33564
[02/16 00:32:35   2625s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:43:46 mem=6711.2M
[02/16 00:32:35   2625s] ### Creating RouteCongInterface, started
[02/16 00:32:35   2626s] 
[02/16 00:32:35   2626s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:32:35   2626s] 
[02/16 00:32:35   2626s] #optDebug: {0, 1.000}
[02/16 00:32:35   2626s] ### Creating RouteCongInterface, finished
[02/16 00:32:35   2626s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:35   2626s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:35   2626s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:35   2626s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:35   2626s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:35   2626s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:35   2626s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:35   2626s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:35   2626s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6839.2M, EPOCH TIME: 1771223555.768408
[02/16 00:32:35   2626s] Found 0 hard placement blockage before merging.
[02/16 00:32:35   2626s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6839.2M, EPOCH TIME: 1771223555.769039
[02/16 00:32:35   2626s] 
[02/16 00:32:35   2626s] Netlist preparation processing... 
[02/16 00:32:36   2626s] Removed 0 instance
[02/16 00:32:36   2626s] *info: Marking 0 isolation instances dont touch
[02/16 00:32:36   2626s] *info: Marking 0 level shifter instances dont touch
[02/16 00:32:36   2627s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:32:36   2627s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33564
[02/16 00:32:36   2627s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6711.2M, EPOCH TIME: 1771223556.208538
[02/16 00:32:36   2627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33564).
[02/16 00:32:36   2627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:36   2627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:36   2627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:36   2627s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.237, REAL:0.052, MEM:6711.2M, EPOCH TIME: 1771223556.260901
[02/16 00:32:36   2627s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.25
[02/16 00:32:36   2627s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:03.6/0:00:02.5 (1.4), totSession cpu/real = 0:43:47.5/0:15:27.0 (2.8), mem = 6711.2M
[02/16 00:32:36   2627s] 
[02/16 00:32:36   2627s] =============================================================================================
[02/16 00:32:36   2627s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.14-s088_1
[02/16 00:32:36   2627s] =============================================================================================
[02/16 00:32:36   2627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:32:36   2627s] ---------------------------------------------------------------------------------------------
[02/16 00:32:36   2627s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  31.4 % )     0:00:00.8 /  0:00:00.8    1.1
[02/16 00:32:36   2627s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:36   2627s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.5    2.2
[02/16 00:32:36   2627s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:32:36   2627s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  11.5 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:32:36   2627s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:36   2627s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.6    6.0
[02/16 00:32:36   2627s] [ IncrDelayCalc          ]      3   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.6    6.6
[02/16 00:32:36   2627s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:32:36   2627s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:36   2627s] [ MISC                   ]          0:00:00.9  (  34.8 % )     0:00:00.9 /  0:00:01.0    1.2
[02/16 00:32:36   2627s] ---------------------------------------------------------------------------------------------
[02/16 00:32:36   2627s]  SimplifyNetlist #1 TOTAL           0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:03.6    1.4
[02/16 00:32:36   2627s] ---------------------------------------------------------------------------------------------
[02/16 00:32:36   2627s] Begin: Collecting metrics
[02/16 00:32:36   2627s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.022 | 0.022 |   0 |       57.00 | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:01  |        6711 |      |     |
| simplify_netlist      |           |       |     |             | 0:00:03  |        6711 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[02/16 00:32:36   2627s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3837.2M, current mem=3830.0M)

[02/16 00:32:36   2627s] End: Collecting metrics
[02/16 00:32:36   2627s] *** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:47.8/0:15:27.3 (2.8), mem = 6711.2M
[02/16 00:32:36   2627s] *** Starting optimizing excluded clock nets MEM= 6711.2M) ***
[02/16 00:32:36   2627s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6711.2M) ***
[02/16 00:32:36   2627s] *** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (7.1), totSession cpu/real = 0:43:47.8/0:15:27.3 (2.8), mem = 6711.2M
[02/16 00:32:36   2627s] 
[02/16 00:32:36   2627s] =============================================================================================
[02/16 00:32:36   2627s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #1                        23.14-s088_1
[02/16 00:32:36   2627s] =============================================================================================
[02/16 00:32:36   2627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:32:36   2627s] ---------------------------------------------------------------------------------------------
[02/16 00:32:36   2627s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:36   2627s] ---------------------------------------------------------------------------------------------
[02/16 00:32:36   2627s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:36   2627s] ---------------------------------------------------------------------------------------------
[02/16 00:32:36   2627s] *** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:43:47.8/0:15:27.3 (2.8), mem = 6711.2M
[02/16 00:32:36   2627s] *** Starting optimizing excluded clock nets MEM= 6711.2M) ***
[02/16 00:32:36   2627s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6711.2M) ***
[02/16 00:32:36   2627s] *** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:47.8/0:15:27.3 (2.8), mem = 6711.2M
[02/16 00:32:36   2627s] 
[02/16 00:32:36   2627s] =============================================================================================
[02/16 00:32:36   2627s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #1                        23.14-s088_1
[02/16 00:32:36   2627s] =============================================================================================
[02/16 00:32:36   2627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:32:36   2627s] ---------------------------------------------------------------------------------------------
[02/16 00:32:36   2627s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:36   2627s] ---------------------------------------------------------------------------------------------
[02/16 00:32:36   2627s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:36   2627s] ---------------------------------------------------------------------------------------------
[02/16 00:32:36   2627s] Begin: Collecting metrics
[02/16 00:32:36   2627s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |     0.022 | 0.022 |   0 |       57.00 | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |       |     |             | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |       |     |             | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |       |     |             | 0:00:00  |        6711 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[02/16 00:32:36   2628s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3830.2M, current mem=3830.2M)

[02/16 00:32:36   2628s] End: Collecting metrics
[02/16 00:32:36   2628s] Info: Done creating the CCOpt slew target map.
[02/16 00:32:36   2628s] Begin: GigaOpt high fanout net optimization
[02/16 00:32:36   2628s] GigaOpt HFN: use maxLocalDensity 1.2
[02/16 00:32:36   2628s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/16 00:32:36   2628s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:48.0/0:15:27.6 (2.8), mem = 6711.2M
[02/16 00:32:36   2628s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:32:36   2628s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:32:36   2628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.26
[02/16 00:32:36   2628s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:32:37   2628s] 
[02/16 00:32:37   2628s] Active Setup views: view_tt 
[02/16 00:32:37   2628s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223557.258206
[02/16 00:32:37   2628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:37   2628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:37   2628s] 
[02/16 00:32:37   2628s] 
[02/16 00:32:37   2628s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:37   2628s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.036, REAL:0.031, MEM:6711.2M, EPOCH TIME: 1771223557.289279
[02/16 00:32:37   2628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:37   2628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:37   2628s] [oiPhyDebug] optDemand 1166888954880.00, spDemand 1166888954880.00.
[02/16 00:32:37   2628s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33564
[02/16 00:32:37   2628s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/16 00:32:37   2628s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:43:49 mem=6711.2M
[02/16 00:32:37   2628s] OPERPROF: Starting DPlace-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223557.309825
[02/16 00:32:37   2628s] Processing tracks to init pin-track alignment.
[02/16 00:32:37   2628s] z: 1, totalTracks: 0
[02/16 00:32:37   2628s] z: 3, totalTracks: 1
[02/16 00:32:37   2628s] z: 5, totalTracks: 1
[02/16 00:32:37   2628s] z: 7, totalTracks: 1
[02/16 00:32:37   2628s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:32:37   2628s] #spOpts: rpCkHalo=4 
[02/16 00:32:37   2628s] Initializing Route Infrastructure for color support ...
[02/16 00:32:37   2628s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223557.310064
[02/16 00:32:37   2628s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6711.2M, EPOCH TIME: 1771223557.310611
[02/16 00:32:37   2628s] Route Infrastructure Initialized for color support successfully.
[02/16 00:32:37   2628s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223557.354630
[02/16 00:32:37   2628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:37   2628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:37   2628s] 
[02/16 00:32:37   2628s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:32:37   2628s] 
[02/16 00:32:37   2628s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:37   2628s] 
[02/16 00:32:37   2628s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:32:37   2628s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.042, REAL:0.035, MEM:6711.2M, EPOCH TIME: 1771223557.389908
[02/16 00:32:37   2628s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6711.2M, EPOCH TIME: 1771223557.390022
[02/16 00:32:37   2628s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6711.2M, EPOCH TIME: 1771223557.390183
[02/16 00:32:37   2628s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6711.2MB).
[02/16 00:32:37   2628s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.088, MEM:6711.2M, EPOCH TIME: 1771223557.397769
[02/16 00:32:37   2628s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:32:37   2629s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33564
[02/16 00:32:37   2629s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:43:49 mem=6711.2M
[02/16 00:32:37   2629s] ### Creating RouteCongInterface, started
[02/16 00:32:37   2629s] 
[02/16 00:32:37   2629s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/16 00:32:37   2629s] 
[02/16 00:32:37   2629s] #optDebug: {0, 1.000}
[02/16 00:32:37   2629s] ### Creating RouteCongInterface, finished
[02/16 00:32:37   2629s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:37   2629s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:37   2629s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:37   2629s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:37   2629s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:37   2629s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:37   2629s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:37   2629s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:38   2631s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:32:38   2631s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:32:38   2631s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:32:38   2631s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:32:38   2631s] AoF 799.1053um
[02/16 00:32:38   2632s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:32:38   2632s] Total-nets :: 33974, Stn-nets :: 48, ratio :: 0.141285 %, Total-len 585663, Stn-len 1338.19
[02/16 00:32:38   2632s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33564
[02/16 00:32:38   2632s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6711.2M, EPOCH TIME: 1771223558.737931
[02/16 00:32:38   2632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:38   2632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:38   2632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:38   2632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:38   2632s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.227, REAL:0.046, MEM:6711.2M, EPOCH TIME: 1771223558.784278
[02/16 00:32:38   2632s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.26
[02/16 00:32:38   2632s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.3/0:00:02.0 (2.1), totSession cpu/real = 0:43:52.3/0:15:29.6 (2.8), mem = 6711.2M
[02/16 00:32:38   2632s] 
[02/16 00:32:38   2632s] =============================================================================================
[02/16 00:32:38   2632s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.14-s088_1
[02/16 00:32:38   2632s] =============================================================================================
[02/16 00:32:38   2632s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:32:38   2632s] ---------------------------------------------------------------------------------------------
[02/16 00:32:38   2632s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:38   2632s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.0 % )     0:00:00.2 /  0:00:00.5    2.1
[02/16 00:32:38   2632s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:32:38   2632s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:38   2632s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:38   2632s] [ DetailPlaceInit        ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:32:38   2632s] [ MISC                   ]          0:00:01.5  (  74.8 % )     0:00:01.5 /  0:00:03.5    2.3
[02/16 00:32:38   2632s] ---------------------------------------------------------------------------------------------
[02/16 00:32:38   2632s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:04.3    2.1
[02/16 00:32:38   2632s] ---------------------------------------------------------------------------------------------
[02/16 00:32:38   2632s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/16 00:32:38   2632s] End: GigaOpt high fanout net optimization
[02/16 00:32:39   2633s] Number of setup views: 1
[02/16 00:32:39   2633s] Deleting Lib Analyzer.
[02/16 00:32:39   2633s] Begin: GigaOpt Global Optimization
[02/16 00:32:39   2633s] *info: use new DP (enabled)
[02/16 00:32:39   2633s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/16 00:32:39   2633s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:32:39   2633s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:32:39   2633s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:53.7/0:15:30.6 (2.8), mem = 6711.2M
[02/16 00:32:39   2633s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.27
[02/16 00:32:39   2633s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:32:39   2633s] 
[02/16 00:32:39   2633s] Creating Lib Analyzer ...
[02/16 00:32:39   2633s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:32:39   2633s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:32:39   2633s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:32:39   2633s] 
[02/16 00:32:40   2633s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:32:40   2634s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:55 mem=6711.2M
[02/16 00:32:40   2634s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:55 mem=6711.2M
[02/16 00:32:40   2634s] Creating Lib Analyzer, finished. 
[02/16 00:32:41   2635s] 
[02/16 00:32:41   2635s] Active Setup views: view_tt 
[02/16 00:32:41   2635s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223561.152863
[02/16 00:32:41   2635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:41   2635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:41   2635s] 
[02/16 00:32:41   2635s] 
[02/16 00:32:41   2635s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:41   2635s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.056, REAL:0.049, MEM:6711.2M, EPOCH TIME: 1771223561.201862
[02/16 00:32:41   2635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:41   2635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:41   2635s] [oiPhyDebug] optDemand 1166888954880.00, spDemand 1166888954880.00.
[02/16 00:32:41   2635s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33564
[02/16 00:32:41   2635s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/16 00:32:41   2635s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:43:55 mem=6711.2M
[02/16 00:32:41   2635s] OPERPROF: Starting DPlace-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223561.225967
[02/16 00:32:41   2635s] Processing tracks to init pin-track alignment.
[02/16 00:32:41   2635s] z: 1, totalTracks: 0
[02/16 00:32:41   2635s] z: 3, totalTracks: 1
[02/16 00:32:41   2635s] z: 5, totalTracks: 1
[02/16 00:32:41   2635s] z: 7, totalTracks: 1
[02/16 00:32:41   2635s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:32:41   2635s] #spOpts: rpCkHalo=4 
[02/16 00:32:41   2635s] Initializing Route Infrastructure for color support ...
[02/16 00:32:41   2635s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223561.226228
[02/16 00:32:41   2635s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6711.2M, EPOCH TIME: 1771223561.226933
[02/16 00:32:41   2635s] Route Infrastructure Initialized for color support successfully.
[02/16 00:32:41   2635s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6711.2M, EPOCH TIME: 1771223561.260118
[02/16 00:32:41   2635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:41   2635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:41   2635s] 
[02/16 00:32:41   2635s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:32:41   2635s] 
[02/16 00:32:41   2635s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:41   2635s] 
[02/16 00:32:41   2635s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:32:41   2635s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.044, REAL:0.038, MEM:6711.2M, EPOCH TIME: 1771223561.297864
[02/16 00:32:41   2635s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6711.2M, EPOCH TIME: 1771223561.298049
[02/16 00:32:41   2635s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6711.2M, EPOCH TIME: 1771223561.298217
[02/16 00:32:41   2635s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6711.2MB).
[02/16 00:32:41   2635s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.084, MEM:6711.2M, EPOCH TIME: 1771223561.309616
[02/16 00:32:41   2635s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:32:41   2635s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33564
[02/16 00:32:41   2635s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:43:56 mem=6711.2M
[02/16 00:32:41   2635s] ### Creating RouteCongInterface, started
[02/16 00:32:41   2636s] 
[02/16 00:32:41   2636s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:32:41   2636s] 
[02/16 00:32:41   2636s] #optDebug: {0, 1.000}
[02/16 00:32:41   2636s] ### Creating RouteCongInterface, finished
[02/16 00:32:41   2636s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:41   2636s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:41   2636s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:41   2636s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:41   2636s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:41   2636s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:41   2636s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:41   2636s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:42   2636s] *info: 85 clock nets excluded
[02/16 00:32:42   2636s] *info: 924 no-driver nets excluded.
[02/16 00:32:42   2636s] *info: 85 nets with fixed/cover wires excluded.
[02/16 00:32:42   2637s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6839.2M, EPOCH TIME: 1771223562.731938
[02/16 00:32:42   2637s] Found 0 hard placement blockage before merging.
[02/16 00:32:42   2637s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6839.2M, EPOCH TIME: 1771223562.732982
[02/16 00:32:43   2639s] ** GigaOpt Global Opt WNS Slack 0.020  TNS Slack 0.000 
[02/16 00:32:43   2639s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:32:43   2639s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:32:43   2639s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:32:43   2639s] |   0.020|   0.000|   57.00%|   0:00:00.0| 6839.2M|   view_tt|       NA| NA                                                 |
[02/16 00:32:43   2639s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:32:43   2639s] 
[02/16 00:32:43   2639s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=6839.2M) ***
[02/16 00:32:43   2639s] 
[02/16 00:32:43   2639s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=6839.2M) ***
[02/16 00:32:43   2640s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:32:43   2640s] Bottom Preferred Layer:
[02/16 00:32:43   2640s] +-----------+------------+----------+
[02/16 00:32:43   2640s] |   Layer   |    CLK     |   Rule   |
[02/16 00:32:43   2640s] +-----------+------------+----------+
[02/16 00:32:43   2640s] | M3 (z=3)  |         85 | default  |
[02/16 00:32:43   2640s] +-----------+------------+----------+
[02/16 00:32:43   2640s] Via Pillar Rule:
[02/16 00:32:43   2640s]     None
[02/16 00:32:43   2640s] Finished writing unified metrics of routing constraints.
[02/16 00:32:43   2640s] ** GigaOpt Global Opt End WNS Slack 0.020  TNS Slack 0.000 
[02/16 00:32:43   2640s] Total-nets :: 33974, Stn-nets :: 48, ratio :: 0.141285 %, Total-len 585663, Stn-len 1338.19
[02/16 00:32:43   2640s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33564
[02/16 00:32:43   2640s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6711.2M, EPOCH TIME: 1771223563.947655
[02/16 00:32:43   2640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33564).
[02/16 00:32:43   2640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2640s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.270, REAL:0.065, MEM:6711.2M, EPOCH TIME: 1771223564.012763
[02/16 00:32:44   2640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.27
[02/16 00:32:44   2640s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.7/0:00:04.2 (1.6), totSession cpu/real = 0:44:00.4/0:15:34.8 (2.8), mem = 6711.2M
[02/16 00:32:44   2640s] 
[02/16 00:32:44   2640s] =============================================================================================
[02/16 00:32:44   2640s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.14-s088_1
[02/16 00:32:44   2640s] =============================================================================================
[02/16 00:32:44   2640s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:32:44   2640s] ---------------------------------------------------------------------------------------------
[02/16 00:32:44   2640s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.2
[02/16 00:32:44   2640s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  22.9 % )     0:00:01.0 /  0:00:01.0    1.0
[02/16 00:32:44   2640s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:44   2640s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.5    2.0
[02/16 00:32:44   2640s] [ PlacerPlacementInit    ]      1   0:00:00.5  (  11.2 % )     0:00:00.5 /  0:00:00.4    1.0
[02/16 00:32:44   2640s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.4    1.2
[02/16 00:32:44   2640s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:44   2640s] [ TransformInit          ]      1   0:00:00.9  (  22.4 % )     0:00:00.9 /  0:00:00.9    1.0
[02/16 00:32:44   2640s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:32:44   2640s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/16 00:32:44   2640s] [ MISC                   ]          0:00:01.1  (  26.6 % )     0:00:01.1 /  0:00:03.2    2.9
[02/16 00:32:44   2640s] ---------------------------------------------------------------------------------------------
[02/16 00:32:44   2640s]  GlobalOpt #1 TOTAL                 0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:06.7    1.6
[02/16 00:32:44   2640s] ---------------------------------------------------------------------------------------------
[02/16 00:32:44   2640s] End: GigaOpt Global Optimization
[02/16 00:32:44   2640s] Begin: Collecting metrics
[02/16 00:32:44   2640s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 | 0:00:05  |        6711 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:32:44   2640s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3861.0M, current mem=3861.0M)

[02/16 00:32:44   2640s] End: Collecting metrics
[02/16 00:32:44   2640s] *** Timing Is met
[02/16 00:32:44   2640s] *** Check timing (0:00:00.0)
[02/16 00:32:44   2640s] Deleting Lib Analyzer.
[02/16 00:32:44   2640s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[02/16 00:32:44   2640s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:32:44   2640s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:32:44   2640s] ### Creating LA Mngr. totSessionCpu=0:44:01 mem=6711.2M
[02/16 00:32:44   2640s] ### Creating LA Mngr, finished. totSessionCpu=0:44:01 mem=6711.2M
[02/16 00:32:44   2640s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/16 00:32:44   2640s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6711.2M, EPOCH TIME: 1771223564.533428
[02/16 00:32:44   2640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2640s] 
[02/16 00:32:44   2640s] 
[02/16 00:32:44   2640s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:44   2640s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.048, REAL:0.042, MEM:6711.2M, EPOCH TIME: 1771223564.575469
[02/16 00:32:44   2640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:44   2640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2641s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6839.2M, EPOCH TIME: 1771223564.636636
[02/16 00:32:44   2641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2641s] 
[02/16 00:32:44   2641s] 
[02/16 00:32:44   2641s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:44   2641s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.041, REAL:0.035, MEM:6839.2M, EPOCH TIME: 1771223564.671967
[02/16 00:32:44   2641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:44   2641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2641s] [oiPhyDebug] optDemand 1166888954880.00, spDemand 1166888954880.00.
[02/16 00:32:44   2641s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33564
[02/16 00:32:44   2641s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:32:44   2641s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:44:01 mem=6839.2M
[02/16 00:32:44   2641s] OPERPROF: Starting DPlace-Init at level 1, MEM:6839.2M, EPOCH TIME: 1771223564.715019
[02/16 00:32:44   2641s] Processing tracks to init pin-track alignment.
[02/16 00:32:44   2641s] z: 1, totalTracks: 0
[02/16 00:32:44   2641s] z: 3, totalTracks: 1
[02/16 00:32:44   2641s] z: 5, totalTracks: 1
[02/16 00:32:44   2641s] z: 7, totalTracks: 1
[02/16 00:32:44   2641s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:32:44   2641s] #spOpts: rpCkHalo=4 
[02/16 00:32:44   2641s] Initializing Route Infrastructure for color support ...
[02/16 00:32:44   2641s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6839.2M, EPOCH TIME: 1771223564.715603
[02/16 00:32:44   2641s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6839.2M, EPOCH TIME: 1771223564.716528
[02/16 00:32:44   2641s] Route Infrastructure Initialized for color support successfully.
[02/16 00:32:44   2641s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6839.2M, EPOCH TIME: 1771223564.747652
[02/16 00:32:44   2641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:44   2641s] 
[02/16 00:32:44   2641s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:32:44   2641s] 
[02/16 00:32:44   2641s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:44   2641s] 
[02/16 00:32:44   2641s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:32:44   2641s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.047, REAL:0.040, MEM:6839.2M, EPOCH TIME: 1771223564.787583
[02/16 00:32:44   2641s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6839.2M, EPOCH TIME: 1771223564.787720
[02/16 00:32:44   2641s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6839.2M, EPOCH TIME: 1771223564.787877
[02/16 00:32:44   2641s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6839.2MB).
[02/16 00:32:44   2641s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.082, MEM:6839.2M, EPOCH TIME: 1771223564.796956
[02/16 00:32:44   2641s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:32:44   2641s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33564
[02/16 00:32:44   2641s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:44:02 mem=6839.2M
[02/16 00:32:44   2641s] Begin: Area Reclaim Optimization
[02/16 00:32:44   2641s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:44:01.6/0:15:35.8 (2.8), mem = 6839.2M
[02/16 00:32:44   2641s] 
[02/16 00:32:44   2641s] Creating Lib Analyzer ...
[02/16 00:32:45   2641s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:32:45   2641s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:32:45   2641s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:32:45   2641s] 
[02/16 00:32:45   2641s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:32:45   2642s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:44:03 mem=6839.2M
[02/16 00:32:45   2642s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:44:03 mem=6839.2M
[02/16 00:32:45   2642s] Creating Lib Analyzer, finished. 
[02/16 00:32:45   2642s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.28
[02/16 00:32:46   2642s] 
[02/16 00:32:46   2642s] Active Setup views: view_tt 
[02/16 00:32:46   2642s] [LDM::Info] TotalInstCnt at InitDesignMc2: 33564
[02/16 00:32:46   2642s] ### Creating RouteCongInterface, started
[02/16 00:32:46   2643s] 
[02/16 00:32:46   2643s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:32:46   2643s] 
[02/16 00:32:46   2643s] #optDebug: {0, 1.000}
[02/16 00:32:46   2643s] ### Creating RouteCongInterface, finished
[02/16 00:32:46   2643s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:46   2643s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:46   2643s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:46   2643s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:46   2643s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:46   2643s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:46   2643s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:46   2643s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:46   2643s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6839.2M, EPOCH TIME: 1771223566.604346
[02/16 00:32:46   2643s] Found 0 hard placement blockage before merging.
[02/16 00:32:46   2643s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6839.2M, EPOCH TIME: 1771223566.605023
[02/16 00:32:46   2643s] Reclaim Optimization WNS Slack 0.022  TNS Slack 0.000 Density 57.00
[02/16 00:32:46   2643s] +---------+---------+--------+--------+------------+--------+
[02/16 00:32:46   2643s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:32:46   2643s] +---------+---------+--------+--------+------------+--------+
[02/16 00:32:46   2643s] |   57.00%|        -|   0.022|   0.000|   0:00:00.0| 6839.2M|
[02/16 00:32:48   2650s] |   57.00%|        0|   0.022|   0.000|   0:00:02.0| 6839.2M|
[02/16 00:32:48   2650s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:32:48   2650s] |   57.00%|        0|   0.022|   0.000|   0:00:00.0| 6839.2M|
[02/16 00:32:49   2653s] |   56.98%|       29|   0.022|   0.000|   0:00:01.0| 6839.2M|
[02/16 00:32:51   2660s] |   56.97%|       47|   0.021|   0.000|   0:00:02.0| 6839.2M|
[02/16 00:32:51   2660s] |   56.97%|        1|   0.021|   0.000|   0:00:00.0| 6839.2M|
[02/16 00:32:51   2661s] |   56.97%|        0|   0.021|   0.000|   0:00:00.0| 6839.2M|
[02/16 00:32:51   2661s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:32:51   2661s] |   56.97%|        0|   0.021|   0.000|   0:00:00.0| 6839.2M|
[02/16 00:32:51   2661s] +---------+---------+--------+--------+------------+--------+
[02/16 00:32:51   2661s] Reclaim Optimization End WNS Slack 0.021  TNS Slack 0.000 Density 56.97
[02/16 00:32:51   2661s] 
[02/16 00:32:51   2661s] ** Summary: Restruct = 0 Buffer Deletion = 26 Declone = 3 Resize = 44 **
[02/16 00:32:51   2661s] --------------------------------------------------------------
[02/16 00:32:51   2661s] |                                   | Total     | Sequential |
[02/16 00:32:51   2661s] --------------------------------------------------------------
[02/16 00:32:51   2661s] | Num insts resized                 |      43  |       0    |
[02/16 00:32:51   2661s] | Num insts undone                  |       4  |       0    |
[02/16 00:32:51   2661s] | Num insts Downsized               |      43  |       0    |
[02/16 00:32:51   2661s] | Num insts Samesized               |       0  |       0    |
[02/16 00:32:51   2661s] | Num insts Upsized                 |       0  |       0    |
[02/16 00:32:51   2661s] | Num multiple commits+uncommits    |       1  |       -    |
[02/16 00:32:51   2661s] --------------------------------------------------------------
[02/16 00:32:51   2661s] Bottom Preferred Layer:
[02/16 00:32:51   2661s] +-----------+------------+----------+
[02/16 00:32:51   2661s] |   Layer   |    CLK     |   Rule   |
[02/16 00:32:51   2661s] +-----------+------------+----------+
[02/16 00:32:51   2661s] | M3 (z=3)  |         85 | default  |
[02/16 00:32:51   2661s] +-----------+------------+----------+
[02/16 00:32:51   2661s] Via Pillar Rule:
[02/16 00:32:51   2661s]     None
[02/16 00:32:51   2661s] Finished writing unified metrics of routing constraints.
[02/16 00:32:51   2661s] 
[02/16 00:32:51   2661s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/16 00:32:51   2661s] End: Core Area Reclaim Optimization (cpu = 0:00:19.8) (real = 0:00:07.0) **
[02/16 00:32:51   2661s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:32:51   2661s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 33535
[02/16 00:32:51   2661s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.28
[02/16 00:32:51   2661s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:19.8/0:00:07.0 (2.8), totSession cpu/real = 0:44:21.5/0:15:42.7 (2.8), mem = 6839.2M
[02/16 00:32:51   2661s] 
[02/16 00:32:51   2661s] =============================================================================================
[02/16 00:32:51   2661s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.14-s088_1
[02/16 00:32:51   2661s] =============================================================================================
[02/16 00:32:51   2661s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:32:51   2661s] ---------------------------------------------------------------------------------------------
[02/16 00:32:51   2661s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.4
[02/16 00:32:51   2661s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  14.2 % )     0:00:01.0 /  0:00:01.0    1.1
[02/16 00:32:51   2661s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:51   2661s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:32:51   2661s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:32:51   2661s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:32:51   2661s] [ OptimizationStep       ]      1   0:00:01.5  (  21.9 % )     0:00:05.0 /  0:00:17.8    3.5
[02/16 00:32:51   2661s] [ OptSingleIteration     ]      7   0:00:00.3  (   4.8 % )     0:00:03.5 /  0:00:16.2    4.6
[02/16 00:32:51   2661s] [ OptGetWeight           ]    452   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[02/16 00:32:51   2661s] [ OptEval                ]    452   0:00:01.8  (  25.5 % )     0:00:01.8 /  0:00:11.8    6.6
[02/16 00:32:51   2661s] [ OptCommit              ]    452   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    1.0
[02/16 00:32:51   2661s] [ PostCommitDelayUpdate  ]    455   0:00:00.1  (   0.9 % )     0:00:00.8 /  0:00:01.6    2.1
[02/16 00:32:51   2661s] [ IncrDelayCalc          ]    101   0:00:00.7  (  10.1 % )     0:00:00.7 /  0:00:01.6    2.2
[02/16 00:32:51   2661s] [ IncrTimingUpdate       ]     22   0:00:00.5  (   7.7 % )     0:00:00.5 /  0:00:02.4    4.5
[02/16 00:32:51   2661s] [ MISC                   ]          0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.4    1.1
[02/16 00:32:51   2661s] ---------------------------------------------------------------------------------------------
[02/16 00:32:51   2661s]  AreaOpt #1 TOTAL                   0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:19.8    2.8
[02/16 00:32:51   2661s] ---------------------------------------------------------------------------------------------
[02/16 00:32:51   2661s] Executing incremental physical updates
[02/16 00:32:51   2661s] Executing incremental physical updates
[02/16 00:32:51   2661s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33535
[02/16 00:32:51   2661s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6711.2M, EPOCH TIME: 1771223571.954139
[02/16 00:32:51   2661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33535).
[02/16 00:32:51   2661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:52   2661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:52   2661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:52   2661s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.234, REAL:0.052, MEM:6711.2M, EPOCH TIME: 1771223572.005884
[02/16 00:32:52   2661s] End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:08, mem=6711.23M, totSessionCpu=0:44:22).
[02/16 00:32:52   2661s] Begin: Collecting metrics
[02/16 00:32:52   2661s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 | 0:00:05  |        6711 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 | 0:00:08  |        6711 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:32:52   2661s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3883.6M, current mem=3883.6M)

[02/16 00:32:52   2661s] End: Collecting metrics
[02/16 00:32:53   2663s] Deleting Lib Analyzer.
[02/16 00:32:53   2663s] **INFO: Flow update: Design timing is met.
[02/16 00:32:53   2663s] **INFO: Flow update: Design timing is met.
[02/16 00:32:53   2663s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 8 -postCTS
[02/16 00:32:53   2663s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:32:53   2663s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:32:53   2663s] ### Creating LA Mngr. totSessionCpu=0:44:23 mem=6711.2M
[02/16 00:32:53   2663s] ### Creating LA Mngr, finished. totSessionCpu=0:44:23 mem=6711.2M
[02/16 00:32:53   2663s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/16 00:32:53   2663s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6807.2M, EPOCH TIME: 1771223573.507821
[02/16 00:32:53   2663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:53   2663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:53   2663s] 
[02/16 00:32:53   2663s] 
[02/16 00:32:53   2663s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:53   2663s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.042, REAL:0.036, MEM:6807.2M, EPOCH TIME: 1771223573.544231
[02/16 00:32:53   2663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:32:53   2663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:53   2663s] [oiPhyDebug] optDemand 1166194713600.00, spDemand 1166194713600.00.
[02/16 00:32:53   2663s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33535
[02/16 00:32:53   2663s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:32:53   2663s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:44:24 mem=6807.2M
[02/16 00:32:53   2663s] OPERPROF: Starting DPlace-Init at level 1, MEM:6807.2M, EPOCH TIME: 1771223573.566185
[02/16 00:32:53   2663s] Processing tracks to init pin-track alignment.
[02/16 00:32:53   2663s] z: 1, totalTracks: 0
[02/16 00:32:53   2663s] z: 3, totalTracks: 1
[02/16 00:32:53   2663s] z: 5, totalTracks: 1
[02/16 00:32:53   2663s] z: 7, totalTracks: 1
[02/16 00:32:53   2663s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:32:53   2663s] #spOpts: rpCkHalo=4 
[02/16 00:32:53   2663s] Initializing Route Infrastructure for color support ...
[02/16 00:32:53   2663s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6807.2M, EPOCH TIME: 1771223573.566495
[02/16 00:32:53   2663s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6807.2M, EPOCH TIME: 1771223573.567050
[02/16 00:32:53   2663s] Route Infrastructure Initialized for color support successfully.
[02/16 00:32:53   2663s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6807.2M, EPOCH TIME: 1771223573.590944
[02/16 00:32:53   2663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:53   2663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:32:53   2663s] 
[02/16 00:32:53   2663s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:32:53   2663s] 
[02/16 00:32:53   2663s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:32:53   2663s] 
[02/16 00:32:53   2663s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:32:53   2663s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.039, REAL:0.034, MEM:6807.2M, EPOCH TIME: 1771223573.624750
[02/16 00:32:53   2663s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6807.2M, EPOCH TIME: 1771223573.624972
[02/16 00:32:53   2663s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6807.2M, EPOCH TIME: 1771223573.625288
[02/16 00:32:53   2663s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6807.2MB).
[02/16 00:32:53   2663s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.073, MEM:6807.2M, EPOCH TIME: 1771223573.639172
[02/16 00:32:53   2663s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:32:53   2664s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33535
[02/16 00:32:53   2664s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:44:24 mem=6839.2M
[02/16 00:32:53   2664s] Begin: Area Reclaim Optimization
[02/16 00:32:53   2664s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:44:24.0/0:15:44.6 (2.8), mem = 6839.2M
[02/16 00:32:53   2664s] 
[02/16 00:32:53   2664s] Creating Lib Analyzer ...
[02/16 00:32:53   2664s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:32:53   2664s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:32:53   2664s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:32:53   2664s] 
[02/16 00:32:53   2664s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:32:54   2664s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:44:25 mem=6839.2M
[02/16 00:32:54   2664s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:44:25 mem=6839.2M
[02/16 00:32:54   2664s] Creating Lib Analyzer, finished. 
[02/16 00:32:54   2664s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.29
[02/16 00:32:54   2665s] 
[02/16 00:32:54   2665s] Active Setup views: view_tt 
[02/16 00:32:54   2665s] [LDM::Info] TotalInstCnt at InitDesignMc2: 33535
[02/16 00:32:54   2665s] ### Creating RouteCongInterface, started
[02/16 00:32:55   2665s] 
[02/16 00:32:55   2665s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/16 00:32:55   2665s] 
[02/16 00:32:55   2665s] #optDebug: {0, 1.000}
[02/16 00:32:55   2665s] ### Creating RouteCongInterface, finished
[02/16 00:32:55   2665s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:55   2665s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:55   2665s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:55   2665s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:55   2665s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:55   2665s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:32:55   2665s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:32:55   2665s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:32:55   2665s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6839.2M, EPOCH TIME: 1771223575.182558
[02/16 00:32:55   2665s] Found 0 hard placement blockage before merging.
[02/16 00:32:55   2665s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6839.2M, EPOCH TIME: 1771223575.183150
[02/16 00:32:55   2665s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 56.97
[02/16 00:32:55   2665s] +---------+---------+--------+--------+------------+--------+
[02/16 00:32:55   2665s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:32:55   2665s] +---------+---------+--------+--------+------------+--------+
[02/16 00:32:55   2665s] |   56.97%|        -|   0.020|   0.000|   0:00:00.0| 6839.2M|
[02/16 00:32:55   2666s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:33:52   2865s] |   56.94%|       78|   0.010|   0.000|   0:00:57.0| 6984.5M|
[02/16 00:33:52   2865s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:33:52   2866s] +---------+---------+--------+--------+------------+--------+
[02/16 00:33:52   2866s] Reclaim Optimization End WNS Slack 0.010  TNS Slack 0.000 Density 56.94
[02/16 00:33:52   2866s] 
[02/16 00:33:52   2866s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/16 00:33:52   2866s] --------------------------------------------------------------
[02/16 00:33:52   2866s] |                                   | Total     | Sequential |
[02/16 00:33:52   2866s] --------------------------------------------------------------
[02/16 00:33:52   2866s] | Num insts resized                 |       0  |       0    |
[02/16 00:33:52   2866s] | Num insts undone                  |       0  |       0    |
[02/16 00:33:52   2866s] | Num insts Downsized               |       0  |       0    |
[02/16 00:33:52   2866s] | Num insts Samesized               |       0  |       0    |
[02/16 00:33:52   2866s] | Num insts Upsized                 |       0  |       0    |
[02/16 00:33:52   2866s] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 00:33:52   2866s] --------------------------------------------------------------
[02/16 00:33:52   2866s] Bottom Preferred Layer:
[02/16 00:33:52   2866s] +-----------+------------+----------+
[02/16 00:33:52   2866s] |   Layer   |    CLK     |   Rule   |
[02/16 00:33:52   2866s] +-----------+------------+----------+
[02/16 00:33:52   2866s] | M3 (z=3)  |         85 | default  |
[02/16 00:33:52   2866s] +-----------+------------+----------+
[02/16 00:33:52   2866s] Via Pillar Rule:
[02/16 00:33:52   2866s]     None
[02/16 00:33:52   2866s] Finished writing unified metrics of routing constraints.
[02/16 00:33:52   2866s] 
[02/16 00:33:52   2866s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/16 00:33:52   2866s] End: Core Area Reclaim Optimization (cpu = 0:03:22) (real = 0:00:59.0) **
[02/16 00:33:52   2866s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:33:52   2866s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 33504
[02/16 00:33:52   2866s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.29
[02/16 00:33:52   2866s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:03:22.1/0:00:58.5 (3.5), totSession cpu/real = 0:47:46.2/0:16:43.0 (2.9), mem = 6984.5M
[02/16 00:33:52   2866s] 
[02/16 00:33:52   2866s] =============================================================================================
[02/16 00:33:52   2866s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    23.14-s088_1
[02/16 00:33:52   2866s] =============================================================================================
[02/16 00:33:52   2866s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:33:52   2866s] ---------------------------------------------------------------------------------------------
[02/16 00:33:52   2866s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:33:52   2866s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   1.3 % )     0:00:00.8 /  0:00:00.9    1.1
[02/16 00:33:52   2866s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:33:52   2866s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:33:52   2866s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:33:52   2866s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:33:52   2866s] [ OptimizationStep       ]      1   0:00:00.7  (   1.2 % )     0:00:56.7 /  0:03:20.2    3.5
[02/16 00:33:52   2866s] [ OptSingleIteration     ]      1   0:00:00.1  (   0.1 % )     0:00:56.0 /  0:03:19.5    3.6
[02/16 00:33:52   2866s] [ OptGetWeight           ]     84   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:33:52   2866s] [ OptEval                ]     84   0:00:54.0  (  92.3 % )     0:00:54.0 /  0:03:13.9    3.6
[02/16 00:33:52   2866s] [ OptCommit              ]     84   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:33:52   2866s] [ PostCommitDelayUpdate  ]     84   0:00:00.1  (   0.2 % )     0:00:01.0 /  0:00:02.7    2.6
[02/16 00:33:52   2866s] [ IncrDelayCalc          ]     79   0:00:00.9  (   1.6 % )     0:00:00.9 /  0:00:02.5    2.7
[02/16 00:33:52   2866s] [ IncrTimingUpdate       ]     20   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:02.5    4.0
[02/16 00:33:52   2866s] [ MISC                   ]          0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.1
[02/16 00:33:52   2866s] ---------------------------------------------------------------------------------------------
[02/16 00:33:52   2866s]  AreaOpt #2 TOTAL                   0:00:58.5  ( 100.0 % )     0:00:58.5 /  0:03:22.1    3.5
[02/16 00:33:52   2866s] ---------------------------------------------------------------------------------------------
[02/16 00:33:52   2866s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33504
[02/16 00:33:52   2866s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6856.5M, EPOCH TIME: 1771223632.270888
[02/16 00:33:52   2866s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33504).
[02/16 00:33:52   2866s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:52   2866s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:52   2866s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:52   2866s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.292, REAL:0.073, MEM:6856.5M, EPOCH TIME: 1771223632.344283
[02/16 00:33:52   2866s] End: Area Reclaim Optimization (cpu=0:03:22, real=0:00:59, mem=6856.49M, totSessionCpu=0:47:46).
[02/16 00:33:52   2866s] Begin: Collecting metrics
[02/16 00:33:52   2866s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 | 0:00:05  |        6711 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 | 0:00:08  |        6711 |      |     |
| area_reclaiming_2       |     0.010 |    0.010 |         0 |        0 |       56.94 | 0:00:59  |        6856 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:33:52   2866s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4624.0M, current mem=4119.8M)

[02/16 00:33:52   2866s] End: Collecting metrics
[02/16 00:33:52   2866s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[02/16 00:33:52   2866s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:33:52   2866s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:33:52   2866s] ### Creating LA Mngr. totSessionCpu=0:47:47 mem=6856.5M
[02/16 00:33:52   2866s] ### Creating LA Mngr, finished. totSessionCpu=0:47:47 mem=6856.5M
[02/16 00:33:52   2867s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6984.5M, EPOCH TIME: 1771223632.950551
[02/16 00:33:52   2867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:52   2867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:52   2867s] 
[02/16 00:33:52   2867s] 
[02/16 00:33:52   2867s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:33:52   2867s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.049, REAL:0.044, MEM:6984.5M, EPOCH TIME: 1771223632.994133
[02/16 00:33:53   2867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:33:53   2867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:53   2867s] [oiPhyDebug] optDemand 1165604981760.00, spDemand 1165604981760.00.
[02/16 00:33:53   2867s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33504
[02/16 00:33:53   2867s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:33:53   2867s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:47:47 mem=6984.5M
[02/16 00:33:53   2867s] OPERPROF: Starting DPlace-Init at level 1, MEM:6984.5M, EPOCH TIME: 1771223633.018328
[02/16 00:33:53   2867s] Processing tracks to init pin-track alignment.
[02/16 00:33:53   2867s] z: 1, totalTracks: 0
[02/16 00:33:53   2867s] z: 3, totalTracks: 1
[02/16 00:33:53   2867s] z: 5, totalTracks: 1
[02/16 00:33:53   2867s] z: 7, totalTracks: 1
[02/16 00:33:53   2867s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:33:53   2867s] #spOpts: rpCkHalo=4 
[02/16 00:33:53   2867s] Initializing Route Infrastructure for color support ...
[02/16 00:33:53   2867s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6984.5M, EPOCH TIME: 1771223633.018609
[02/16 00:33:53   2867s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6984.5M, EPOCH TIME: 1771223633.019229
[02/16 00:33:53   2867s] Route Infrastructure Initialized for color support successfully.
[02/16 00:33:53   2867s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6984.5M, EPOCH TIME: 1771223633.050957
[02/16 00:33:53   2867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:53   2867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:53   2867s] 
[02/16 00:33:53   2867s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:33:53   2867s] 
[02/16 00:33:53   2867s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:33:53   2867s] 
[02/16 00:33:53   2867s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:33:53   2867s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.042, REAL:0.036, MEM:6984.5M, EPOCH TIME: 1771223633.086782
[02/16 00:33:53   2867s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6984.5M, EPOCH TIME: 1771223633.086906
[02/16 00:33:53   2867s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6984.5M, EPOCH TIME: 1771223633.087109
[02/16 00:33:53   2867s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6984.5MB).
[02/16 00:33:53   2867s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.080, MEM:6984.5M, EPOCH TIME: 1771223633.098357
[02/16 00:33:53   2867s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:33:53   2867s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33504
[02/16 00:33:53   2867s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:47:48 mem=6984.5M
[02/16 00:33:53   2867s] Begin: Area Reclaim Optimization
[02/16 00:33:53   2867s] *** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:47:47.7/0:16:44.1 (2.9), mem = 6984.5M
[02/16 00:33:53   2867s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.30
[02/16 00:33:53   2868s] 
[02/16 00:33:53   2868s] Active Setup views: view_tt 
[02/16 00:33:53   2868s] [LDM::Info] TotalInstCnt at InitDesignMc2: 33504
[02/16 00:33:53   2868s] ### Creating RouteCongInterface, started
[02/16 00:33:53   2868s] 
[02/16 00:33:53   2868s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:33:53   2868s] 
[02/16 00:33:53   2868s] #optDebug: {0, 1.000}
[02/16 00:33:53   2868s] ### Creating RouteCongInterface, finished
[02/16 00:33:53   2868s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:33:53   2868s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:33:53   2868s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:33:53   2868s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:33:53   2868s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:33:53   2868s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:33:53   2868s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:33:53   2868s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:33:53   2868s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6984.5M, EPOCH TIME: 1771223633.929323
[02/16 00:33:53   2868s] Found 0 hard placement blockage before merging.
[02/16 00:33:53   2868s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6984.5M, EPOCH TIME: 1771223633.929945
[02/16 00:33:54   2868s] Reclaim Optimization WNS Slack 0.010  TNS Slack 0.000 Density 56.94
[02/16 00:33:54   2868s] +---------+---------+--------+--------+------------+--------+
[02/16 00:33:54   2868s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 00:33:54   2868s] +---------+---------+--------+--------+------------+--------+
[02/16 00:33:54   2868s] |   56.94%|        -|   0.010|   0.000|   0:00:00.0| 6984.5M|
[02/16 00:33:55   2874s] |   56.94%|        0|   0.010|   0.000|   0:00:01.0| 6984.5M|
[02/16 00:33:55   2875s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:33:55   2875s] |   56.94%|        0|   0.010|   0.000|   0:00:00.0| 6984.5M|
[02/16 00:33:56   2878s] |   56.94%|        0|   0.010|   0.000|   0:00:01.0| 6984.5M|
[02/16 00:33:57   2881s] |   56.94%|        8|   0.010|   0.000|   0:00:01.0| 6984.5M|
[02/16 00:33:57   2882s] |   56.94%|        0|   0.010|   0.000|   0:00:00.0| 6984.5M|
[02/16 00:33:57   2882s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/16 00:33:57   2882s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[02/16 00:33:58   2882s] |   56.94%|        0|   0.010|   0.000|   0:00:01.0| 6984.5M|
[02/16 00:33:58   2882s] +---------+---------+--------+--------+------------+--------+
[02/16 00:33:58   2882s] Reclaim Optimization End WNS Slack 0.010  TNS Slack 0.000 Density 56.94
[02/16 00:33:58   2882s] 
[02/16 00:33:58   2882s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 5 **
[02/16 00:33:58   2882s] --------------------------------------------------------------
[02/16 00:33:58   2882s] |                                   | Total     | Sequential |
[02/16 00:33:58   2882s] --------------------------------------------------------------
[02/16 00:33:58   2882s] | Num insts resized                 |       5  |       0    |
[02/16 00:33:58   2882s] | Num insts undone                  |       3  |       0    |
[02/16 00:33:58   2882s] | Num insts Downsized               |       5  |       0    |
[02/16 00:33:58   2882s] | Num insts Samesized               |       0  |       0    |
[02/16 00:33:58   2882s] | Num insts Upsized                 |       0  |       0    |
[02/16 00:33:58   2882s] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 00:33:58   2882s] --------------------------------------------------------------
[02/16 00:33:58   2882s] Bottom Preferred Layer:
[02/16 00:33:58   2882s] +-----------+------------+----------+
[02/16 00:33:58   2882s] |   Layer   |    CLK     |   Rule   |
[02/16 00:33:58   2882s] +-----------+------------+----------+
[02/16 00:33:58   2882s] | M3 (z=3)  |         85 | default  |
[02/16 00:33:58   2882s] +-----------+------------+----------+
[02/16 00:33:58   2882s] Via Pillar Rule:
[02/16 00:33:58   2882s]     None
[02/16 00:33:58   2882s] Finished writing unified metrics of routing constraints.
[02/16 00:33:58   2882s] 
[02/16 00:33:58   2882s] Number of times islegalLocAvaiable called = 26 skipped = 0, called in commitmove = 8, skipped in commitmove = 0
[02/16 00:33:58   2882s] End: Core Area Reclaim Optimization (cpu = 0:00:15.1) (real = 0:00:05.0) **
[02/16 00:33:58   2882s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6984.5M, EPOCH TIME: 1771223638.198949
[02/16 00:33:58   2882s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33504).
[02/16 00:33:58   2882s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:58   2883s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:58   2883s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:58   2883s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.238, REAL:0.055, MEM:6984.5M, EPOCH TIME: 1771223638.253584
[02/16 00:33:58   2883s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6984.5M, EPOCH TIME: 1771223638.263736
[02/16 00:33:58   2883s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6984.5M, EPOCH TIME: 1771223638.263931
[02/16 00:33:58   2883s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6984.5M, EPOCH TIME: 1771223638.264133
[02/16 00:33:58   2883s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6984.5M, EPOCH TIME: 1771223638.264738
[02/16 00:33:58   2883s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6984.5M, EPOCH TIME: 1771223638.292874
[02/16 00:33:58   2883s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:58   2883s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:58   2883s] 
[02/16 00:33:58   2883s] 
[02/16 00:33:58   2883s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:33:58   2883s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.061, REAL:0.052, MEM:6984.5M, EPOCH TIME: 1771223638.345118
[02/16 00:33:58   2883s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6984.5M, EPOCH TIME: 1771223638.345250
[02/16 00:33:58   2883s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6984.5M, EPOCH TIME: 1771223638.345444
[02/16 00:33:58   2883s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:6984.5M, EPOCH TIME: 1771223638.355665
[02/16 00:33:58   2883s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.001, REAL:0.001, MEM:6984.5M, EPOCH TIME: 1771223638.356934
[02/16 00:33:58   2883s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.102, REAL:0.093, MEM:6984.5M, EPOCH TIME: 1771223638.357140
[02/16 00:33:58   2883s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.102, REAL:0.093, MEM:6984.5M, EPOCH TIME: 1771223638.357189
[02/16 00:33:58   2883s] TDRefine: refinePlace mode is spiral
[02/16 00:33:58   2883s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:33:58   2883s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.14
[02/16 00:33:58   2883s] OPERPROF: Starting Refine-Place at level 1, MEM:6984.5M, EPOCH TIME: 1771223638.361645
[02/16 00:33:58   2883s] *** Starting refinePlace (0:48:03 mem=6984.5M) ***
[02/16 00:33:58   2883s] Total net bbox length = 4.916e+05 (1.862e+05 3.054e+05) (ext = 3.047e+04)
[02/16 00:33:58   2883s] 
[02/16 00:33:58   2883s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:33:58   2883s] 
[02/16 00:33:58   2883s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:33:58   2883s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6984.5M, EPOCH TIME: 1771223638.400928
[02/16 00:33:58   2883s] # Found 84 legal fixed insts to color.
[02/16 00:33:58   2883s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.002, REAL:0.002, MEM:6984.5M, EPOCH TIME: 1771223638.403322
[02/16 00:33:58   2883s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:33:58   2883s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6984.5M, EPOCH TIME: 1771223638.450214
[02/16 00:33:58   2883s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6984.5M, EPOCH TIME: 1771223638.452548
[02/16 00:33:58   2883s] Set min layer with design mode ( 2 )
[02/16 00:33:58   2883s] Set max layer with design mode ( 7 )
[02/16 00:33:58   2883s] Set min layer with design mode ( 2 )
[02/16 00:33:58   2883s] Set max layer with design mode ( 7 )
[02/16 00:33:58   2883s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6984.5M, EPOCH TIME: 1771223638.466410
[02/16 00:33:58   2883s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6984.5M, EPOCH TIME: 1771223638.468587
[02/16 00:33:58   2883s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6984.5M, EPOCH TIME: 1771223638.468656
[02/16 00:33:58   2883s] Starting refinePlace ...
[02/16 00:33:58   2883s] Set min layer with design mode ( 2 )
[02/16 00:33:58   2883s] Set max layer with design mode ( 7 )
[02/16 00:33:58   2883s] One DDP V2 for no tweak run.
[02/16 00:33:58   2883s] 
[02/16 00:33:58   2883s]  === Spiral for Logical I: (movable: 33420) ===
[02/16 00:33:58   2883s] 
[02/16 00:33:58   2883s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:33:59   2885s] 
[02/16 00:33:59   2885s]  Info: 0 filler has been deleted!
[02/16 00:33:59   2885s] Move report: legalization moves 87 insts, mean move: 1.02 um, max move: 3.24 um spiral
[02/16 00:33:59   2885s] 	Max move on inst (FE_OFC3537_n_1): (200.16, 139.03) --> (200.16, 142.27)
[02/16 00:33:59   2885s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:01.0)
[02/16 00:33:59   2885s] [CPU] RefinePlace/Commit (cpu=0:00:01.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:33:59   2885s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:01.0, mem=6952.5MB) @(0:48:03 - 0:48:06).
[02/16 00:33:59   2885s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:33:59   2885s] Move report: Detail placement moves 87 insts, mean move: 1.02 um, max move: 3.24 um 
[02/16 00:33:59   2885s] 	Max move on inst (FE_OFC3537_n_1): (200.16, 139.03) --> (200.16, 142.27)
[02/16 00:33:59   2885s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 6952.5MB
[02/16 00:33:59   2885s] Statistics of distance of Instance movement in refine placement:
[02/16 00:33:59   2885s]   maximum (X+Y) =         3.24 um
[02/16 00:33:59   2885s]   inst (FE_OFC3537_n_1) with max move: (200.16, 139.032) -> (200.16, 142.272)
[02/16 00:33:59   2885s]   mean    (X+Y) =         1.02 um
[02/16 00:33:59   2885s] Total instances flipped for legalization: 2
[02/16 00:33:59   2885s] Summary Report:
[02/16 00:33:59   2885s] Instances move: 87 (out of 33420 movable)
[02/16 00:33:59   2885s] Instances flipped: 2
[02/16 00:33:59   2885s] Mean displacement: 1.02 um
[02/16 00:33:59   2885s] Max displacement: 3.24 um (Instance: FE_OFC3537_n_1) (200.16, 139.032) -> (200.16, 142.272)
[02/16 00:33:59   2885s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
[02/16 00:33:59   2885s] 	Violation at original loc: Overlapping with other instance
[02/16 00:33:59   2885s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:33:59   2885s] Total instances moved : 87
[02/16 00:33:59   2885s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.679, REAL:0.991, MEM:6952.5M, EPOCH TIME: 1771223639.459217
[02/16 00:33:59   2885s] Total net bbox length = 4.916e+05 (1.862e+05 3.054e+05) (ext = 3.047e+04)
[02/16 00:33:59   2885s] Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 6952.5MB
[02/16 00:33:59   2885s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:01.0, mem=6952.5MB) @(0:48:03 - 0:48:06).
[02/16 00:33:59   2885s] *** Finished refinePlace (0:48:06 mem=6952.5M) ***
[02/16 00:33:59   2885s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.14
[02/16 00:33:59   2885s] OPERPROF: Finished Refine-Place at level 1, CPU:2.826, REAL:1.138, MEM:6952.5M, EPOCH TIME: 1771223639.499842
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 3.24 um
RPlace-Summary:     Max move: inst FE_OFC3537_n_1 cell BUFx2_ASAP7_75t_SL loc (200.16, 139.03) -> (200.16, 142.27)
RPlace-Summary:     Average move dist: 1.02
RPlace-Summary:     Number of inst moved: 87
RPlace-Summary:     Number of movable inst: 33420
[02/16 00:33:59   2885s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:33:59   2886s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6952.5M, EPOCH TIME: 1771223639.873504
[02/16 00:33:59   2886s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33504).
[02/16 00:33:59   2886s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:59   2886s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:59   2886s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:33:59   2886s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.287, REAL:0.067, MEM:6984.5M, EPOCH TIME: 1771223639.940630
[02/16 00:33:59   2886s] *** maximum move = 3.24 um ***
[02/16 00:33:59   2886s] *** Finished re-routing un-routed nets (6984.5M) ***
[02/16 00:34:00   2886s] OPERPROF: Starting DPlace-Init at level 1, MEM:6984.5M, EPOCH TIME: 1771223640.005386
[02/16 00:34:00   2886s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6984.5M, EPOCH TIME: 1771223640.005929
[02/16 00:34:00   2886s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6984.5M, EPOCH TIME: 1771223640.006977
[02/16 00:34:00   2886s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6984.5M, EPOCH TIME: 1771223640.034764
[02/16 00:34:00   2886s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:00   2886s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:00   2886s] 
[02/16 00:34:00   2886s] 
[02/16 00:34:00   2886s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:34:00   2886s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.042, MEM:6984.5M, EPOCH TIME: 1771223640.077062
[02/16 00:34:00   2886s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6984.5M, EPOCH TIME: 1771223640.077188
[02/16 00:34:00   2886s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6984.5M, EPOCH TIME: 1771223640.077347
[02/16 00:34:00   2886s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6984.5M, EPOCH TIME: 1771223640.085214
[02/16 00:34:00   2886s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:6984.5M, EPOCH TIME: 1771223640.085848
[02/16 00:34:00   2886s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.081, MEM:6984.5M, EPOCH TIME: 1771223640.085996
[02/16 00:34:00   2886s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:34:00   2887s] 
[02/16 00:34:00   2887s] *** Finish Physical Update (cpu=0:00:04.4 real=0:00:02.0 mem=6984.5M) ***
[02/16 00:34:00   2887s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:34:00   2887s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 33504
[02/16 00:34:00   2887s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.30
[02/16 00:34:00   2887s] *** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:19.5/0:00:07.0 (2.8), totSession cpu/real = 0:48:07.2/0:16:51.0 (2.9), mem = 6984.5M
[02/16 00:34:00   2887s] 
[02/16 00:34:00   2887s] =============================================================================================
[02/16 00:34:00   2887s]  Step TAT Report : AreaOpt #3 / optDesign #1                                    23.14-s088_1
[02/16 00:34:00   2887s] =============================================================================================
[02/16 00:34:00   2887s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:34:00   2887s] ---------------------------------------------------------------------------------------------
[02/16 00:34:00   2887s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:34:00   2887s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:34:00   2887s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:34:00   2887s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:34:00   2887s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:34:00   2887s] [ OptimizationStep       ]      1   0:00:01.4  (  20.4 % )     0:00:03.9 /  0:00:14.0    3.6
[02/16 00:34:00   2887s] [ OptSingleIteration     ]      6   0:00:00.3  (   3.9 % )     0:00:02.5 /  0:00:12.6    5.0
[02/16 00:34:00   2887s] [ OptGetWeight           ]    344   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[02/16 00:34:00   2887s] [ OptEval                ]    344   0:00:01.7  (  23.8 % )     0:00:01.7 /  0:00:11.1    6.7
[02/16 00:34:00   2887s] [ OptCommit              ]    344   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/16 00:34:00   2887s] [ PostCommitDelayUpdate  ]    347   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.4
[02/16 00:34:00   2887s] [ IncrDelayCalc          ]     49   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.4    1.5
[02/16 00:34:00   2887s] [ RefinePlace            ]      1   0:00:02.0  (  28.9 % )     0:00:02.1 /  0:00:04.4    2.2
[02/16 00:34:00   2887s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.4
[02/16 00:34:00   2887s] [ IncrTimingUpdate       ]     11   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.8    3.9
[02/16 00:34:00   2887s] [ MISC                   ]          0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.4    1.1
[02/16 00:34:00   2887s] ---------------------------------------------------------------------------------------------
[02/16 00:34:00   2887s]  AreaOpt #3 TOTAL                   0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:19.5    2.8
[02/16 00:34:00   2887s] ---------------------------------------------------------------------------------------------
[02/16 00:34:00   2887s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33504
[02/16 00:34:00   2887s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6856.5M, EPOCH TIME: 1771223640.261356
[02/16 00:34:00   2887s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:34:00   2887s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:00   2887s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:00   2887s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:00   2887s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.250, REAL:0.056, MEM:6856.5M, EPOCH TIME: 1771223640.317767
[02/16 00:34:00   2887s] End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:07, mem=6856.49M, totSessionCpu=0:48:08).
[02/16 00:34:00   2887s] Begin: Collecting metrics
[02/16 00:34:00   2887s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 | 0:00:05  |        6711 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 | 0:00:08  |        6711 |      |     |
| area_reclaiming_2       |     0.010 |    0.010 |         0 |        0 |       56.94 | 0:00:59  |        6856 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |       56.94 | 0:00:08  |        6856 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:34:00   2887s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4119.8M, current mem=3998.2M)

[02/16 00:34:00   2887s] End: Collecting metrics
[02/16 00:34:00   2887s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:48:07.9/0:16:51.5 (2.9), mem = 6856.5M
[02/16 00:34:00   2887s] Starting local wire reclaim
[02/16 00:34:00   2887s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6856.5M, EPOCH TIME: 1771223640.682714
[02/16 00:34:00   2887s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6856.5M, EPOCH TIME: 1771223640.682822
[02/16 00:34:00   2887s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6856.5M, EPOCH TIME: 1771223640.682906
[02/16 00:34:00   2887s] Processing tracks to init pin-track alignment.
[02/16 00:34:00   2887s] z: 1, totalTracks: 0
[02/16 00:34:00   2887s] z: 3, totalTracks: 1
[02/16 00:34:00   2887s] z: 5, totalTracks: 1
[02/16 00:34:00   2887s] z: 7, totalTracks: 1
[02/16 00:34:00   2887s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:34:00   2887s] #spOpts: rpCkHalo=4 
[02/16 00:34:00   2887s] Initializing Route Infrastructure for color support ...
[02/16 00:34:00   2887s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6856.5M, EPOCH TIME: 1771223640.683153
[02/16 00:34:00   2887s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6856.5M, EPOCH TIME: 1771223640.683720
[02/16 00:34:00   2887s] Route Infrastructure Initialized for color support successfully.
[02/16 00:34:00   2887s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6856.5M, EPOCH TIME: 1771223640.710581
[02/16 00:34:00   2887s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:00   2887s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:00   2887s] Processing tracks to init pin-track alignment.
[02/16 00:34:00   2887s] z: 1, totalTracks: 0
[02/16 00:34:00   2887s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:34:00   2887s] z: 3, totalTracks: 1
[02/16 00:34:00   2887s] z: 5, totalTracks: 1
[02/16 00:34:00   2887s] z: 7, totalTracks: 1
[02/16 00:34:00   2887s] 
[02/16 00:34:00   2887s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:34:00   2887s] 
[02/16 00:34:00   2887s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:34:00   2887s] 
[02/16 00:34:00   2887s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:34:00   2887s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.039, REAL:0.033, MEM:6856.5M, EPOCH TIME: 1771223640.743241
[02/16 00:34:00   2887s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6856.5M, EPOCH TIME: 1771223640.743374
[02/16 00:34:00   2887s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6856.5M, EPOCH TIME: 1771223640.743612
[02/16 00:34:00   2887s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6856.5MB).
[02/16 00:34:00   2887s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.075, REAL:0.068, MEM:6856.5M, EPOCH TIME: 1771223640.751392
[02/16 00:34:00   2887s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.075, REAL:0.069, MEM:6856.5M, EPOCH TIME: 1771223640.751463
[02/16 00:34:00   2887s] TDRefine: refinePlace mode is spiral
[02/16 00:34:00   2887s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:34:00   2887s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.15
[02/16 00:34:00   2887s] OPERPROF:   Starting Refine-Place at level 2, MEM:6856.5M, EPOCH TIME: 1771223640.755753
[02/16 00:34:00   2887s] *** Starting refinePlace (0:48:08 mem=6856.5M) ***
[02/16 00:34:00   2887s] Total net bbox length = 4.916e+05 (1.862e+05 3.054e+05) (ext = 3.047e+04)
[02/16 00:34:00   2887s] 
[02/16 00:34:00   2887s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:34:00   2887s] 
[02/16 00:34:00   2887s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:34:00   2887s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6856.5M, EPOCH TIME: 1771223640.791417
[02/16 00:34:00   2887s] # Found 84 legal fixed insts to color.
[02/16 00:34:00   2887s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.002, REAL:0.002, MEM:6856.5M, EPOCH TIME: 1771223640.793468
[02/16 00:34:00   2888s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6856.5M, EPOCH TIME: 1771223640.837705
[02/16 00:34:00   2888s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.003, REAL:0.003, MEM:6856.5M, EPOCH TIME: 1771223640.840774
[02/16 00:34:00   2888s] Set min layer with design mode ( 2 )
[02/16 00:34:00   2888s] Set max layer with design mode ( 7 )
[02/16 00:34:00   2888s] Set min layer with design mode ( 2 )
[02/16 00:34:00   2888s] Set max layer with design mode ( 7 )
[02/16 00:34:00   2888s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6856.5M, EPOCH TIME: 1771223640.858667
[02/16 00:34:00   2888s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.005, REAL:0.005, MEM:6856.5M, EPOCH TIME: 1771223640.863558
[02/16 00:34:00   2888s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6856.5M, EPOCH TIME: 1771223640.863875
[02/16 00:34:00   2888s] Starting refinePlace ...
[02/16 00:34:00   2888s] Set min layer with design mode ( 2 )
[02/16 00:34:00   2888s] Set max layer with design mode ( 7 )
[02/16 00:34:00   2888s] One DDP V2 for no tweak run.
[02/16 00:34:00   2888s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:6856.5M, EPOCH TIME: 1771223640.892844
[02/16 00:34:01   2888s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:6984.5M, EPOCH TIME: 1771223641.012626
[02/16 00:34:01   2888s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:6984.5M, EPOCH TIME: 1771223641.014549
[02/16 00:34:01   2888s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:6984.5M, EPOCH TIME: 1771223641.014620
[02/16 00:34:01   2888s] MP Top (33420): mp=1.050. U=0.568.
[02/16 00:34:01   2888s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.016, REAL:0.016, MEM:6984.5M, EPOCH TIME: 1771223641.028736
[02/16 00:34:01   2888s] [Pin padding] pin density ratio 0.45
[02/16 00:34:01   2888s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:6984.5M, EPOCH TIME: 1771223641.034177
[02/16 00:34:01   2888s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:6984.5M, EPOCH TIME: 1771223641.034251
[02/16 00:34:01   2888s] OPERPROF:             Starting InitSKP at level 7, MEM:6984.5M, EPOCH TIME: 1771223641.034767
[02/16 00:34:01   2888s] no activity file in design. spp won't run.
[02/16 00:34:01   2888s] no activity file in design. spp won't run.
[02/16 00:34:03   2893s] *** Finished SKP initialization (cpu=0:00:05.6, real=0:00:02.0)***
[02/16 00:34:03   2893s] OPERPROF:             Finished InitSKP at level 7, CPU:5.629, REAL:2.677, MEM:7048.5M, EPOCH TIME: 1771223643.712095
[02/16 00:34:03   2893s] Wait...
[02/16 00:34:04   2895s] Timing cost in AAE based: 7914119.8403966976329684
[02/16 00:34:04   2895s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:6.963, REAL:3.154, MEM:7088.5M, EPOCH TIME: 1771223644.188458
[02/16 00:34:04   2895s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:6.969, REAL:3.160, MEM:7088.5M, EPOCH TIME: 1771223644.193727
[02/16 00:34:04   2895s] SKP cleared!
[02/16 00:34:04   2895s] AAE Timing clean up.
[02/16 00:34:04   2895s] Tweakage: fix icg 1, fix clk 0.
[02/16 00:34:04   2895s] Tweakage: density cost 1, scale 0.4.
[02/16 00:34:04   2895s] Tweakage: activity cost 0, scale 1.0.
[02/16 00:34:04   2895s] Tweakage: timing cost on, scale 1.0.
[02/16 00:34:04   2895s] Tweakage: congestion cost on, scale 1.0.
[02/16 00:34:04   2895s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6984.5M, EPOCH TIME: 1771223644.231860
[02/16 00:34:04   2895s] Cut to 4 partitions.
[02/16 00:34:04   2895s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:6984.5M, EPOCH TIME: 1771223644.276232
[02/16 00:34:05   2897s] Tweakage swap 557 pairs.
[02/16 00:34:06   2898s] Tweakage swap 379 pairs.
[02/16 00:34:07   2900s] Tweakage swap 480 pairs.
[02/16 00:34:08   2902s] Tweakage swap 352 pairs.
[02/16 00:34:09   2904s] Tweakage swap 58 pairs.
[02/16 00:34:10   2905s] Tweakage swap 63 pairs.
[02/16 00:34:11   2907s] Tweakage swap 69 pairs.
[02/16 00:34:12   2909s] Tweakage swap 48 pairs.
[02/16 00:34:13   2911s] Tweakage swap 8 pairs.
[02/16 00:34:14   2912s] Tweakage swap 10 pairs.
[02/16 00:34:15   2914s] Tweakage swap 14 pairs.
[02/16 00:34:16   2916s] Tweakage swap 10 pairs.
[02/16 00:34:17   2918s] Tweakage swap 338 pairs.
[02/16 00:34:18   2920s] Tweakage swap 251 pairs.
[02/16 00:34:19   2922s] Tweakage swap 307 pairs.
[02/16 00:34:20   2923s] Tweakage swap 211 pairs.
[02/16 00:34:20   2924s] Cleanup congestion map
[02/16 00:34:20   2924s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:20   2924s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:20   2924s] High layer ICDP is OFF.
[02/16 00:34:20   2924s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:20   2924s] Starting Early Global Route supply map. mem = 6984.5M
[02/16 00:34:20   2924s] (I)      Initializing eGR engine (regular)
[02/16 00:34:20   2924s] Set min layer with design mode ( 2 )
[02/16 00:34:20   2924s] Set max layer with design mode ( 7 )
[02/16 00:34:20   2924s] (I)      clean place blk overflow:
[02/16 00:34:20   2924s] (I)      H : enabled 1.00 0
[02/16 00:34:20   2924s] (I)      V : enabled 1.00 0
[02/16 00:34:20   2924s] (I)      Initializing eGR engine (regular)
[02/16 00:34:20   2924s] Set min layer with design mode ( 2 )
[02/16 00:34:20   2924s] Set max layer with design mode ( 7 )
[02/16 00:34:20   2924s] (I)      clean place blk overflow:
[02/16 00:34:20   2924s] (I)      H : enabled 1.00 0
[02/16 00:34:20   2924s] (I)      V : enabled 1.00 0
[02/16 00:34:20   2924s] (I)      Started Early Global Route kernel ( Curr Mem: 5.94 MB )
[02/16 00:34:20   2924s] (I)      Running eGR Regular flow
[02/16 00:34:20   2924s] (I)      # wire layers (front) : 11
[02/16 00:34:20   2924s] (I)      # wire layers (back)  : 0
[02/16 00:34:20   2924s] (I)      min wire layer : 1
[02/16 00:34:20   2924s] (I)      max wire layer : 10
[02/16 00:34:20   2924s] (I)      # cut layers (front) : 10
[02/16 00:34:20   2924s] (I)      # cut layers (back)  : 0
[02/16 00:34:20   2924s] (I)      min cut layer : 1
[02/16 00:34:20   2924s] (I)      max cut layer : 9
[02/16 00:34:20   2924s] (I)      ================================ Layers ================================
[02/16 00:34:20   2924s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:34:20   2924s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:34:20   2924s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:34:20   2924s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:34:20   2924s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:34:20   2924s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:34:20   2924s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:34:20   2924s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:34:20   2924s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:34:20   2924s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:34:20   2924s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:34:20   2924s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:34:20   2924s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:34:20   2924s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:34:20   2924s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:34:20   2924s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:34:20   2924s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:34:20   2924s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:34:20   2924s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:34:20   2924s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:34:21   2924s] Finished Early Global Route supply map. mem = 6984.5M
[02/16 00:34:21   2924s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:21   2924s] icdp demand smooth ratio : 0.835946
[02/16 00:34:21   2924s] Cleanup congestion map
[02/16 00:34:21   2924s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:21   2925s] Cleanup congestion map
[02/16 00:34:21   2925s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:21   2925s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:21   2925s] High layer ICDP is OFF.
[02/16 00:34:21   2925s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:21   2925s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:21   2926s] icdp demand smooth ratio : 0.835715
[02/16 00:34:21   2926s] Cleanup congestion map
[02/16 00:34:21   2926s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:22   2926s] Cleanup congestion map
[02/16 00:34:22   2926s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:22   2926s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:22   2926s] High layer ICDP is OFF.
[02/16 00:34:22   2926s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:22   2927s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:22   2927s] icdp demand smooth ratio : 0.835626
[02/16 00:34:22   2927s] Cleanup congestion map
[02/16 00:34:22   2927s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:22   2928s] Cleanup congestion map
[02/16 00:34:22   2928s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:22   2928s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:22   2928s] High layer ICDP is OFF.
[02/16 00:34:22   2928s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:22   2928s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:22   2928s] icdp demand smooth ratio : 0.835531
[02/16 00:34:22   2928s] Cleanup congestion map
[02/16 00:34:22   2928s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:23   2930s] Tweakage swap 43 pairs.
[02/16 00:34:25   2932s] Tweakage swap 28 pairs.
[02/16 00:34:25   2934s] Tweakage swap 61 pairs.
[02/16 00:34:27   2935s] Tweakage swap 29 pairs.
[02/16 00:34:27   2936s] Cleanup congestion map
[02/16 00:34:27   2936s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:27   2936s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:27   2936s] High layer ICDP is OFF.
[02/16 00:34:27   2936s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:27   2936s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:27   2936s] icdp demand smooth ratio : 0.835331
[02/16 00:34:27   2936s] Cleanup congestion map
[02/16 00:34:27   2936s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:27   2937s] Cleanup congestion map
[02/16 00:34:27   2937s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:27   2937s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:27   2937s] High layer ICDP is OFF.
[02/16 00:34:27   2937s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:27   2937s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:27   2937s] icdp demand smooth ratio : 0.835322
[02/16 00:34:27   2937s] Cleanup congestion map
[02/16 00:34:27   2937s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:28   2938s] Cleanup congestion map
[02/16 00:34:28   2938s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:28   2938s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:28   2938s] High layer ICDP is OFF.
[02/16 00:34:28   2938s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:28   2938s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:28   2939s] icdp demand smooth ratio : 0.835307
[02/16 00:34:28   2939s] Cleanup congestion map
[02/16 00:34:28   2939s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:28   2939s] Cleanup congestion map
[02/16 00:34:28   2939s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:28   2939s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:28   2939s] High layer ICDP is OFF.
[02/16 00:34:28   2939s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:28   2940s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:28   2940s] icdp demand smooth ratio : 0.835284
[02/16 00:34:28   2940s] Cleanup congestion map
[02/16 00:34:28   2940s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:29   2942s] Tweakage swap 5 pairs.
[02/16 00:34:30   2944s] Tweakage swap 8 pairs.
[02/16 00:34:31   2945s] Tweakage swap 9 pairs.
[02/16 00:34:32   2947s] Tweakage swap 6 pairs.
[02/16 00:34:32   2947s] Cleanup congestion map
[02/16 00:34:32   2947s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:32   2947s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:32   2948s] High layer ICDP is OFF.
[02/16 00:34:32   2948s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:32   2948s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:33   2948s] icdp demand smooth ratio : 0.835278
[02/16 00:34:33   2948s] Cleanup congestion map
[02/16 00:34:33   2948s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:33   2949s] Cleanup congestion map
[02/16 00:34:33   2949s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:33   2949s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:33   2949s] High layer ICDP is OFF.
[02/16 00:34:33   2949s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:33   2949s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:33   2949s] icdp demand smooth ratio : 0.835277
[02/16 00:34:33   2949s] Cleanup congestion map
[02/16 00:34:33   2949s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:33   2950s] Cleanup congestion map
[02/16 00:34:33   2950s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:33   2950s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:33   2950s] High layer ICDP is OFF.
[02/16 00:34:33   2950s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:33   2950s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:33   2950s] icdp demand smooth ratio : 0.835277
[02/16 00:34:33   2950s] Cleanup congestion map
[02/16 00:34:33   2950s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:34   2951s] Cleanup congestion map
[02/16 00:34:34   2951s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/16 00:34:34   2951s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/16 00:34:34   2951s] High layer ICDP is OFF.
[02/16 00:34:34   2951s] icdpInitRowCol for systolic_top_ARRAY_SIZE8: nrRow 82 -> 82, nrCol 82 -> 82
[02/16 00:34:34   2951s] icdp deduct supply (H , V) = 20 , 20
[02/16 00:34:34   2952s] icdp demand smooth ratio : 0.835274
[02/16 00:34:34   2952s] Cleanup congestion map
[02/16 00:34:34   2952s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/16 00:34:34   2952s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:57.267, REAL:30.322, MEM:6984.5M, EPOCH TIME: 1771223674.597755
[02/16 00:34:34   2952s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:57.315, REAL:30.370, MEM:6984.5M, EPOCH TIME: 1771223674.601837
[02/16 00:34:34   2952s] Cleanup congestion map
[02/16 00:34:34   2952s] Call icdpEval cleanup ...
[02/16 00:34:34   2952s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:64.487, REAL:33.724, MEM:6856.5M, EPOCH TIME: 1771223674.616773
[02/16 00:34:34   2952s] Move report: Congestion aware Tweak moves 3215 insts, mean move: 2.72 um, max move: 20.95 um 
[02/16 00:34:34   2952s] 	Max move on inst (FE_OFC3609_u_array_b_wire_6__1__5): (229.54, 35.35) --> (247.25, 38.59)
[02/16 00:34:34   2952s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:01:04, real=0:00:34.0, mem=6856.5mb) @(0:48:08 - 0:49:13).
[02/16 00:34:34   2952s] Cleanup congestion map
[02/16 00:34:34   2952s] 
[02/16 00:34:34   2952s]  === Spiral for Logical I: (movable: 33420) ===
[02/16 00:34:34   2952s] 
[02/16 00:34:34   2952s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:34:35   2955s] 
[02/16 00:34:35   2955s]  Info: 0 filler has been deleted!
[02/16 00:34:35   2955s] Move report: legalization moves 1 insts, mean move: 0.22 um, max move: 0.22 um spiral
[02/16 00:34:35   2955s] 	Max move on inst (u_array_gen_row[2].gen_col[2].u_pe_csa_tree_ADD_TC_OP_groupi_g2507): (200.16, 126.07) --> (200.38, 126.07)
[02/16 00:34:35   2955s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:01.0)
[02/16 00:34:35   2955s] [CPU] RefinePlace/Commit (cpu=0:00:01.7, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:34:35   2955s] [CPU] RefinePlace/Legalization (cpu=0:00:02.9, real=0:00:01.0, mem=6824.5MB) @(0:49:13 - 0:49:15).
[02/16 00:34:35   2955s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:34:35   2955s] Move report: Detail placement moves 3216 insts, mean move: 2.72 um, max move: 20.95 um 
[02/16 00:34:35   2955s] 	Max move on inst (FE_OFC3609_u_array_b_wire_6__1__5): (229.54, 35.35) --> (247.25, 38.59)
[02/16 00:34:35   2955s] 	Runtime: CPU: 0:01:07 REAL: 0:00:35.0 MEM: 6824.5MB
[02/16 00:34:35   2955s] Statistics of distance of Instance movement in refine placement:
[02/16 00:34:35   2955s]   maximum (X+Y) =        20.95 um
[02/16 00:34:35   2955s]   inst (FE_OFC3609_u_array_b_wire_6__1__5) with max move: (229.536, 35.352) -> (247.248, 38.592)
[02/16 00:34:35   2955s]   mean    (X+Y) =         2.72 um
[02/16 00:34:35   2955s] Total instances flipped for legalization: 28
[02/16 00:34:35   2955s] Summary Report:
[02/16 00:34:35   2955s] Instances move: 3216 (out of 33420 movable)
[02/16 00:34:35   2955s] Instances flipped: 28
[02/16 00:34:35   2955s] Mean displacement: 2.72 um
[02/16 00:34:35   2955s] Max displacement: 20.95 um (Instance: FE_OFC3609_u_array_b_wire_6__1__5) (229.536, 35.352) -> (247.248, 38.592)
[02/16 00:34:35   2955s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB1xp67_ASAP7_75t_SL
[02/16 00:34:35   2955s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:34:35   2955s] Total instances moved : 3216
[02/16 00:34:35   2955s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:67.477, REAL:34.806, MEM:6824.5M, EPOCH TIME: 1771223675.670358
[02/16 00:34:35   2955s] Total net bbox length = 4.905e+05 (1.857e+05 3.048e+05) (ext = 3.045e+04)
[02/16 00:34:35   2955s] Runtime: CPU: 0:01:08 REAL: 0:00:35.0 MEM: 6824.5MB
[02/16 00:34:35   2955s] [CPU] RefinePlace/total (cpu=0:01:08, real=0:00:35.0, mem=6824.5MB) @(0:48:08 - 0:49:16).
[02/16 00:34:35   2955s] *** Finished refinePlace (0:49:16 mem=6824.5M) ***
[02/16 00:34:35   2955s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.15
[02/16 00:34:35   2955s] OPERPROF:   Finished Refine-Place at level 2, CPU:67.626, REAL:34.957, MEM:6824.5M, EPOCH TIME: 1771223675.712462
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 20.95 um
RPlace-Summary:     Max move: inst FE_OFC3609_u_array_b_wire_6__1__5 cell HB1xp67_ASAP7_75t_SL loc (229.54, 35.35) -> (247.25, 38.59)
RPlace-Summary:     Average move dist: 2.72
RPlace-Summary:     Number of inst moved: 3216
RPlace-Summary:     Number of movable inst: 33420
[02/16 00:34:35   2955s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:34:35   2955s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6824.5M, EPOCH TIME: 1771223675.720394
[02/16 00:34:35   2955s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33504).
[02/16 00:34:35   2955s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:35   2955s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:35   2955s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:35   2955s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.322, REAL:0.080, MEM:6856.5M, EPOCH TIME: 1771223675.800715
[02/16 00:34:35   2955s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:68.035, REAL:35.118, MEM:6856.5M, EPOCH TIME: 1771223675.800842
[02/16 00:34:35   2955s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:01:08.0/0:00:35.1 (1.9), totSession cpu/real = 0:49:15.9/0:17:26.6 (2.8), mem = 6856.5M
[02/16 00:34:35   2955s] 
[02/16 00:34:35   2955s] =============================================================================================
[02/16 00:34:35   2955s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.14-s088_1
[02/16 00:34:35   2955s] =============================================================================================
[02/16 00:34:35   2955s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:34:35   2955s] ---------------------------------------------------------------------------------------------
[02/16 00:34:35   2955s] [ RefinePlace            ]      1   0:00:35.0  (  99.5 % )     0:00:35.0 /  0:01:07.6    1.9
[02/16 00:34:35   2955s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:34:35   2955s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:34:35   2955s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.3    3.5
[02/16 00:34:35   2955s] ---------------------------------------------------------------------------------------------
[02/16 00:34:35   2955s]  LocalWireReclaim #1 TOTAL          0:00:35.1  ( 100.0 % )     0:00:35.1 /  0:01:08.0    1.9
[02/16 00:34:35   2955s] ---------------------------------------------------------------------------------------------
[02/16 00:34:35   2955s] Begin: Collecting metrics
[02/16 00:34:36   2956s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 | 0:00:05  |        6711 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 | 0:00:08  |        6711 |      |     |
| area_reclaiming_2       |     0.010 |    0.010 |         0 |        0 |       56.94 | 0:00:59  |        6856 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |       56.94 | 0:00:08  |        6856 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:35  |        6856 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:34:36   2956s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4153.4M, current mem=3978.5M)

[02/16 00:34:36   2956s] End: Collecting metrics
[02/16 00:34:36   2956s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:34:36   2956s] #################################################################################
[02/16 00:34:36   2956s] # Design Stage: PreRoute
[02/16 00:34:36   2956s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:34:36   2956s] # Design Mode: 45nm
[02/16 00:34:36   2956s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:34:36   2956s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:34:36   2956s] # Signoff Settings: SI Off 
[02/16 00:34:36   2956s] #################################################################################
[02/16 00:34:38   2963s] Calculate delays in Single mode...
[02/16 00:34:38   2963s] Topological Sorting (REAL = 0:00:00.0, MEM = 6756.9M, InitMEM = 6756.9M)
[02/16 00:34:38   2963s] Start delay calculation (fullDC) (8 T). (MEM=3922.88)
[02/16 00:34:38   2964s] End AAE Lib Interpolated Model. (MEM=3934.339844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:34:43   2993s] Total number of fetched objects 35559
[02/16 00:34:44   2994s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:01.0)
[02/16 00:34:44   2994s] End delay calculation. (MEM=3941.07 CPU=0:00:27.1 REAL=0:00:05.0)
[02/16 00:34:44   2994s] End delay calculation (fullDC). (MEM=3941.07 CPU=0:00:31.1 REAL=0:00:06.0)
[02/16 00:34:44   2994s] *** CDM Built up (cpu=0:00:38.1  real=0:00:08.0  mem= 6736.5M) ***
[02/16 00:34:45   3001s] eGR doReRoute: optGuide
[02/16 00:34:45   3001s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6768.5M, EPOCH TIME: 1771223685.703947
[02/16 00:34:45   3001s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:45   3001s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:45   3001s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:34:45   3001s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:45   3001s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:34:45   3001s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:6768.5M, EPOCH TIME: 1771223685.709877
[02/16 00:34:45   3001s] {MMLU 0 85 35559}
[02/16 00:34:45   3001s] [oiLAM] Zs 7, 11
[02/16 00:34:45   3001s] ### Creating LA Mngr. totSessionCpu=0:50:02 mem=6768.5M
[02/16 00:34:45   3001s] ### Creating LA Mngr, finished. totSessionCpu=0:50:02 mem=6768.5M
[02/16 00:34:45   3001s] Running pre-eGR process
[02/16 00:34:45   3001s] Set min layer with design mode ( 2 )
[02/16 00:34:45   3001s] Set max layer with design mode ( 7 )
[02/16 00:34:45   3001s] Set min layer with design mode ( 2 )
[02/16 00:34:45   3001s] Set max layer with design mode ( 7 )
[02/16 00:34:45   3001s] (I)      Started Import and model ( Curr Mem: 5.61 MB )
[02/16 00:34:46   3002s] (I)      == Non-default Options ==
[02/16 00:34:46   3002s] (I)      Maximum routing layer                              : 7
[02/16 00:34:46   3002s] (I)      Top routing layer                                  : 7
[02/16 00:34:46   3002s] (I)      Number of threads                                  : 8
[02/16 00:34:46   3002s] (I)      Route tie net to shape                             : auto
[02/16 00:34:46   3002s] (I)      Method to set GCell size                           : row
[02/16 00:34:46   3002s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:34:46   3002s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:34:46   3002s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:34:46   3002s] Removed 1 out of boundary tracks from layer 2
[02/16 00:34:46   3002s] Removed 1 out of boundary tracks from layer 2
[02/16 00:34:46   3002s] Removed 1 out of boundary tracks from layer 2
[02/16 00:34:46   3002s] Removed 1 out of boundary tracks from layer 2
[02/16 00:34:46   3002s] Removed 1 out of boundary tracks from layer 2
[02/16 00:34:46   3002s] Removed 1 out of boundary tracks from layer 2
[02/16 00:34:46   3002s] (I)      ============== Pin Summary ==============
[02/16 00:34:46   3002s] (I)      +-------+--------+---------+------------+
[02/16 00:34:46   3002s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:34:46   3002s] (I)      +-------+--------+---------+------------+
[02/16 00:34:46   3002s] (I)      |     1 | 110357 |   86.83 |        Pin |
[02/16 00:34:46   3002s] (I)      |     2 |  16740 |   13.17 |        Pin |
[02/16 00:34:46   3002s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:34:46   3002s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:34:46   3002s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:34:46   3002s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:34:46   3002s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:34:46   3002s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:34:46   3002s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:34:46   3002s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:34:46   3002s] (I)      +-------+--------+---------+------------+
[02/16 00:34:46   3002s] (I)      Custom ignore net properties:
[02/16 00:34:46   3002s] (I)      1 : NotLegal
[02/16 00:34:46   3002s] (I)      Default ignore net properties:
[02/16 00:34:46   3002s] (I)      1 : Special
[02/16 00:34:46   3002s] (I)      2 : Analog
[02/16 00:34:46   3002s] (I)      3 : Fixed
[02/16 00:34:46   3002s] (I)      4 : Skipped
[02/16 00:34:46   3002s] (I)      5 : MixedSignal
[02/16 00:34:46   3002s] (I)      Prerouted net properties:
[02/16 00:34:46   3002s] (I)      1 : NotLegal
[02/16 00:34:46   3002s] (I)      2 : Special
[02/16 00:34:46   3002s] (I)      3 : Analog
[02/16 00:34:46   3002s] (I)      4 : Fixed
[02/16 00:34:46   3002s] (I)      5 : Skipped
[02/16 00:34:46   3002s] (I)      6 : MixedSignal
[02/16 00:34:46   3002s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:34:46   3002s] (I)      Use row-based GCell size
[02/16 00:34:46   3002s] (I)      Use row-based GCell align
[02/16 00:34:46   3002s] (I)      layer 0 area = 170496
[02/16 00:34:46   3002s] (I)      layer 1 area = 170496
[02/16 00:34:46   3002s] (I)      layer 2 area = 170496
[02/16 00:34:46   3002s] (I)      layer 3 area = 512000
[02/16 00:34:46   3002s] (I)      layer 4 area = 512000
[02/16 00:34:46   3002s] (I)      layer 5 area = 560000
[02/16 00:34:46   3002s] (I)      layer 6 area = 560000
[02/16 00:34:46   3002s] (I)      GCell unit size   : 4320
[02/16 00:34:46   3002s] (I)      GCell multiplier  : 1
[02/16 00:34:46   3002s] (I)      GCell row height  : 4320
[02/16 00:34:46   3002s] (I)      Actual row height : 4320
[02/16 00:34:46   3002s] (I)      GCell align ref   : 24768 24768
[02/16 00:34:46   3002s] missing default track structure on layer 1
[02/16 00:34:46   3002s] [NR-eGR] Track table information for default rule: 
[02/16 00:34:46   3002s] [NR-eGR] M1 has no routable track
[02/16 00:34:46   3002s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:34:46   3002s] [NR-eGR] M3 has single uniform track structure
[02/16 00:34:46   3002s] [NR-eGR] M4 has single uniform track structure
[02/16 00:34:46   3002s] [NR-eGR] M5 has single uniform track structure
[02/16 00:34:46   3002s] [NR-eGR] M6 has single uniform track structure
[02/16 00:34:46   3002s] [NR-eGR] M7 has single uniform track structure
[02/16 00:34:46   3002s] [NR-eGR] M8 has single uniform track structure
[02/16 00:34:46   3002s] [NR-eGR] M9 has single uniform track structure
[02/16 00:34:46   3002s] [NR-eGR] Pad has single uniform track structure
[02/16 00:34:46   3002s] (I)      ============== Default via ===============
[02/16 00:34:46   3002s] (I)      +---+------------------+-----------------+
[02/16 00:34:46   3002s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:34:46   3002s] (I)      +---+------------------+-----------------+
[02/16 00:34:46   3002s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:34:46   3002s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:34:46   3002s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:34:46   3002s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:34:46   3002s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:34:46   3002s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:34:46   3002s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:34:46   3002s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:34:46   3002s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:34:46   3002s] (I)      +---+------------------+-----------------+
[02/16 00:34:46   3002s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:34:46   3002s] [NR-eGR] Read 1667 PG shapes
[02/16 00:34:46   3002s] [NR-eGR] Read 0 clock shapes
[02/16 00:34:46   3002s] [NR-eGR] Read 0 other shapes
[02/16 00:34:46   3002s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:34:46   3002s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:34:46   3002s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:34:46   3002s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:34:46   3002s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:34:46   3002s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:34:46   3002s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:34:46   3002s] [NR-eGR] #Other Blockages    : 0
[02/16 00:34:46   3002s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:34:46   3002s] [NR-eGR] #prerouted nets         : 85
[02/16 00:34:46   3002s] [NR-eGR] #prerouted special nets : 0
[02/16 00:34:46   3002s] [NR-eGR] #prerouted wires        : 14985
[02/16 00:34:46   3002s] [NR-eGR] Read 33914 nets ( ignored 85 )
[02/16 00:34:46   3002s] (I)        Front-side 33914 ( ignored 85 )
[02/16 00:34:46   3002s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:34:46   3002s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:34:46   3002s] (I)      handle routing halo
[02/16 00:34:46   3002s] (I)      Reading macro buffers
[02/16 00:34:46   3002s] (I)      Number of macro buffers: 0
[02/16 00:34:46   3002s] (I)      early_global_route_priority property id does not exist.
[02/16 00:34:46   3002s] (I)      Read Num Blocks=46499  Num Prerouted Wires=14985  Num CS=0
[02/16 00:34:46   3002s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 7877
[02/16 00:34:46   3002s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 5115
[02/16 00:34:46   3002s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 1475
[02/16 00:34:46   3002s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 451
[02/16 00:34:46   3002s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 67
[02/16 00:34:46   3002s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:34:46   3002s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:34:46   3002s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:34:46   3002s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:34:46   3002s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:34:46   3002s] (I)      Number of ignored nets                =     85
[02/16 00:34:46   3002s] (I)      Number of connected nets              =      0
[02/16 00:34:46   3002s] (I)      Number of fixed nets                  =     85.  Ignored: Yes
[02/16 00:34:46   3002s] (I)      Number of clock nets                  =     85.  Ignored: No
[02/16 00:34:46   3002s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:34:46   3002s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:34:46   3002s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:34:46   3002s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:34:46   3002s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:34:46   3002s] (I)      Ndr track 0 does not exist
[02/16 00:34:46   3002s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:34:46   3002s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:34:46   3002s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:34:46   3002s] (I)      Site width          :   864  (dbu)
[02/16 00:34:46   3002s] (I)      Row height          :  4320  (dbu)
[02/16 00:34:46   3002s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:34:46   3002s] (I)      GCell width         :  4320  (dbu)
[02/16 00:34:46   3002s] (I)      GCell height        :  4320  (dbu)
[02/16 00:34:46   3002s] (I)      Grid                :   343   343     7
[02/16 00:34:46   3002s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:34:46   3002s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:34:46   3002s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:34:46   3002s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:34:46   3002s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:34:46   3002s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:34:46   3002s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:34:46   3002s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:34:46   3002s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:34:46   3002s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:34:46   3002s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:34:46   3002s] (I)      --------------------------------------------------------
[02/16 00:34:46   3002s] 
[02/16 00:34:46   3002s] [NR-eGR] ============ Routing rule table ============
[02/16 00:34:46   3002s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 33829
[02/16 00:34:46   3002s] [NR-eGR] ========================================
[02/16 00:34:46   3002s] [NR-eGR] 
[02/16 00:34:46   3002s] (I)      ==== NDR : (Default) ====
[02/16 00:34:46   3002s] (I)      +--------------+--------+
[02/16 00:34:46   3002s] (I)      |           ID |      0 |
[02/16 00:34:46   3002s] (I)      |      Default |    yes |
[02/16 00:34:46   3002s] (I)      |  Clk Special |     no |
[02/16 00:34:46   3002s] (I)      | Hard spacing |     no |
[02/16 00:34:46   3002s] (I)      |    NDR track | (none) |
[02/16 00:34:46   3002s] (I)      |      NDR via | (none) |
[02/16 00:34:46   3002s] (I)      |  Extra space |      0 |
[02/16 00:34:46   3002s] (I)      |      Shields |      0 |
[02/16 00:34:46   3002s] (I)      |   Demand (H) |      1 |
[02/16 00:34:46   3002s] (I)      |   Demand (V) |      1 |
[02/16 00:34:46   3002s] (I)      |        #Nets |  33829 |
[02/16 00:34:46   3002s] (I)      +--------------+--------+
[02/16 00:34:46   3002s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:34:46   3002s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:34:46   3002s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:34:46   3002s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:34:46   3002s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:34:46   3002s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:34:46   3002s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:34:46   3002s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:34:46   3002s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:34:46   3002s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:34:46   3002s] (I)      =============== Blocked Tracks ===============
[02/16 00:34:46   3002s] (I)      +-------+---------+----------+---------------+
[02/16 00:34:46   3002s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:34:46   3002s] (I)      +-------+---------+----------+---------------+
[02/16 00:34:46   3002s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:34:46   3002s] (I)      |     2 |  821828 |   149696 |        18.22% |
[02/16 00:34:46   3002s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:34:46   3002s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:34:46   3002s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:34:46   3002s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:34:46   3002s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:34:46   3002s] (I)      +-------+---------+----------+---------------+
[02/16 00:34:46   3002s] (I)      Finished Import and model ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 5.63 MB )
[02/16 00:34:46   3002s] (I)      Delete wires for 33829 nets (async)
[02/16 00:34:46   3002s] (I)      Reset routing kernel
[02/16 00:34:46   3002s] (I)      Started Global Routing ( Curr Mem: 5.63 MB )
[02/16 00:34:46   3002s] (I)      totalPins=121192  totalGlobalPin=120303 (99.27%)
[02/16 00:34:46   3002s] (I)      ================= Net Group Info =================
[02/16 00:34:46   3002s] (I)      +----+----------------+--------------+-----------+
[02/16 00:34:46   3002s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:34:46   3002s] (I)      +----+----------------+--------------+-----------+
[02/16 00:34:46   3002s] (I)      |  1 |          33829 |        M2(2) |     M7(7) |
[02/16 00:34:46   3002s] (I)      +----+----------------+--------------+-----------+
[02/16 00:34:46   3002s] (I)      total 2D Cap : 3362994 = (1538996 H, 1823998 V)
[02/16 00:34:46   3002s] (I)      total 2D Demand : 55188 = (26653 H, 28535 V)
[02/16 00:34:46   3002s] (I)      init route region map
[02/16 00:34:46   3002s] (I)      #blocked GCells = 0
[02/16 00:34:46   3002s] (I)      #regions = 1
[02/16 00:34:46   3002s] (I)      init safety region map
[02/16 00:34:46   3002s] (I)      #blocked GCells = 0
[02/16 00:34:46   3002s] (I)      #regions = 1
[02/16 00:34:46   3002s] [NR-eGR] Layer group 1: route 33829 net(s) in layer range [2, 7]
[02/16 00:34:46   3002s] (I)      
[02/16 00:34:46   3002s] (I)      ============  Phase 1a Route ============
[02/16 00:34:46   3003s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:34:46   3003s] (I)      Usage: 507684 = (197849 H, 309835 V) = (12.86% H, 16.99% V) = (2.137e+05um H, 3.346e+05um V)
[02/16 00:34:46   3003s] (I)      
[02/16 00:34:46   3003s] (I)      ============  Phase 1b Route ============
[02/16 00:34:46   3003s] (I)      Usage: 507745 = (197878 H, 309867 V) = (12.86% H, 16.99% V) = (2.137e+05um H, 3.347e+05um V)
[02/16 00:34:46   3003s] (I)      Overflow of layer group 1: 0.07% H + 0.01% V. EstWL: 5.483646e+05um
[02/16 00:34:46   3003s] (I)      Congestion metric : 0.09%H 0.01%V, 0.10%HV
[02/16 00:34:46   3003s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:34:46   3003s] (I)      
[02/16 00:34:46   3003s] (I)      ============  Phase 1c Route ============
[02/16 00:34:46   3003s] (I)      Level2 Grid: 69 x 69
[02/16 00:34:46   3003s] (I)      Usage: 507745 = (197878 H, 309867 V) = (12.86% H, 16.99% V) = (2.137e+05um H, 3.347e+05um V)
[02/16 00:34:46   3003s] (I)      
[02/16 00:34:46   3003s] (I)      ============  Phase 1d Route ============
[02/16 00:34:47   3004s] (I)      Usage: 507830 = (197911 H, 309919 V) = (12.86% H, 16.99% V) = (2.137e+05um H, 3.347e+05um V)
[02/16 00:34:47   3004s] (I)      
[02/16 00:34:47   3004s] (I)      ============  Phase 1e Route ============
[02/16 00:34:47   3004s] (I)      Usage: 507830 = (197911 H, 309919 V) = (12.86% H, 16.99% V) = (2.137e+05um H, 3.347e+05um V)
[02/16 00:34:47   3004s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 5.484564e+05um
[02/16 00:34:47   3004s] (I)      
[02/16 00:34:47   3004s] (I)      ============  Phase 1l Route ============
[02/16 00:34:47   3006s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:34:47   3006s] (I)      Layer  2:     697639    161592       442           0      879795    ( 0.00%) 
[02/16 00:34:47   3006s] (I)      Layer  3:     851401    225518       101           0      879795    ( 0.00%) 
[02/16 00:34:47   3006s] (I)      Layer  4:     444567     81279       904       52132      607714    ( 7.90%) 
[02/16 00:34:47   3006s] (I)      Layer  5:     560538     93917         1           0      659846    ( 0.00%) 
[02/16 00:34:47   3006s] (I)      Layer  6:     408851     38573         5       10079      484806    ( 2.04%) 
[02/16 00:34:47   3006s] (I)      Layer  7:     409109     30517         4       10083      484802    ( 2.04%) 
[02/16 00:34:47   3006s] (I)      Total:       3372105    631396      1457       72292     3996756    ( 1.78%) 
[02/16 00:34:47   3006s] (I)      
[02/16 00:34:47   3006s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:34:47   3006s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:34:47   3006s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:34:47   3006s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/16 00:34:47   3006s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:34:47   3006s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:34:47   3006s] [NR-eGR]      M2 ( 2)       355( 0.30%)        14( 0.01%)   ( 0.31%) 
[02/16 00:34:47   3006s] [NR-eGR]      M3 ( 3)        83( 0.07%)         3( 0.00%)   ( 0.07%) 
[02/16 00:34:47   3006s] [NR-eGR]      M4 ( 4)       663( 0.61%)        19( 0.02%)   ( 0.63%) 
[02/16 00:34:47   3006s] [NR-eGR]      M5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:34:47   3006s] [NR-eGR]      M6 ( 6)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:34:47   3006s] [NR-eGR]      M7 ( 7)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:34:47   3006s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:34:47   3006s] [NR-eGR]        Total      1111( 0.16%)        36( 0.01%)   ( 0.17%) 
[02/16 00:34:47   3006s] [NR-eGR] 
[02/16 00:34:47   3006s] (I)      Finished Global Routing ( CPU: 4.00 sec, Real: 1.23 sec, Curr Mem: 5.65 MB )
[02/16 00:34:47   3006s] (I)      Updating congestion map
[02/16 00:34:47   3006s] (I)      total 2D Cap : 3385437 = (1559959 H, 1825478 V)
[02/16 00:34:47   3006s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[02/16 00:34:47   3006s] (I)      Running track assignment and export wires
[02/16 00:34:47   3006s] (I)      ============= Track Assignment ============
[02/16 00:34:47   3006s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.64 MB )
[02/16 00:34:47   3006s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/16 00:34:47   3006s] (I)      Run Multi-thread track assignment
[02/16 00:34:47   3007s] (I)      Finished Track Assignment (8T) ( CPU: 1.30 sec, Real: 0.21 sec, Curr Mem: 5.68 MB )
[02/16 00:34:47   3007s] (I)      Started Export ( Curr Mem: 5.68 MB )
[02/16 00:34:48   3008s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/16 00:34:48   3008s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/16 00:34:48   3008s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:34:48   3008s] [NR-eGR]              Length (um)    Vias 
[02/16 00:34:48   3008s] [NR-eGR] ---------------------------------
[02/16 00:34:48   3008s] [NR-eGR]  M1   (1V)             0  110359 
[02/16 00:34:48   3008s] [NR-eGR]  M2   (2H)        124993  183373 
[02/16 00:34:48   3008s] [NR-eGR]  M3   (3V)        220793   25615 
[02/16 00:34:48   3008s] [NR-eGR]  M4   (4H)         70158   10283 
[02/16 00:34:48   3008s] [NR-eGR]  M5   (5V)         96630    5570 
[02/16 00:34:48   3008s] [NR-eGR]  M6   (6H)         39384    1375 
[02/16 00:34:48   3008s] [NR-eGR]  M7   (7V)         33015       0 
[02/16 00:34:48   3008s] [NR-eGR]  M8   (8H)             0       0 
[02/16 00:34:48   3008s] [NR-eGR]  M9   (9V)             0       0 
[02/16 00:34:48   3008s] [NR-eGR]  Pad  (10H)            0       0 
[02/16 00:34:48   3008s] [NR-eGR] ---------------------------------
[02/16 00:34:48   3008s] [NR-eGR]       Total       584973  336575 
[02/16 00:34:48   3008s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:34:48   3008s] [NR-eGR] Total half perimeter of net bounding box: 490501um
[02/16 00:34:48   3008s] [NR-eGR] Total length: 584973um, number of vias: 336575
[02/16 00:34:48   3008s] [NR-eGR] --------------------------------------------------------------------------
[02/16 00:34:48   3008s] (I)      == Layer wire length by net rule ==
[02/16 00:34:48   3008s] (I)                    Default 
[02/16 00:34:48   3008s] (I)      ----------------------
[02/16 00:34:48   3008s] (I)       M1   (1V)        0um 
[02/16 00:34:48   3008s] (I)       M2   (2H)   124993um 
[02/16 00:34:48   3008s] (I)       M3   (3V)   220793um 
[02/16 00:34:48   3008s] (I)       M4   (4H)    70158um 
[02/16 00:34:48   3008s] (I)       M5   (5V)    96630um 
[02/16 00:34:48   3008s] (I)       M6   (6H)    39384um 
[02/16 00:34:48   3008s] (I)       M7   (7V)    33015um 
[02/16 00:34:48   3008s] (I)       M8   (8H)        0um 
[02/16 00:34:48   3008s] (I)       M9   (9V)        0um 
[02/16 00:34:48   3008s] (I)       Pad  (10H)       0um 
[02/16 00:34:48   3008s] (I)      ----------------------
[02/16 00:34:48   3008s] (I)            Total  584973um 
[02/16 00:34:48   3008s] (I)      == Layer via count by net rule ==
[02/16 00:34:48   3008s] (I)                   Default 
[02/16 00:34:48   3008s] (I)      ---------------------
[02/16 00:34:48   3008s] (I)       M1   (1V)    110359 
[02/16 00:34:48   3008s] (I)       M2   (2H)    183373 
[02/16 00:34:48   3008s] (I)       M3   (3V)     25615 
[02/16 00:34:48   3008s] (I)       M4   (4H)     10283 
[02/16 00:34:48   3008s] (I)       M5   (5V)      5570 
[02/16 00:34:48   3008s] (I)       M6   (6H)      1375 
[02/16 00:34:48   3008s] (I)       M7   (7V)         0 
[02/16 00:34:48   3008s] (I)       M8   (8H)         0 
[02/16 00:34:48   3008s] (I)       M9   (9V)         0 
[02/16 00:34:48   3008s] (I)       Pad  (10H)        0 
[02/16 00:34:48   3008s] (I)      ---------------------
[02/16 00:34:48   3008s] (I)            Total   336575 
[02/16 00:34:49   3009s] (I)      Finished Export ( CPU: 1.90 sec, Real: 1.25 sec, Curr Mem: 5.55 MB )
[02/16 00:34:49   3009s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[02/16 00:34:49   3009s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:34:49   3009s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.81 sec, Real: 3.30 sec, Curr Mem: 5.55 MB )
[02/16 00:34:49   3009s] [NR-eGR] Finished Early Global Route ( CPU: 7.85 sec, Real: 3.35 sec, Curr Mem: 5.49 MB )
[02/16 00:34:49   3009s] (I)      ========================================= Runtime Summary ==========================================
[02/16 00:34:49   3009s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/16 00:34:49   3009s] (I)      ----------------------------------------------------------------------------------------------------
[02/16 00:34:49   3009s] (I)       Early Global Route                             100.00%  973.86 sec  977.21 sec  3.35 sec  7.85 sec 
[02/16 00:34:49   3009s] (I)       +-Early Global Route kernel                     98.73%  973.87 sec  977.17 sec  3.30 sec  7.81 sec 
[02/16 00:34:49   3009s] (I)       | +-Import and model                            15.51%  973.87 sec  974.39 sec  0.52 sec  0.52 sec 
[02/16 00:34:49   3009s] (I)       | | +-Create place DB                            6.59%  973.87 sec  974.09 sec  0.22 sec  0.22 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Import place data                        6.59%  973.87 sec  974.09 sec  0.22 sec  0.22 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Read instances and placement           1.42%  973.87 sec  973.92 sec  0.05 sec  0.05 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Read nets                              5.11%  973.92 sec  974.09 sec  0.17 sec  0.17 sec 
[02/16 00:34:49   3009s] (I)       | | +-Create route DB                            8.46%  974.09 sec  974.37 sec  0.28 sec  0.28 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Import route data (8T)                   8.44%  974.09 sec  974.37 sec  0.28 sec  0.28 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Read blockages ( Layer 2-7 )           0.88%  974.14 sec  974.17 sec  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Read routing blockages               0.00%  974.14 sec  974.14 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Read bump blockages                  0.00%  974.14 sec  974.14 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Read instance blockages              0.79%  974.14 sec  974.17 sec  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Read PG blockages                    0.04%  974.17 sec  974.17 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  974.17 sec  974.17 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Read clock blockages                 0.00%  974.17 sec  974.17 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Read other blockages                 0.00%  974.17 sec  974.17 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Read halo blockages                  0.02%  974.17 sec  974.17 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Read boundary cut boxes              0.00%  974.17 sec  974.17 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Read blackboxes                        0.00%  974.17 sec  974.17 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Read prerouted                         0.26%  974.17 sec  974.18 sec  0.01 sec  0.01 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Read nets                              0.77%  974.18 sec  974.21 sec  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Set up via pillars                     0.85%  974.23 sec  974.26 sec  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Initialize 3D grid graph               0.11%  974.26 sec  974.26 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Model blockage capacity                2.49%  974.27 sec  974.36 sec  0.08 sec  0.08 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Initialize 3D capacity               2.28%  974.27 sec  974.35 sec  0.08 sec  0.08 sec 
[02/16 00:34:49   3009s] (I)       | | +-Read aux data                              0.00%  974.37 sec  974.37 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | +-Others data preparation                    0.00%  974.37 sec  974.37 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | +-Create route kernel                        0.29%  974.37 sec  974.38 sec  0.01 sec  0.01 sec 
[02/16 00:34:49   3009s] (I)       | +-Global Routing                              36.74%  974.39 sec  975.62 sec  1.23 sec  4.00 sec 
[02/16 00:34:49   3009s] (I)       | | +-Initialization                             1.20%  974.39 sec  974.43 sec  0.04 sec  0.04 sec 
[02/16 00:34:49   3009s] (I)       | | +-Net group 1                               34.16%  974.44 sec  975.58 sec  1.14 sec  3.91 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Generate topology (8T)                   1.08%  974.44 sec  974.47 sec  0.04 sec  0.19 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Phase 1a                                 7.18%  974.54 sec  974.78 sec  0.24 sec  0.69 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Pattern routing (8T)                   5.38%  974.54 sec  974.72 sec  0.18 sec  0.63 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.96%  974.73 sec  974.76 sec  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Add via demand to 2D                   0.78%  974.76 sec  974.78 sec  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Phase 1b                                 4.62%  974.78 sec  974.94 sec  0.15 sec  0.20 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Monotonic routing (8T)                 1.49%  974.78 sec  974.83 sec  0.05 sec  0.10 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Phase 1c                                 0.86%  974.94 sec  974.97 sec  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Two level Routing                      0.86%  974.94 sec  974.97 sec  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Two Level Routing (Regular)          0.67%  974.94 sec  974.96 sec  0.02 sec  0.02 sec 
[02/16 00:34:49   3009s] (I)       | | | | | +-Two Level Routing (Strong)           0.13%  974.96 sec  974.97 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Phase 1d                                 5.59%  974.97 sec  975.16 sec  0.19 sec  0.94 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Detoured routing (8T)                  5.58%  974.97 sec  975.15 sec  0.19 sec  0.94 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Phase 1e                                 0.04%  975.16 sec  975.16 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Route legalization                     0.00%  975.16 sec  975.16 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Phase 1l                                12.60%  975.16 sec  975.58 sec  0.42 sec  1.80 sec 
[02/16 00:34:49   3009s] (I)       | | | | +-Layer assignment (8T)                 12.15%  975.17 sec  975.58 sec  0.41 sec  1.78 sec 
[02/16 00:34:49   3009s] (I)       | +-Export cong map                              2.17%  975.62 sec  975.69 sec  0.07 sec  0.07 sec 
[02/16 00:34:49   3009s] (I)       | | +-Export 2D cong map                         0.66%  975.67 sec  975.69 sec  0.02 sec  0.02 sec 
[02/16 00:34:49   3009s] (I)       | +-Extract Global 3D Wires                      0.62%  975.70 sec  975.72 sec  0.02 sec  0.02 sec 
[02/16 00:34:49   3009s] (I)       | +-Track Assignment (8T)                        6.18%  975.72 sec  975.92 sec  0.21 sec  1.30 sec 
[02/16 00:34:49   3009s] (I)       | | +-Initialization                             0.11%  975.72 sec  975.72 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | | +-Track Assignment Kernel                    6.00%  975.72 sec  975.92 sec  0.20 sec  1.29 sec 
[02/16 00:34:49   3009s] (I)       | | +-Free Memory                                0.00%  975.92 sec  975.92 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)       | +-Export                                      37.24%  975.92 sec  977.17 sec  1.25 sec  1.90 sec 
[02/16 00:34:49   3009s] (I)       | | +-Export DB wires                            6.65%  975.92 sec  976.15 sec  0.22 sec  0.72 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Export all nets (8T)                     5.29%  975.94 sec  976.12 sec  0.18 sec  0.57 sec 
[02/16 00:34:49   3009s] (I)       | | | +-Set wire vias (8T)                       0.76%  976.12 sec  976.15 sec  0.03 sec  0.12 sec 
[02/16 00:34:49   3009s] (I)       | | +-Report wirelength                          9.19%  976.15 sec  976.46 sec  0.31 sec  0.31 sec 
[02/16 00:34:49   3009s] (I)       | | +-Update net boxes                           1.36%  976.46 sec  976.50 sec  0.05 sec  0.25 sec 
[02/16 00:34:49   3009s] (I)       | | +-Update timing                             19.31%  976.50 sec  977.15 sec  0.65 sec  0.60 sec 
[02/16 00:34:49   3009s] (I)       | +-Postprocess design                           0.04%  977.17 sec  977.17 sec  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)      ======================= Summary by functions ========================
[02/16 00:34:49   3009s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:34:49   3009s] (I)      ---------------------------------------------------------------------
[02/16 00:34:49   3009s] (I)        0  Early Global Route                  100.00%  3.35 sec  7.85 sec 
[02/16 00:34:49   3009s] (I)        1  Early Global Route kernel            98.73%  3.30 sec  7.81 sec 
[02/16 00:34:49   3009s] (I)        2  Export                               37.24%  1.25 sec  1.90 sec 
[02/16 00:34:49   3009s] (I)        2  Global Routing                       36.74%  1.23 sec  4.00 sec 
[02/16 00:34:49   3009s] (I)        2  Import and model                     15.51%  0.52 sec  0.52 sec 
[02/16 00:34:49   3009s] (I)        2  Track Assignment (8T)                 6.18%  0.21 sec  1.30 sec 
[02/16 00:34:49   3009s] (I)        2  Export cong map                       2.17%  0.07 sec  0.07 sec 
[02/16 00:34:49   3009s] (I)        2  Extract Global 3D Wires               0.62%  0.02 sec  0.02 sec 
[02/16 00:34:49   3009s] (I)        2  Postprocess design                    0.04%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        3  Net group 1                          34.16%  1.14 sec  3.91 sec 
[02/16 00:34:49   3009s] (I)        3  Update timing                        19.31%  0.65 sec  0.60 sec 
[02/16 00:34:49   3009s] (I)        3  Report wirelength                     9.19%  0.31 sec  0.31 sec 
[02/16 00:34:49   3009s] (I)        3  Create route DB                       8.46%  0.28 sec  0.28 sec 
[02/16 00:34:49   3009s] (I)        3  Export DB wires                       6.65%  0.22 sec  0.72 sec 
[02/16 00:34:49   3009s] (I)        3  Create place DB                       6.59%  0.22 sec  0.22 sec 
[02/16 00:34:49   3009s] (I)        3  Track Assignment Kernel               6.00%  0.20 sec  1.29 sec 
[02/16 00:34:49   3009s] (I)        3  Update net boxes                      1.36%  0.05 sec  0.25 sec 
[02/16 00:34:49   3009s] (I)        3  Initialization                        1.31%  0.04 sec  0.04 sec 
[02/16 00:34:49   3009s] (I)        3  Export 2D cong map                    0.66%  0.02 sec  0.02 sec 
[02/16 00:34:49   3009s] (I)        3  Create route kernel                   0.29%  0.01 sec  0.01 sec 
[02/16 00:34:49   3009s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        4  Phase 1l                             12.60%  0.42 sec  1.80 sec 
[02/16 00:34:49   3009s] (I)        4  Import route data (8T)                8.44%  0.28 sec  0.28 sec 
[02/16 00:34:49   3009s] (I)        4  Phase 1a                              7.18%  0.24 sec  0.69 sec 
[02/16 00:34:49   3009s] (I)        4  Import place data                     6.59%  0.22 sec  0.22 sec 
[02/16 00:34:49   3009s] (I)        4  Phase 1d                              5.59%  0.19 sec  0.94 sec 
[02/16 00:34:49   3009s] (I)        4  Export all nets (8T)                  5.29%  0.18 sec  0.57 sec 
[02/16 00:34:49   3009s] (I)        4  Phase 1b                              4.62%  0.15 sec  0.20 sec 
[02/16 00:34:49   3009s] (I)        4  Generate topology (8T)                1.08%  0.04 sec  0.19 sec 
[02/16 00:34:49   3009s] (I)        4  Phase 1c                              0.86%  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)        4  Set wire vias (8T)                    0.76%  0.03 sec  0.12 sec 
[02/16 00:34:49   3009s] (I)        4  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        5  Layer assignment (8T)                12.15%  0.41 sec  1.78 sec 
[02/16 00:34:49   3009s] (I)        5  Read nets                             5.87%  0.20 sec  0.20 sec 
[02/16 00:34:49   3009s] (I)        5  Detoured routing (8T)                 5.58%  0.19 sec  0.94 sec 
[02/16 00:34:49   3009s] (I)        5  Pattern routing (8T)                  5.38%  0.18 sec  0.63 sec 
[02/16 00:34:49   3009s] (I)        5  Model blockage capacity               2.49%  0.08 sec  0.08 sec 
[02/16 00:34:49   3009s] (I)        5  Monotonic routing (8T)                1.49%  0.05 sec  0.10 sec 
[02/16 00:34:49   3009s] (I)        5  Read instances and placement          1.42%  0.05 sec  0.05 sec 
[02/16 00:34:49   3009s] (I)        5  Pattern Routing Avoiding Blockages    0.96%  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)        5  Read blockages ( Layer 2-7 )          0.88%  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)        5  Two level Routing                     0.86%  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)        5  Set up via pillars                    0.85%  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)        5  Add via demand to 2D                  0.78%  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)        5  Read prerouted                        0.26%  0.01 sec  0.01 sec 
[02/16 00:34:49   3009s] (I)        5  Initialize 3D grid graph              0.11%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        6  Initialize 3D capacity                2.28%  0.08 sec  0.08 sec 
[02/16 00:34:49   3009s] (I)        6  Read instance blockages               0.79%  0.03 sec  0.03 sec 
[02/16 00:34:49   3009s] (I)        6  Two Level Routing (Regular)           0.67%  0.02 sec  0.02 sec 
[02/16 00:34:49   3009s] (I)        6  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        6  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[02/16 00:34:49   3009s] Running post-eGR process
[02/16 00:34:49   3009s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33504 and nets=36485 using extraction engine 'preRoute' .
[02/16 00:34:49   3009s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:34:49   3009s] RC Extraction called in multi-corner(1) mode.
[02/16 00:34:49   3009s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:34:49   3009s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:34:49   3009s] RCMode: PreRoute
[02/16 00:34:49   3009s]       RC Corner Indexes            0   
[02/16 00:34:49   3009s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:34:49   3009s] Resistance Scaling Factor    : 1.00000 
[02/16 00:34:49   3009s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:34:49   3009s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:34:49   3009s] Shrink Factor                : 1.00000
[02/16 00:34:49   3009s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:34:49   3009s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:34:49   3009s] Updating RC Grid density data for preRoute extraction ...
[02/16 00:34:49   3009s] eee: pegSigSF=1.070000
[02/16 00:34:49   3009s] Initializing multi-corner resistance tables ...
[02/16 00:34:49   3009s] eee: Grid unit RC data computation started
[02/16 00:34:49   3009s] eee: Grid unit RC data computation completed
[02/16 00:34:49   3009s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:34:49   3009s] eee: l=2 avDens=0.155135 usedTrk=11600.182426 availTrk=74775.000000 sigTrk=11600.182426
[02/16 00:34:49   3009s] eee: l=3 avDens=0.256082 usedTrk=22355.990660 availTrk=87300.000000 sigTrk=22355.990660
[02/16 00:34:49   3009s] eee: l=4 avDens=0.136371 usedTrk=8806.161085 availTrk=64575.000000 sigTrk=8806.161085
[02/16 00:34:49   3009s] eee: l=5 avDens=0.164286 usedTrk=8973.088886 availTrk=54618.750000 sigTrk=8973.088886
[02/16 00:34:49   3009s] eee: l=6 avDens=0.089263 usedTrk=3682.934857 availTrk=41259.375000 sigTrk=3682.934857
[02/16 00:34:49   3009s] eee: l=7 avDens=0.078250 usedTrk=3093.198935 availTrk=39529.687500 sigTrk=3093.198935
[02/16 00:34:49   3009s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:34:49   3009s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:34:49   3009s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:34:49   3009s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:34:49   3010s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:34:49   3010s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.242716 uaWl=1.000000 uaWlH=0.407300 aWlH=0.000000 lMod=0 pMax=0.876100 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:34:49   3010s] eee: NetCapCache creation started. (Current Mem: 6758.945M) 
[02/16 00:34:49   3010s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 6758.945M) 
[02/16 00:34:49   3010s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:34:49   3010s] eee: Metal Layers Info:
[02/16 00:34:49   3010s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:34:49   3010s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:34:49   3010s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:34:49   3010s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:34:49   3010s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:34:49   3010s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:34:49   3010s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:34:49   3010s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:34:49   3010s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:34:49   3010s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:34:49   3010s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:34:49   3010s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:34:49   3010s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:34:49   3010s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:34:49   3010s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:34:49   3010s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:34:49   3010s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:34:50   3010s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 6758.945M)
[02/16 00:34:51   3012s] Compute RC Scale Done ...
[02/16 00:34:51   3012s] OPERPROF: Starting HotSpotCal at level 1, MEM:6758.9M, EPOCH TIME: 1771223691.824078
[02/16 00:34:51   3012s] [hotspot] +------------+---------------+---------------+
[02/16 00:34:51   3012s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:34:51   3012s] [hotspot] +------------+---------------+---------------+
[02/16 00:34:51   3012s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:34:51   3012s] [hotspot] +------------+---------------+---------------+
[02/16 00:34:51   3012s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:34:51   3012s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:34:51   3012s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.017, REAL:0.010, MEM:6758.9M, EPOCH TIME: 1771223691.833957
[02/16 00:34:51   3012s] Begin: Collecting metrics
[02/16 00:34:52   3012s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 |            |              | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 |            |              | 0:00:05  |        6711 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 |            |              | 0:00:08  |        6711 |      |     |
| area_reclaiming_2       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:59  |        6856 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:08  |        6856 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6856 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6759 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:34:52   3012s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3954.0M, current mem=3780.3M)

[02/16 00:34:52   3012s] End: Collecting metrics
[02/16 00:34:52   3012s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[02/16 00:34:52   3012s] Begin: GigaOpt Route Type Constraints Refinement
[02/16 00:34:52   3012s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:50:12.6/0:17:42.9 (2.8), mem = 6758.9M
[02/16 00:34:52   3012s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.31
[02/16 00:34:52   3012s] ### Creating RouteCongInterface, started
[02/16 00:34:52   3012s] 
[02/16 00:34:52   3012s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/16 00:34:52   3012s] 
[02/16 00:34:52   3012s] #optDebug: {0, 1.000}
[02/16 00:34:52   3012s] ### Creating RouteCongInterface, finished
[02/16 00:34:52   3012s] Updated routing constraints on 0 nets.
[02/16 00:34:52   3012s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.31
[02/16 00:34:52   3012s] Bottom Preferred Layer:
[02/16 00:34:52   3012s] +-----------+------------+----------+
[02/16 00:34:52   3012s] |   Layer   |    CLK     |   Rule   |
[02/16 00:34:52   3012s] +-----------+------------+----------+
[02/16 00:34:52   3012s] | M3 (z=3)  |         85 | default  |
[02/16 00:34:52   3012s] +-----------+------------+----------+
[02/16 00:34:52   3012s] Via Pillar Rule:
[02/16 00:34:52   3012s]     None
[02/16 00:34:52   3012s] Finished writing unified metrics of routing constraints.
[02/16 00:34:52   3012s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.2), totSession cpu/real = 0:50:12.9/0:17:43.2 (2.8), mem = 6758.9M
[02/16 00:34:52   3012s] 
[02/16 00:34:52   3012s] =============================================================================================
[02/16 00:34:52   3012s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.14-s088_1
[02/16 00:34:52   3012s] =============================================================================================
[02/16 00:34:52   3012s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:34:52   3012s] ---------------------------------------------------------------------------------------------
[02/16 00:34:52   3012s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  94.6 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:34:52   3012s] [ MISC                   ]          0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.1    2.8
[02/16 00:34:52   3012s] ---------------------------------------------------------------------------------------------
[02/16 00:34:52   3012s]  CongRefineRouteType #2 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.2
[02/16 00:34:52   3012s] ---------------------------------------------------------------------------------------------
[02/16 00:34:52   3012s] End: GigaOpt Route Type Constraints Refinement
[02/16 00:34:52   3012s] Begin: Collecting metrics
[02/16 00:34:52   3013s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 |            |              | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 |            |              | 0:00:05  |        6711 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 |            |              | 0:00:08  |        6711 |      |     |
| area_reclaiming_2       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:59  |        6856 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:08  |        6856 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6856 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6759 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6759 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:34:52   3013s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3781.8M, current mem=3781.8M)

[02/16 00:34:52   3013s] End: Collecting metrics
[02/16 00:34:52   3013s] skip EGR on cluster skew clock nets.
[02/16 00:34:52   3013s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[02/16 00:34:52   3013s]                                            # bool, default=false, private
[02/16 00:34:52   3013s] Starting delay calculation for Setup views
[02/16 00:34:52   3013s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:34:52   3013s] #################################################################################
[02/16 00:34:52   3013s] # Design Stage: PreRoute
[02/16 00:34:52   3013s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:34:52   3013s] # Design Mode: 45nm
[02/16 00:34:52   3013s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:34:52   3013s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:34:52   3013s] # Signoff Settings: SI Off 
[02/16 00:34:52   3013s] #################################################################################
[02/16 00:34:53   3019s] Calculate delays in Single mode...
[02/16 00:34:54   3020s] Topological Sorting (REAL = 0:00:01.0, MEM = 6756.9M, InitMEM = 6756.9M)
[02/16 00:34:54   3020s] Start delay calculation (fullDC) (8 T). (MEM=3888.02)
[02/16 00:34:54   3020s] End AAE Lib Interpolated Model. (MEM=3899.546875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:34:58   3048s] Total number of fetched objects 35559
[02/16 00:34:58   3049s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[02/16 00:34:58   3049s] End delay calculation. (MEM=3919.07 CPU=0:00:25.9 REAL=0:00:03.0)
[02/16 00:34:58   3049s] End delay calculation (fullDC). (MEM=3919.07 CPU=0:00:29.3 REAL=0:00:04.0)
[02/16 00:34:58   3049s] *** CDM Built up (cpu=0:00:35.9  real=0:00:06.0  mem= 6736.5M) ***
[02/16 00:34:59   3053s] *** Done Building Timing Graph (cpu=0:00:39.8 real=0:00:07.0 totSessionCpu=0:50:53 mem=6736.5M)
[02/16 00:35:00   3055s] Begin: GigaOpt postEco DRV Optimization
[02/16 00:35:00   3055s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[02/16 00:35:00   3055s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:50:55.9/0:17:50.9 (2.9), mem = 6736.5M
[02/16 00:35:00   3056s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:35:00   3056s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:35:00   3056s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.32
[02/16 00:35:01   3056s] 
[02/16 00:35:01   3056s] Active Setup views: view_tt 
[02/16 00:35:01   3056s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:35:01   3056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:01   3056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:01   3056s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6736.5M, EPOCH TIME: 1771223701.062460
[02/16 00:35:01   3056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:01   3056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:01   3056s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6736.5M, EPOCH TIME: 1771223701.064590
[02/16 00:35:01   3056s] Max number of tech site patterns supported in site array is 256.
[02/16 00:35:01   3056s] Core basic site is asap7sc7p5t
[02/16 00:35:01   3056s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:35:01   3056s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:35:01   3056s] Fast DP-INIT is on for default
[02/16 00:35:01   3056s] Atter site array init, number of instance map data is 0.
[02/16 00:35:01   3056s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.061, REAL:0.038, MEM:6768.5M, EPOCH TIME: 1771223701.102264
[02/16 00:35:01   3056s] 
[02/16 00:35:01   3056s] 
[02/16 00:35:01   3056s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:01   3056s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.086, REAL:0.063, MEM:6768.5M, EPOCH TIME: 1771223701.125262
[02/16 00:35:01   3056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:35:01   3056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:01   3056s] [oiPhyDebug] optDemand 1165571389440.00, spDemand 1165571389440.00.
[02/16 00:35:01   3056s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33504
[02/16 00:35:01   3056s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:35:01   3056s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:50:57 mem=6768.5M
[02/16 00:35:01   3056s] OPERPROF: Starting DPlace-Init at level 1, MEM:6768.5M, EPOCH TIME: 1771223701.154386
[02/16 00:35:01   3056s] Processing tracks to init pin-track alignment.
[02/16 00:35:01   3056s] z: 1, totalTracks: 0
[02/16 00:35:01   3056s] z: 3, totalTracks: 1
[02/16 00:35:01   3056s] z: 5, totalTracks: 1
[02/16 00:35:01   3056s] z: 7, totalTracks: 1
[02/16 00:35:01   3056s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:35:01   3056s] #spOpts: rpCkHalo=4 
[02/16 00:35:01   3056s] Initializing Route Infrastructure for color support ...
[02/16 00:35:01   3056s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6768.5M, EPOCH TIME: 1771223701.154708
[02/16 00:35:01   3056s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6768.5M, EPOCH TIME: 1771223701.155461
[02/16 00:35:01   3056s] Route Infrastructure Initialized for color support successfully.
[02/16 00:35:01   3056s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6768.5M, EPOCH TIME: 1771223701.189513
[02/16 00:35:01   3056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:01   3056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:01   3056s] 
[02/16 00:35:01   3056s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:35:01   3056s] 
[02/16 00:35:01   3056s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:01   3056s] 
[02/16 00:35:01   3056s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:35:01   3056s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.041, MEM:6768.5M, EPOCH TIME: 1771223701.230362
[02/16 00:35:01   3056s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6768.5M, EPOCH TIME: 1771223701.230557
[02/16 00:35:01   3056s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6768.5M, EPOCH TIME: 1771223701.230803
[02/16 00:35:01   3056s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6768.5MB).
[02/16 00:35:01   3056s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.088, MEM:6768.5M, EPOCH TIME: 1771223701.242191
[02/16 00:35:01   3057s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:35:01   3057s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33504
[02/16 00:35:01   3057s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:50:57 mem=6768.5M
[02/16 00:35:01   3057s] ### Creating RouteCongInterface, started
[02/16 00:35:01   3057s] 
[02/16 00:35:01   3057s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/16 00:35:01   3057s] 
[02/16 00:35:01   3057s] #optDebug: {0, 1.000}
[02/16 00:35:01   3057s] ### Creating RouteCongInterface, finished
[02/16 00:35:01   3057s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:01   3057s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:01   3057s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:35:01   3057s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:35:01   3057s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:01   3057s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:01   3057s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:35:01   3057s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:35:02   3060s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:35:02   3060s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:35:02   3060s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:35:03   3060s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:35:03   3060s] AoF 799.1053um
[02/16 00:35:03   3061s] [GPS-DRV] Optimizer inputs ============================= 
[02/16 00:35:03   3061s] [GPS-DRV] drvFixingStage: Small Scale
[02/16 00:35:03   3061s] [GPS-DRV] costLowerBound: 0.1
[02/16 00:35:03   3061s] [GPS-DRV] setupTNSCost  : 1
[02/16 00:35:03   3061s] [GPS-DRV] maxIter       : 3
[02/16 00:35:03   3061s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/16 00:35:03   3061s] [GPS-DRV] Optimizer parameters ============================= 
[02/16 00:35:03   3061s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/16 00:35:03   3061s] [GPS-DRV] maxDensity (design): 0.95
[02/16 00:35:03   3061s] [GPS-DRV] maxLocalDensity: 0.98
[02/16 00:35:03   3061s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/16 00:35:03   3061s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 799.105um x 1
[02/16 00:35:03   3061s] [GPS-DRV] isCPECostingOn: false
[02/16 00:35:03   3061s] [GPS-DRV] All active and enabled setup views
[02/16 00:35:03   3061s] [GPS-DRV]     view_tt
[02/16 00:35:03   3061s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:35:03   3061s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:35:03   3061s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/16 00:35:03   3061s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/16 00:35:03   3061s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/16 00:35:03   3061s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6896.5M, EPOCH TIME: 1771223703.109836
[02/16 00:35:03   3061s] Found 0 hard placement blockage before merging.
[02/16 00:35:03   3061s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6896.5M, EPOCH TIME: 1771223703.110578
[02/16 00:35:03   3061s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[02/16 00:35:03   3061s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/16 00:35:03   3061s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:35:03   3061s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/16 00:35:03   3061s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:35:03   3061s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/16 00:35:03   3061s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:35:03   3062s] Info: violation cost 12.011052 (cap = 1.928238, tran = 10.082813, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:35:03   3062s] |    10|   357|    -0.06|    21|    21|    -0.01|     0|     0|     0|     0|    -0.02|    -0.12|       0|       0|       0| 56.94%|          |         |
[02/16 00:35:05   3068s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:35:05   3068s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.02|    -0.12|      28|       4|      14| 56.96%| 0:00:02.0|  6976.5M|
[02/16 00:35:05   3068s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:35:05   3068s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.02|    -0.12|       0|       0|       0| 56.96%| 0:00:00.0|  6976.5M|
[02/16 00:35:05   3068s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:35:05   3068s] Bottom Preferred Layer:
[02/16 00:35:05   3068s] +-----------+------------+----------+
[02/16 00:35:05   3068s] |   Layer   |    CLK     |   Rule   |
[02/16 00:35:05   3068s] +-----------+------------+----------+
[02/16 00:35:05   3068s] | M3 (z=3)  |         85 | default  |
[02/16 00:35:05   3068s] +-----------+------------+----------+
[02/16 00:35:05   3068s] Via Pillar Rule:
[02/16 00:35:05   3068s]     None
[02/16 00:35:05   3068s] Finished writing unified metrics of routing constraints.
[02/16 00:35:05   3068s] 
[02/16 00:35:05   3068s] *** Finish DRV Fixing (cpu=0:00:07.4 real=0:00:02.0 mem=6976.5M) ***
[02/16 00:35:05   3068s] 
[02/16 00:35:05   3068s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:35:05   3068s] Total-nets :: 33946, Stn-nets :: 10, ratio :: 0.0294586 %, Total-len 585044, Stn-len 1377.72
[02/16 00:35:05   3068s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33536
[02/16 00:35:05   3068s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6848.5M, EPOCH TIME: 1771223705.308054
[02/16 00:35:05   3068s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33536).
[02/16 00:35:05   3068s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:05   3068s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:05   3068s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:05   3068s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.319, REAL:0.104, MEM:6848.5M, EPOCH TIME: 1771223705.411743
[02/16 00:35:05   3068s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.32
[02/16 00:35:05   3068s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:13.0/0:00:05.3 (2.5), totSession cpu/real = 0:51:08.9/0:17:56.2 (2.9), mem = 6848.5M
[02/16 00:35:05   3068s] 
[02/16 00:35:05   3068s] =============================================================================================
[02/16 00:35:05   3068s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.14-s088_1
[02/16 00:35:05   3068s] =============================================================================================
[02/16 00:35:05   3068s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:35:05   3068s] ---------------------------------------------------------------------------------------------
[02/16 00:35:05   3068s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:35:05   3068s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:05   3068s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.9 % )     0:00:00.3 /  0:00:00.6    2.1
[02/16 00:35:05   3068s] [ PlacerPlacementInit    ]      1   0:00:00.4  (   7.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/16 00:35:05   3068s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.4    1.1
[02/16 00:35:05   3068s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:05   3068s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.5 /  0:00:06.7    4.5
[02/16 00:35:05   3068s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:05.2    4.5
[02/16 00:35:05   3068s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:05   3068s] [ OptEval                ]      2   0:00:00.5  (   9.7 % )     0:00:00.5 /  0:00:02.6    5.2
[02/16 00:35:05   3068s] [ OptCommit              ]      2   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/16 00:35:05   3068s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:01.3    4.7
[02/16 00:35:05   3068s] [ IncrDelayCalc          ]     12   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:01.2    5.0
[02/16 00:35:05   3068s] [ DrvFindVioNets         ]      3   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.9    5.3
[02/16 00:35:05   3068s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.5    3.8
[02/16 00:35:05   3068s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:35:05   3068s] [ IncrTimingUpdate       ]      3   0:00:00.4  (   7.6 % )     0:00:00.4 /  0:00:01.4    3.4
[02/16 00:35:05   3068s] [ MISC                   ]          0:00:02.5  (  47.7 % )     0:00:02.5 /  0:00:04.7    1.9
[02/16 00:35:05   3068s] ---------------------------------------------------------------------------------------------
[02/16 00:35:05   3068s]  DrvOpt #2 TOTAL                    0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:13.0    2.5
[02/16 00:35:05   3068s] ---------------------------------------------------------------------------------------------
[02/16 00:35:05   3068s] Begin: Collecting metrics
[02/16 00:35:05   3069s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 |            |              | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 |            |              | 0:00:05  |        6711 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 |            |              | 0:00:08  |        6711 |      |     |
| area_reclaiming_2       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:59  |        6856 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:08  |        6856 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6856 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6759 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6759 |      |     |
| drv_eco_fixing          |    -0.019 |   -0.019 |        -0 |       -0 |       56.96 |            |              | 0:00:05  |        6848 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:35:05   3069s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4022.5M, current mem=4022.5M)

[02/16 00:35:05   3069s] End: Collecting metrics
[02/16 00:35:05   3069s] End: GigaOpt postEco DRV Optimization
[02/16 00:35:06   3070s] GigaOpt: WNS changes after postEco optimization: 0.006 -> -0.019 (bump = 0.025)
[02/16 00:35:06   3070s] Begin: GigaOpt nonLegal postEco optimization
[02/16 00:35:06   3070s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 8 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/16 00:35:06   3070s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:35:06   3070s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:35:06   3070s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:51:10.3/0:17:57.5 (2.8), mem = 6848.5M
[02/16 00:35:06   3070s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.33
[02/16 00:35:06   3070s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:35:07   3070s] 
[02/16 00:35:07   3070s] Active Setup views: view_tt 
[02/16 00:35:07   3070s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6848.5M, EPOCH TIME: 1771223707.165927
[02/16 00:35:07   3070s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:07   3070s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:07   3070s] 
[02/16 00:35:07   3070s] 
[02/16 00:35:07   3070s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:07   3070s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.051, REAL:0.045, MEM:6848.5M, EPOCH TIME: 1771223707.211105
[02/16 00:35:07   3070s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:35:07   3070s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:07   3070s] [oiPhyDebug] optDemand 1166123796480.00, spDemand 1166123796480.00.
[02/16 00:35:07   3070s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33536
[02/16 00:35:07   3070s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/16 00:35:07   3070s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:51:11 mem=6848.5M
[02/16 00:35:07   3070s] OPERPROF: Starting DPlace-Init at level 1, MEM:6848.5M, EPOCH TIME: 1771223707.236698
[02/16 00:35:07   3070s] Processing tracks to init pin-track alignment.
[02/16 00:35:07   3070s] z: 1, totalTracks: 0
[02/16 00:35:07   3070s] z: 3, totalTracks: 1
[02/16 00:35:07   3070s] z: 5, totalTracks: 1
[02/16 00:35:07   3070s] z: 7, totalTracks: 1
[02/16 00:35:07   3070s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:35:07   3070s] #spOpts: rpCkHalo=4 
[02/16 00:35:07   3070s] Initializing Route Infrastructure for color support ...
[02/16 00:35:07   3070s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6848.5M, EPOCH TIME: 1771223707.236965
[02/16 00:35:07   3070s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6848.5M, EPOCH TIME: 1771223707.237592
[02/16 00:35:07   3070s] Route Infrastructure Initialized for color support successfully.
[02/16 00:35:07   3070s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6848.5M, EPOCH TIME: 1771223707.268859
[02/16 00:35:07   3070s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:07   3070s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:07   3070s] 
[02/16 00:35:07   3070s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:35:07   3070s] 
[02/16 00:35:07   3070s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:07   3070s] 
[02/16 00:35:07   3070s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:35:07   3070s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.037, MEM:6848.5M, EPOCH TIME: 1771223707.305901
[02/16 00:35:07   3070s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6848.5M, EPOCH TIME: 1771223707.306035
[02/16 00:35:07   3070s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6848.5M, EPOCH TIME: 1771223707.306226
[02/16 00:35:07   3070s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6848.5MB).
[02/16 00:35:07   3070s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.079, MEM:6848.5M, EPOCH TIME: 1771223707.315432
[02/16 00:35:07   3071s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:35:07   3071s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33536
[02/16 00:35:07   3071s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:51:11 mem=6848.5M
[02/16 00:35:07   3071s] ### Creating RouteCongInterface, started
[02/16 00:35:07   3071s] 
[02/16 00:35:07   3071s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/16 00:35:07   3071s] 
[02/16 00:35:07   3071s] #optDebug: {0, 1.000}
[02/16 00:35:07   3071s] ### Creating RouteCongInterface, finished
[02/16 00:35:07   3071s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:07   3071s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:07   3071s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:35:07   3071s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:35:07   3071s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:07   3071s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:07   3071s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:35:07   3071s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:35:08   3072s] *info: 85 clock nets excluded
[02/16 00:35:08   3072s] *info: 924 no-driver nets excluded.
[02/16 00:35:08   3072s] *info: 85 nets with fixed/cover wires excluded.
[02/16 00:35:08   3072s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.156106.5
[02/16 00:35:08   3072s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/16 00:35:08   3072s] ** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -0.125 Density 56.96
[02/16 00:35:08   3072s] Optimizer WNS Pass 0
[02/16 00:35:08   3072s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.013|-0.013|
|reg2reg   |-0.019|-0.112|
|HEPG      |-0.019|-0.112|
|All Paths |-0.019|-0.125|
+----------+------+------+

[02/16 00:35:08   3072s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6976.5M, EPOCH TIME: 1771223708.900587
[02/16 00:35:08   3072s] Found 0 hard placement blockage before merging.
[02/16 00:35:08   3072s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.002, MEM:6976.5M, EPOCH TIME: 1771223708.902608
[02/16 00:35:09   3074s] Active Path Group: reg2reg  
[02/16 00:35:24   3075s] Info: initial physical memory for 9 CRR processes is 1025.17MB.
[02/16 00:35:24   3075s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:35:24   3075s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:35:24   3075s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:35:24   3075s] |  -0.019|   -0.019|  -0.112|   -0.125|   56.96%|   0:00:00.0| 6976.5M|   view_tt|  reg2reg| u_array_gen_row[0].gen_col[7].u_pe_u_mac_acc_reg_r |
[02/16 00:35:24   3075s] |        |         |        |         |         |            |        |          |         | eg[9]/D                                            |
[02/16 00:35:25   3077s] |   0.002|   -0.013|   0.000|   -0.013|   56.96%|   0:00:01.0| 6976.5M|   view_tt|  reg2reg| u_array_gen_row[0].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/16 00:35:25   3077s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:35:25   3079s] |   0.005|   -0.013|   0.000|   -0.013|   56.97%|   0:00:00.0| 6976.5M|   view_tt|  reg2reg| u_array_gen_row[2].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/16 00:35:25   3079s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:35:26   3080s] |   0.010|   -0.013|   0.000|   -0.013|   56.97%|   0:00:01.0| 6976.5M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[5].u_pe_u_mac_acc_reg_r |
[02/16 00:35:26   3080s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:35:26   3081s] |   0.013|   -0.013|   0.000|   -0.013|   56.98%|   0:00:00.0| 6976.5M|   view_tt|  reg2reg| u_array_gen_row[5].gen_col[3].u_pe_u_mac_acc_reg_r |
[02/16 00:35:26   3081s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:35:26   3082s] |   0.017|   -0.013|   0.000|   -0.013|   56.98%|   0:00:00.0| 6976.5M|   view_tt|  reg2reg| u_array_gen_row[6].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/16 00:35:26   3082s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/16 00:35:27   3083s] |   0.020|   -0.013|   0.000|   -0.013|   56.99%|   0:00:01.0| 6976.5M|        NA|       NA| NA                                                 |
[02/16 00:35:27   3083s] |   0.020|   -0.013|   0.000|   -0.013|   56.99%|   0:00:00.0| 6976.5M|   view_tt|       NA| NA                                                 |
[02/16 00:35:27   3083s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:35:27   3083s] 
[02/16 00:35:27   3083s] *** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:03.0 mem=6976.5M) ***
[02/16 00:35:27   3083s] Active Path Group: default 
[02/16 00:35:27   3083s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:35:27   3083s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:35:27   3083s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:35:27   3083s] |  -0.013|   -0.013|  -0.013|   -0.013|   56.99%|   0:00:00.0| 6976.5M|   view_tt|  default| rd_data[1][5]                                      |
[02/16 00:35:27   3084s] |   0.002|    0.002|   0.000|    0.000|   56.99%|   0:00:00.0| 6976.5M|   view_tt|  default| rd_data[1][5]                                      |
[02/16 00:35:27   3085s] |   0.014|    0.014|   0.000|    0.000|   56.99%|   0:00:00.0| 6976.5M|   view_tt|  default| rd_data[1][17]                                     |
[02/16 00:35:27   3085s] |   0.020|    0.020|   0.000|    0.000|   56.99%|   0:00:00.0| 6976.5M|        NA|       NA| NA                                                 |
[02/16 00:35:27   3085s] |   0.020|    0.020|   0.000|    0.000|   56.99%|   0:00:00.0| 6976.5M|   view_tt|       NA| NA                                                 |
[02/16 00:35:27   3085s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:35:27   3085s] 
[02/16 00:35:27   3085s] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:00.0 mem=6976.5M) ***
[02/16 00:35:28   3086s] 
[02/16 00:35:28   3086s] *** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:19.0 mem=6976.5M) ***
[02/16 00:35:28   3086s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:35:28   3086s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.021|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

[02/16 00:35:28   3086s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 56.99
[02/16 00:35:28   3086s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.156106.6
[02/16 00:35:28   3086s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6976.5M, EPOCH TIME: 1771223728.298074
[02/16 00:35:28   3086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:35:28   3086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:28   3086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:28   3086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:28   3086s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.301, REAL:0.073, MEM:6976.5M, EPOCH TIME: 1771223728.371062
[02/16 00:35:28   3086s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6976.5M, EPOCH TIME: 1771223728.380602
[02/16 00:35:28   3086s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6976.5M, EPOCH TIME: 1771223728.380793
[02/16 00:35:28   3086s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6976.5M, EPOCH TIME: 1771223728.381048
[02/16 00:35:28   3086s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6976.5M, EPOCH TIME: 1771223728.381759
[02/16 00:35:28   3086s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6976.5M, EPOCH TIME: 1771223728.416486
[02/16 00:35:28   3086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:28   3086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:28   3086s] 
[02/16 00:35:28   3086s] 
[02/16 00:35:28   3086s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:28   3086s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.051, REAL:0.045, MEM:6976.5M, EPOCH TIME: 1771223728.461021
[02/16 00:35:28   3086s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6976.5M, EPOCH TIME: 1771223728.461272
[02/16 00:35:28   3086s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6976.5M, EPOCH TIME: 1771223728.461517
[02/16 00:35:28   3086s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.098, REAL:0.091, MEM:6976.5M, EPOCH TIME: 1771223728.472169
[02/16 00:35:28   3086s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.098, REAL:0.092, MEM:6976.5M, EPOCH TIME: 1771223728.472251
[02/16 00:35:28   3086s] TDRefine: refinePlace mode is spiral
[02/16 00:35:28   3086s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:35:28   3086s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.16
[02/16 00:35:28   3086s] OPERPROF: Starting Refine-Place at level 1, MEM:6976.5M, EPOCH TIME: 1771223728.477663
[02/16 00:35:28   3086s] *** Starting refinePlace (0:51:27 mem=6976.5M) ***
[02/16 00:35:28   3086s] Total net bbox length = 4.912e+05 (1.861e+05 3.051e+05) (ext = 3.012e+04)
[02/16 00:35:28   3086s] 
[02/16 00:35:28   3086s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:35:28   3086s] 
[02/16 00:35:28   3086s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:28   3086s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6976.5M, EPOCH TIME: 1771223728.534955
[02/16 00:35:28   3086s] # Found 84 legal fixed insts to color.
[02/16 00:35:28   3086s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.003, REAL:0.003, MEM:6976.5M, EPOCH TIME: 1771223728.537650
[02/16 00:35:28   3086s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:35:28   3086s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6976.5M, EPOCH TIME: 1771223728.594783
[02/16 00:35:28   3086s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.003, REAL:0.003, MEM:6976.5M, EPOCH TIME: 1771223728.597956
[02/16 00:35:28   3086s] Set min layer with design mode ( 2 )
[02/16 00:35:28   3086s] Set max layer with design mode ( 7 )
[02/16 00:35:28   3086s] Set min layer with design mode ( 2 )
[02/16 00:35:28   3086s] Set max layer with design mode ( 7 )
[02/16 00:35:28   3086s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6976.5M, EPOCH TIME: 1771223728.610574
[02/16 00:35:28   3086s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.003, REAL:0.003, MEM:6976.5M, EPOCH TIME: 1771223728.613471
[02/16 00:35:28   3086s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6976.5M, EPOCH TIME: 1771223728.613576
[02/16 00:35:28   3086s] Starting refinePlace ...
[02/16 00:35:28   3086s] Set min layer with design mode ( 2 )
[02/16 00:35:28   3086s] Set max layer with design mode ( 7 )
[02/16 00:35:28   3086s] One DDP V2 for no tweak run.
[02/16 00:35:28   3086s] Set min layer with design mode ( 2 )
[02/16 00:35:28   3086s] Set max layer with design mode ( 7 )
[02/16 00:35:28   3086s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:35:28   3086s] DDP markSite nrRow 331 nrJob 331
[02/16 00:35:28   3086s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/16 00:35:28   3087s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:35:28   3087s]  ** Cut row section real time 0:00:00.0.
[02/16 00:35:28   3087s]    Spread Effort: high, pre-route mode, useDDP on.
[02/16 00:35:29   3089s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.6, real=0:00:01.0, mem=6944.5MB) @(0:51:27 - 0:51:29).
[02/16 00:35:29   3089s] Move report: preRPlace moves 153 insts, mean move: 0.46 um, max move: 1.73 um 
[02/16 00:35:29   3089s] 	Max move on inst (FE_OFC3642_rd_data_0__26): (336.24, 81.79) --> (336.89, 80.71)
[02/16 00:35:29   3089s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB1xp67_ASAP7_75t_L
[02/16 00:35:29   3089s] wireLenOptFixPriorityInst 4424 inst fixed
[02/16 00:35:29   3089s] Set min layer with design mode ( 2 )
[02/16 00:35:29   3089s] Set max layer with design mode ( 7 )
[02/16 00:35:29   3089s] Starting RTC Spread...
[02/16 00:35:29   3089s] move report: RTC Spread moves 5 insts, mean move: 0.22 um, max move: 0.22 um
[02/16 00:35:29   3089s] [CPU] RTC Spread cpu time =0:00:00.4, real time = 0:00:00.0. [MEM] = 0.0M.
[02/16 00:35:29   3089s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[02/16 00:35:29   3089s] Move report: Total RTC Spread moves 5 insts, mean move: 0.22 um, max move: 0.22 um 
[02/16 00:35:29   3089s] 	Max move on inst (g23806): (182.45, 109.87) --> (182.66, 109.87)
[02/16 00:35:29   3089s] [CPU] RefinePlace/RTC (cpu=0:00:00.4, real=0:00:00.0, mem=6944.5MB) @(0:51:29 - 0:51:30).
[02/16 00:35:29   3090s] 
[02/16 00:35:29   3090s]  === Spiral for Logical I: (movable: 33476) ===
[02/16 00:35:29   3090s] 
[02/16 00:35:29   3090s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:35:30   3092s] 
[02/16 00:35:30   3092s]  Info: 0 filler has been deleted!
[02/16 00:35:30   3092s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:35:30   3092s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[02/16 00:35:30   3092s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:35:30   3092s] [CPU] RefinePlace/Legalization (cpu=0:00:02.9, real=0:00:01.0, mem=6944.5MB) @(0:51:30 - 0:51:33).
[02/16 00:35:30   3092s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:35:30   3092s] Move report: Detail placement moves 158 insts, mean move: 0.45 um, max move: 1.73 um 
[02/16 00:35:30   3092s] 	Max move on inst (FE_OFC3642_rd_data_0__26): (336.24, 81.79) --> (336.89, 80.71)
[02/16 00:35:30   3092s] 	Runtime: CPU: 0:00:06.0 REAL: 0:00:02.0 MEM: 6944.5MB
[02/16 00:35:30   3092s] Statistics of distance of Instance movement in refine placement:
[02/16 00:35:30   3092s]   maximum (X+Y) =         1.73 um
[02/16 00:35:30   3092s]   inst (FE_OFC3642_rd_data_0__26) with max move: (336.24, 81.792) -> (336.888, 80.712)
[02/16 00:35:30   3092s]   mean    (X+Y) =         0.45 um
[02/16 00:35:30   3092s] Total instances flipped for legalization: 33
[02/16 00:35:30   3092s] Summary Report:
[02/16 00:35:30   3092s] Instances move: 158 (out of 33476 movable)
[02/16 00:35:30   3092s] Instances flipped: 33
[02/16 00:35:30   3092s] Mean displacement: 0.45 um
[02/16 00:35:30   3092s] Max displacement: 1.73 um (Instance: FE_OFC3642_rd_data_0__26) (336.24, 81.792) -> (336.888, 80.712)
[02/16 00:35:30   3092s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB1xp67_ASAP7_75t_L
[02/16 00:35:30   3092s] 	Violation at original loc: Overlapping with other instance
[02/16 00:35:30   3092s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:35:30   3092s] Total instances moved : 158
[02/16 00:35:30   3092s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:5.983, REAL:2.209, MEM:6944.5M, EPOCH TIME: 1771223730.822940
[02/16 00:35:30   3092s] Total net bbox length = 4.913e+05 (1.862e+05 3.051e+05) (ext = 3.012e+04)
[02/16 00:35:30   3092s] Runtime: CPU: 0:00:06.1 REAL: 0:00:02.0 MEM: 6944.5MB
[02/16 00:35:30   3092s] [CPU] RefinePlace/total (cpu=0:00:06.1, real=0:00:02.0, mem=6944.5MB) @(0:51:27 - 0:51:33).
[02/16 00:35:30   3092s] *** Finished refinePlace (0:51:33 mem=6944.5M) ***
[02/16 00:35:30   3092s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.16
[02/16 00:35:30   3092s] OPERPROF: Finished Refine-Place at level 1, CPU:6.159, REAL:2.387, MEM:6944.5M, EPOCH TIME: 1771223730.865089
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 1.73 um
RPlace-Summary:     Max move: inst FE_OFC3642_rd_data_0__26 cell HB1xp67_ASAP7_75t_L loc (336.24, 81.79) -> (336.89, 80.71)
RPlace-Summary:     Average move dist: 0.45
RPlace-Summary:     Number of inst moved: 158
RPlace-Summary:     Number of movable inst: 33476
[02/16 00:35:30   3092s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:35:31   3093s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6944.5M, EPOCH TIME: 1771223731.264216
[02/16 00:35:31   3093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:35:31   3093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:31   3093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:31   3093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:31   3093s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.259, REAL:0.064, MEM:6976.5M, EPOCH TIME: 1771223731.327877
[02/16 00:35:31   3093s] *** maximum move = 1.73 um ***
[02/16 00:35:31   3093s] *** Finished re-routing un-routed nets (6976.5M) ***
[02/16 00:35:31   3093s] OPERPROF: Starting DPlace-Init at level 1, MEM:6976.5M, EPOCH TIME: 1771223731.398915
[02/16 00:35:31   3093s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6976.5M, EPOCH TIME: 1771223731.399190
[02/16 00:35:31   3093s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6976.5M, EPOCH TIME: 1771223731.399879
[02/16 00:35:31   3093s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6976.5M, EPOCH TIME: 1771223731.432213
[02/16 00:35:31   3093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:31   3093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:31   3093s] 
[02/16 00:35:31   3093s] 
[02/16 00:35:31   3093s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:31   3093s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.052, REAL:0.046, MEM:6976.5M, EPOCH TIME: 1771223731.478623
[02/16 00:35:31   3093s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6976.5M, EPOCH TIME: 1771223731.478759
[02/16 00:35:31   3093s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6976.5M, EPOCH TIME: 1771223731.478929
[02/16 00:35:31   3093s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.089, MEM:6976.5M, EPOCH TIME: 1771223731.488263
[02/16 00:35:31   3093s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:35:31   3094s] 
[02/16 00:35:31   3094s] *** Finish Physical Update (cpu=0:00:07.9 real=0:00:03.0 mem=6976.5M) ***
[02/16 00:35:31   3094s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.156106.6
[02/16 00:35:31   3094s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 56.99
[02/16 00:35:31   3094s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.021|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

[02/16 00:35:32   3094s] Bottom Preferred Layer:
[02/16 00:35:32   3094s] +-----------+------------+----------+
[02/16 00:35:32   3094s] |   Layer   |    CLK     |   Rule   |
[02/16 00:35:32   3094s] +-----------+------------+----------+
[02/16 00:35:32   3094s] | M3 (z=3)  |         85 | default  |
[02/16 00:35:32   3094s] +-----------+------------+----------+
[02/16 00:35:32   3094s] Via Pillar Rule:
[02/16 00:35:32   3094s]     None
[02/16 00:35:32   3094s] Finished writing unified metrics of routing constraints.
[02/16 00:35:32   3094s] 
[02/16 00:35:32   3094s] *** Finish post-CTS Setup Fixing (cpu=0:00:22.1 real=0:00:24.0 mem=6976.5M) ***
[02/16 00:35:32   3094s] 
[02/16 00:35:32   3094s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.156106.5
[02/16 00:35:32   3094s] Total-nets :: 33970, Stn-nets :: 44, ratio :: 0.129526 %, Total-len 585039, Stn-len 1905.97
[02/16 00:35:32   3094s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33560
[02/16 00:35:32   3094s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6848.5M, EPOCH TIME: 1771223732.165614
[02/16 00:35:32   3094s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:35:32   3094s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:32   3094s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:32   3094s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:32   3094s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.245, REAL:0.051, MEM:6848.5M, EPOCH TIME: 1771223732.216364
[02/16 00:35:32   3094s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.33
[02/16 00:35:32   3094s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:24.6/0:00:25.5 (1.0), totSession cpu/real = 0:51:35.0/0:18:23.0 (2.8), mem = 6848.5M
[02/16 00:35:32   3094s] 
[02/16 00:35:32   3094s] =============================================================================================
[02/16 00:35:32   3094s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     23.14-s088_1
[02/16 00:35:32   3094s] =============================================================================================
[02/16 00:35:32   3094s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:35:32   3094s] ---------------------------------------------------------------------------------------------
[02/16 00:35:32   3094s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.2
[02/16 00:35:32   3094s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:32   3094s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.7 % )     0:00:00.3 /  0:00:00.6    2.1
[02/16 00:35:32   3094s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:35:32   3094s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:35:32   3094s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:32   3094s] [ TransformInit          ]      1   0:00:00.8  (   3.2 % )     0:00:00.8 /  0:00:00.8    1.0
[02/16 00:35:32   3094s] [ OptimizationStep       ]      2   0:00:14.9  (  58.6 % )     0:00:18.6 /  0:00:11.1    0.6
[02/16 00:35:32   3094s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.2 % )     0:00:03.7 /  0:00:10.4    2.8
[02/16 00:35:32   3094s] [ OptGetWeight           ]      9   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:35:32   3094s] [ OptEval                ]      9   0:00:02.1  (   8.4 % )     0:00:02.1 /  0:00:06.7    3.1
[02/16 00:35:32   3094s] [ OptCommit              ]      9   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.4
[02/16 00:35:32   3094s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:01.3    2.3
[02/16 00:35:32   3094s] [ IncrDelayCalc          ]     57   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:01.3    2.3
[02/16 00:35:32   3094s] [ SetupOptGetWorkingSet  ]     27   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.4    2.0
[02/16 00:35:32   3094s] [ SetupOptGetActiveNode  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:32   3094s] [ SetupOptSlackGraph     ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.2    5.6
[02/16 00:35:32   3094s] [ RefinePlace            ]      1   0:00:03.3  (  13.0 % )     0:00:03.4 /  0:00:07.9    2.3
[02/16 00:35:32   3094s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:35:32   3094s] [ TimingUpdate           ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:35:32   3094s] [ IncrTimingUpdate       ]     17   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:01.4    3.7
[02/16 00:35:32   3094s] [ MISC                   ]          0:00:01.6  (   6.2 % )     0:00:01.6 /  0:00:03.3    2.1
[02/16 00:35:32   3094s] ---------------------------------------------------------------------------------------------
[02/16 00:35:32   3094s]  WnsOpt #1 TOTAL                    0:00:25.5  ( 100.0 % )     0:00:25.5 /  0:00:24.6    1.0
[02/16 00:35:32   3094s] ---------------------------------------------------------------------------------------------
[02/16 00:35:32   3094s] Begin: Collecting metrics
[02/16 00:35:32   3094s] 
	GigaOpt Setup Optimization summary:
[02/16 00:35:32   3095s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.019 |   -0.019 |        -0 |       -0 |       56.96 | 0:00:02  |        6976 |
	| wns_pass_0       |     0.020 |    0.020 |         0 |        0 |       56.99 | 0:00:20  |        6976 |
	| legalization_0   |     0.020 |    0.020 |         0 |        0 |       56.99 | 0:00:03  |        6976 |
	| end_setup_fixing |     0.020 |    0.020 |         0 |        0 |       56.99 | 0:00:01  |        6976 |
	 ------------------------------------------------------------------------------------------------------- 
[02/16 00:35:32   3095s] 
[02/16 00:35:32   3095s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 |            |              | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 |            |              | 0:00:05  |        6711 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 |            |              | 0:00:08  |        6711 |      |     |
| area_reclaiming_2       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:59  |        6856 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:08  |        6856 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6856 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6759 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6759 |      |     |
| drv_eco_fixing          |    -0.019 |   -0.019 |        -0 |       -0 |       56.96 |            |              | 0:00:05  |        6848 |    0 |   0 |
| wns_eco_fixing          |     0.020 |    0.020 |         0 |        0 |       56.99 |            |              | 0:00:26  |        6976 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:35:32   3095s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4349.6M, current mem=4081.4M)

[02/16 00:35:32   3095s] End: Collecting metrics
[02/16 00:35:32   3095s] End: GigaOpt nonLegal postEco optimization
[02/16 00:35:32   3095s] Design TNS changes after trial route: 0.020 -> 0.020
[02/16 00:35:32   3095s] GigaOpt: Skipping post-eco TNS optimization
[02/16 00:35:32   3095s] Begin: GigaOpt Optimization in post-eco TNS mode
[02/16 00:35:32   3095s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[02/16 00:35:32   3095s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:35:33   3095s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:35:33   3095s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:51:35.8/0:18:23.8 (2.8), mem = 6848.5M
[02/16 00:35:33   3095s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.34
[02/16 00:35:33   3096s] 
[02/16 00:35:33   3096s] Active Setup views: view_tt 
[02/16 00:35:33   3096s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6848.5M, EPOCH TIME: 1771223733.417731
[02/16 00:35:33   3096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:33   3096s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:33   3096s] 
[02/16 00:35:33   3096s] 
[02/16 00:35:33   3096s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:33   3096s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.045, REAL:0.039, MEM:6848.5M, EPOCH TIME: 1771223733.457152
[02/16 00:35:33   3096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:35:33   3096s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:33   3096s] [oiPhyDebug] optDemand 1166739655680.00, spDemand 1166739655680.00.
[02/16 00:35:33   3096s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33560
[02/16 00:35:33   3096s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/16 00:35:33   3096s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:51:36 mem=6848.5M
[02/16 00:35:33   3096s] OPERPROF: Starting DPlace-Init at level 1, MEM:6848.5M, EPOCH TIME: 1771223733.483374
[02/16 00:35:33   3096s] Processing tracks to init pin-track alignment.
[02/16 00:35:33   3096s] z: 1, totalTracks: 0
[02/16 00:35:33   3096s] z: 3, totalTracks: 1
[02/16 00:35:33   3096s] z: 5, totalTracks: 1
[02/16 00:35:33   3096s] z: 7, totalTracks: 1
[02/16 00:35:33   3096s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:35:33   3096s] #spOpts: rpCkHalo=4 
[02/16 00:35:33   3096s] Initializing Route Infrastructure for color support ...
[02/16 00:35:33   3096s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6848.5M, EPOCH TIME: 1771223733.483638
[02/16 00:35:33   3096s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6848.5M, EPOCH TIME: 1771223733.484225
[02/16 00:35:33   3096s] Route Infrastructure Initialized for color support successfully.
[02/16 00:35:33   3096s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6848.5M, EPOCH TIME: 1771223733.514470
[02/16 00:35:33   3096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:33   3096s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:33   3096s] 
[02/16 00:35:33   3096s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:35:33   3096s] 
[02/16 00:35:33   3096s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:33   3096s] 
[02/16 00:35:33   3096s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:35:33   3096s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.043, REAL:0.037, MEM:6848.5M, EPOCH TIME: 1771223733.551256
[02/16 00:35:33   3096s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6848.5M, EPOCH TIME: 1771223733.551384
[02/16 00:35:33   3096s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6848.5M, EPOCH TIME: 1771223733.551632
[02/16 00:35:33   3096s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6848.5MB).
[02/16 00:35:33   3096s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.085, REAL:0.079, MEM:6848.5M, EPOCH TIME: 1771223733.562457
[02/16 00:35:33   3096s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/16 00:35:33   3096s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33560
[02/16 00:35:33   3096s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:51:37 mem=6848.5M
[02/16 00:35:33   3096s] ### Creating RouteCongInterface, started
[02/16 00:35:34   3097s] 
[02/16 00:35:34   3097s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/16 00:35:34   3097s] 
[02/16 00:35:34   3097s] #optDebug: {0, 1.000}
[02/16 00:35:34   3097s] ### Creating RouteCongInterface, finished
[02/16 00:35:34   3097s] {MG pre T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:34   3097s] {MG pre T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:34   3097s] {MG pre T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:35:34   3097s] {MG pre T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:35:34   3097s] {MG post T:0 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:34   3097s] {MG post T:1 H:0 G:0  {5 0 1 0.179222} }
[02/16 00:35:34   3097s] {MG post T:0 H:1 G:0  {5 0 9 0.179222} }
[02/16 00:35:34   3097s] {MG post T:0 H:0 G:1  {5 0 1 0.179222} }
[02/16 00:35:34   3097s] *info: 85 clock nets excluded
[02/16 00:35:34   3097s] *info: 924 no-driver nets excluded.
[02/16 00:35:34   3097s] *info: 85 nets with fixed/cover wires excluded.
[02/16 00:35:34   3098s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.156106.6
[02/16 00:35:35   3098s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/16 00:35:35   3098s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 56.99
[02/16 00:35:35   3098s] Optimizer TNS Opt
[02/16 00:35:35   3098s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.021|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

[02/16 00:35:35   3098s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6976.5M, EPOCH TIME: 1771223735.290283
[02/16 00:35:35   3098s] Found 0 hard placement blockage before merging.
[02/16 00:35:35   3098s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.002, MEM:6976.5M, EPOCH TIME: 1771223735.292309
[02/16 00:35:35   3100s] 
[02/16 00:35:35   3100s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=6976.5M) ***
[02/16 00:35:35   3100s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:35:35   3100s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.021|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

[02/16 00:35:35   3100s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.021|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

[02/16 00:35:35   3100s] Bottom Preferred Layer:
[02/16 00:35:35   3100s] +-----------+------------+----------+
[02/16 00:35:35   3100s] |   Layer   |    CLK     |   Rule   |
[02/16 00:35:35   3100s] +-----------+------------+----------+
[02/16 00:35:35   3100s] | M3 (z=3)  |         85 | default  |
[02/16 00:35:35   3100s] +-----------+------------+----------+
[02/16 00:35:35   3100s] Via Pillar Rule:
[02/16 00:35:35   3100s]     None
[02/16 00:35:35   3100s] Finished writing unified metrics of routing constraints.
[02/16 00:35:35   3100s] 
[02/16 00:35:35   3100s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.6 real=0:00:01.0 mem=6976.5M) ***
[02/16 00:35:35   3100s] 
[02/16 00:35:35   3100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.156106.6
[02/16 00:35:36   3100s] Total-nets :: 33970, Stn-nets :: 44, ratio :: 0.129526 %, Total-len 585039, Stn-len 1905.97
[02/16 00:35:36   3100s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33560
[02/16 00:35:36   3100s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6848.5M, EPOCH TIME: 1771223736.048413
[02/16 00:35:36   3100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:35:36   3100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:36   3101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:36   3101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:36   3101s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.264, REAL:0.061, MEM:6848.5M, EPOCH TIME: 1771223736.109540
[02/16 00:35:36   3101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.34
[02/16 00:35:36   3101s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.2/0:00:03.1 (1.7), totSession cpu/real = 0:51:41.1/0:18:26.9 (2.8), mem = 6848.5M
[02/16 00:35:36   3101s] 
[02/16 00:35:36   3101s] =============================================================================================
[02/16 00:35:36   3101s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     23.14-s088_1
[02/16 00:35:36   3101s] =============================================================================================
[02/16 00:35:36   3101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:35:36   3101s] ---------------------------------------------------------------------------------------------
[02/16 00:35:36   3101s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:35:36   3101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:36   3101s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.5    2.1
[02/16 00:35:36   3101s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:35:36   3101s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  13.6 % )     0:00:00.4 /  0:00:00.5    1.1
[02/16 00:35:36   3101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:36   3101s] [ TransformInit          ]      1   0:00:00.9  (  27.9 % )     0:00:00.9 /  0:00:00.8    1.0
[02/16 00:35:36   3101s] [ TnsPass                ]      1   0:00:00.3  (   9.0 % )     0:00:00.5 /  0:00:02.1    4.1
[02/16 00:35:36   3101s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:35:36   3101s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.0
[02/16 00:35:36   3101s] [ MISC                   ]          0:00:00.9  (  30.4 % )     0:00:00.9 /  0:00:01.2    1.3
[02/16 00:35:36   3101s] ---------------------------------------------------------------------------------------------
[02/16 00:35:36   3101s]  TnsOpt #1 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:05.2    1.7
[02/16 00:35:36   3101s] ---------------------------------------------------------------------------------------------
[02/16 00:35:36   3101s] Begin: Collecting metrics
[02/16 00:35:36   3101s] 
	GigaOpt Setup Optimization summary:
[02/16 00:35:36   3101s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.020 |    0.020 |         0 |        0 |       56.99 | 0:00:03  |        6976 |
	| end_setup_fixing |     0.020 |    0.020 |         0 |        0 |       56.99 | 0:00:00  |        6976 |
	 ------------------------------------------------------------------------------------------------------- 
[02/16 00:35:36   3101s] 
[02/16 00:35:36   3101s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 |            |              | 0:00:13  |        6711 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        6711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
| global_opt              |           |    0.022 |           |        0 |       57.00 |            |              | 0:00:05  |        6711 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 |            |              | 0:00:08  |        6711 |      |     |
| area_reclaiming_2       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:59  |        6856 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:08  |        6856 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6856 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6759 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6759 |      |     |
| drv_eco_fixing          |    -0.019 |   -0.019 |        -0 |       -0 |       56.96 |            |              | 0:00:05  |        6848 |    0 |   0 |
| wns_eco_fixing          |     0.020 |    0.020 |         0 |        0 |       56.99 |            |              | 0:00:26  |        6976 |      |     |
| tns_eco_fixing          |     0.020 |    0.020 |         0 |        0 |       56.99 |            |              | 0:00:03  |        6976 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:35:36   3101s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4093.0M, current mem=4076.0M)

[02/16 00:35:36   3101s] End: Collecting metrics
[02/16 00:35:36   3101s] End: GigaOpt Optimization in post-eco TNS mode
[02/16 00:35:36   3101s] #optDebug: fT-D <X 1 0 0 0>
[02/16 00:35:36   3101s] Register exp ratio and priority group on 0 nets on 35615 nets : 
[02/16 00:35:36   3101s] 
[02/16 00:35:36   3101s] Active setup views:
[02/16 00:35:36   3101s]  view_tt
[02/16 00:35:36   3101s]   Dominating endpoints: 0
[02/16 00:35:36   3101s]   Dominating TNS: -0.000
[02/16 00:35:36   3101s] 
[02/16 00:35:38   3108s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33560 and nets=36541 using extraction engine 'preRoute' .
[02/16 00:35:38   3108s] PreRoute RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:35:38   3108s] RC Extraction called in multi-corner(1) mode.
[02/16 00:35:38   3108s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:35:38   3108s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:35:38   3108s] RCMode: PreRoute
[02/16 00:35:38   3108s]       RC Corner Indexes            0   
[02/16 00:35:38   3108s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:35:38   3108s] Resistance Scaling Factor    : 1.00000 
[02/16 00:35:38   3108s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:35:38   3108s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:35:38   3108s] Shrink Factor                : 1.00000
[02/16 00:35:38   3108s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 00:35:38   3108s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/16 00:35:38   3108s] Grid density data update skipped
[02/16 00:35:38   3108s] eee: pegSigSF=1.070000
[02/16 00:35:38   3108s] Initializing multi-corner resistance tables ...
[02/16 00:35:38   3108s] eee: Grid unit RC data computation started
[02/16 00:35:38   3108s] eee: Grid unit RC data computation completed
[02/16 00:35:38   3108s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:35:38   3108s] eee: l=2 avDens=0.155135 usedTrk=11600.182426 availTrk=74775.000000 sigTrk=11600.182426
[02/16 00:35:38   3108s] eee: l=3 avDens=0.256082 usedTrk=22355.990660 availTrk=87300.000000 sigTrk=22355.990660
[02/16 00:35:38   3108s] eee: l=4 avDens=0.136371 usedTrk=8806.161085 availTrk=64575.000000 sigTrk=8806.161085
[02/16 00:35:38   3108s] eee: l=5 avDens=0.164286 usedTrk=8973.088886 availTrk=54618.750000 sigTrk=8973.088886
[02/16 00:35:38   3108s] eee: l=6 avDens=0.089263 usedTrk=3682.934857 availTrk=41259.375000 sigTrk=3682.934857
[02/16 00:35:38   3108s] eee: l=7 avDens=0.078250 usedTrk=3093.198935 availTrk=39529.687500 sigTrk=3093.198935
[02/16 00:35:38   3108s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:35:38   3108s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:35:38   3108s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:35:38   3108s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:35:38   3108s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:35:38   3108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.242716 uaWl=0.000000 uaWlH=0.407300 aWlH=0.000000 lMod=0 pMax=0.876100 pMod=80 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:35:38   3108s] eee: NetCapCache creation started. (Current Mem: 6750.945M) 
[02/16 00:35:38   3109s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 6750.945M) 
[02/16 00:35:38   3109s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:35:38   3109s] eee: Metal Layers Info:
[02/16 00:35:38   3109s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:35:38   3109s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:35:38   3109s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:35:38   3109s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:35:38   3109s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:35:38   3109s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:35:38   3109s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:35:38   3109s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:35:38   3109s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:35:38   3109s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:35:38   3109s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:35:38   3109s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:35:38   3109s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:35:38   3109s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:35:38   3109s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:35:38   3109s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:35:38   3109s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:35:38   3109s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 6750.945M)
[02/16 00:35:38   3109s] Starting delay calculation for Setup views
[02/16 00:35:39   3109s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:35:39   3109s] #################################################################################
[02/16 00:35:39   3109s] # Design Stage: PreRoute
[02/16 00:35:39   3109s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:35:39   3109s] # Design Mode: 45nm
[02/16 00:35:39   3109s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:35:39   3109s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:35:39   3109s] # Signoff Settings: SI Off 
[02/16 00:35:39   3109s] #################################################################################
[02/16 00:35:40   3115s] Calculate delays in Single mode...
[02/16 00:35:40   3115s] Topological Sorting (REAL = 0:00:00.0, MEM = 6732.9M, InitMEM = 6732.9M)
[02/16 00:35:40   3115s] Start delay calculation (fullDC) (8 T). (MEM=4026.87)
[02/16 00:35:40   3115s] End AAE Lib Interpolated Model. (MEM=4038.324219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:35:44   3142s] Total number of fetched objects 35615
[02/16 00:35:44   3143s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[02/16 00:35:44   3143s] End delay calculation. (MEM=4049.52 CPU=0:00:25.2 REAL=0:00:03.0)
[02/16 00:35:44   3143s] End delay calculation (fullDC). (MEM=4049.52 CPU=0:00:28.4 REAL=0:00:04.0)
[02/16 00:35:44   3143s] *** CDM Built up (cpu=0:00:34.2  real=0:00:05.0  mem= 6736.5M) ***
[02/16 00:35:45   3147s] *** Done Building Timing Graph (cpu=0:00:38.0 real=0:00:07.0 totSessionCpu=0:52:27 mem=6736.5M)
[02/16 00:35:45   3147s] OPTC: user 20.0
[02/16 00:35:45   3147s] (I)      Running eGR regular flow
[02/16 00:35:45   3147s] Running assign ptn pin
[02/16 00:35:45   3147s] Running config msv constraints
[02/16 00:35:45   3147s] Running pre-eGR process
[02/16 00:35:45   3147s] (I)      Started Early Global Route ( Curr Mem: 5.66 MB )
[02/16 00:35:45   3147s] (I)      Initializing eGR engine (regular)
[02/16 00:35:45   3147s] Set min layer with design mode ( 2 )
[02/16 00:35:45   3147s] Set max layer with design mode ( 7 )
[02/16 00:35:45   3147s] (I)      clean place blk overflow:
[02/16 00:35:45   3147s] (I)      H : enabled 1.00 0
[02/16 00:35:45   3147s] (I)      V : enabled 1.00 0
[02/16 00:35:45   3147s] (I)      Initializing eGR engine (regular)
[02/16 00:35:45   3147s] Set min layer with design mode ( 2 )
[02/16 00:35:45   3147s] Set max layer with design mode ( 7 )
[02/16 00:35:45   3147s] (I)      clean place blk overflow:
[02/16 00:35:45   3147s] (I)      H : enabled 1.00 0
[02/16 00:35:45   3147s] (I)      V : enabled 1.00 0
[02/16 00:35:45   3147s] (I)      Started Early Global Route kernel ( Curr Mem: 5.66 MB )
[02/16 00:35:45   3147s] (I)      Running eGR Regular flow
[02/16 00:35:45   3147s] (I)      # wire layers (front) : 11
[02/16 00:35:45   3147s] (I)      # wire layers (back)  : 0
[02/16 00:35:45   3147s] (I)      min wire layer : 1
[02/16 00:35:45   3147s] (I)      max wire layer : 10
[02/16 00:35:45   3147s] (I)      # cut layers (front) : 10
[02/16 00:35:45   3147s] (I)      # cut layers (back)  : 0
[02/16 00:35:45   3147s] (I)      min cut layer : 1
[02/16 00:35:45   3147s] (I)      max cut layer : 9
[02/16 00:35:45   3147s] (I)      ================================ Layers ================================
[02/16 00:35:45   3147s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:35:45   3147s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:35:45   3147s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:35:45   3147s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:35:45   3147s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:35:45   3147s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:35:45   3147s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:35:45   3147s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:35:45   3147s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:35:45   3147s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:35:45   3147s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:35:45   3147s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:35:45   3147s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:35:45   3147s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:35:45   3147s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:35:45   3147s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:35:45   3147s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:35:45   3147s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:35:45   3147s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:35:45   3147s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:35:45   3147s] (I)      Started Import and model ( Curr Mem: 5.66 MB )
[02/16 00:35:45   3147s] (I)      == Non-default Options ==
[02/16 00:35:45   3147s] (I)      Build term to term wires                           : false
[02/16 00:35:45   3147s] (I)      Maximum routing layer                              : 7
[02/16 00:35:45   3147s] (I)      Top routing layer                                  : 7
[02/16 00:35:45   3147s] (I)      Number of threads                                  : 8
[02/16 00:35:45   3147s] (I)      Route tie net to shape                             : auto
[02/16 00:35:45   3147s] (I)      Method to set GCell size                           : row
[02/16 00:35:45   3147s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:35:45   3147s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:35:45   3147s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:35:45   3147s] Removed 1 out of boundary tracks from layer 2
[02/16 00:35:45   3147s] Removed 1 out of boundary tracks from layer 2
[02/16 00:35:45   3147s] Removed 1 out of boundary tracks from layer 2
[02/16 00:35:45   3147s] Removed 1 out of boundary tracks from layer 2
[02/16 00:35:45   3147s] Removed 1 out of boundary tracks from layer 2
[02/16 00:35:45   3147s] Removed 1 out of boundary tracks from layer 2
[02/16 00:35:45   3147s] (I)      ============== Pin Summary ==============
[02/16 00:35:45   3147s] (I)      +-------+--------+---------+------------+
[02/16 00:35:45   3147s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:35:45   3147s] (I)      +-------+--------+---------+------------+
[02/16 00:35:45   3147s] (I)      |     1 | 110472 |   86.84 |        Pin |
[02/16 00:35:45   3147s] (I)      |     2 |  16740 |   13.16 |        Pin |
[02/16 00:35:45   3147s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:35:45   3147s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:35:45   3147s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:35:45   3147s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:35:45   3147s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:35:45   3147s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:35:45   3147s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:35:45   3147s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:35:45   3147s] (I)      +-------+--------+---------+------------+
[02/16 00:35:45   3147s] (I)      Custom ignore net properties:
[02/16 00:35:45   3147s] (I)      1 : NotLegal
[02/16 00:35:45   3147s] (I)      Default ignore net properties:
[02/16 00:35:45   3147s] (I)      1 : Special
[02/16 00:35:45   3147s] (I)      2 : Analog
[02/16 00:35:45   3147s] (I)      3 : Fixed
[02/16 00:35:45   3147s] (I)      4 : Skipped
[02/16 00:35:45   3147s] (I)      5 : MixedSignal
[02/16 00:35:45   3147s] (I)      Prerouted net properties:
[02/16 00:35:45   3147s] (I)      1 : NotLegal
[02/16 00:35:45   3147s] (I)      2 : Special
[02/16 00:35:45   3147s] (I)      3 : Analog
[02/16 00:35:45   3147s] (I)      4 : Fixed
[02/16 00:35:45   3147s] (I)      5 : Skipped
[02/16 00:35:45   3147s] (I)      6 : MixedSignal
[02/16 00:35:46   3147s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:35:46   3147s] (I)      Use row-based GCell size
[02/16 00:35:46   3147s] (I)      Use row-based GCell align
[02/16 00:35:46   3147s] (I)      layer 0 area = 170496
[02/16 00:35:46   3147s] (I)      layer 1 area = 170496
[02/16 00:35:46   3147s] (I)      layer 2 area = 170496
[02/16 00:35:46   3147s] (I)      layer 3 area = 512000
[02/16 00:35:46   3147s] (I)      layer 4 area = 512000
[02/16 00:35:46   3147s] (I)      layer 5 area = 560000
[02/16 00:35:46   3147s] (I)      layer 6 area = 560000
[02/16 00:35:46   3147s] (I)      GCell unit size   : 4320
[02/16 00:35:46   3147s] (I)      GCell multiplier  : 1
[02/16 00:35:46   3147s] (I)      GCell row height  : 4320
[02/16 00:35:46   3147s] (I)      Actual row height : 4320
[02/16 00:35:46   3147s] (I)      GCell align ref   : 24768 24768
[02/16 00:35:46   3147s] missing default track structure on layer 1
[02/16 00:35:46   3147s] [NR-eGR] Track table information for default rule: 
[02/16 00:35:46   3147s] [NR-eGR] M1 has no routable track
[02/16 00:35:46   3147s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:35:46   3147s] [NR-eGR] M3 has single uniform track structure
[02/16 00:35:46   3147s] [NR-eGR] M4 has single uniform track structure
[02/16 00:35:46   3147s] [NR-eGR] M5 has single uniform track structure
[02/16 00:35:46   3147s] [NR-eGR] M6 has single uniform track structure
[02/16 00:35:46   3147s] [NR-eGR] M7 has single uniform track structure
[02/16 00:35:46   3147s] [NR-eGR] M8 has single uniform track structure
[02/16 00:35:46   3147s] [NR-eGR] M9 has single uniform track structure
[02/16 00:35:46   3147s] [NR-eGR] Pad has single uniform track structure
[02/16 00:35:46   3147s] (I)      ============== Default via ===============
[02/16 00:35:46   3147s] (I)      +---+------------------+-----------------+
[02/16 00:35:46   3147s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:35:46   3147s] (I)      +---+------------------+-----------------+
[02/16 00:35:46   3147s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:35:46   3147s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:35:46   3147s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:35:46   3147s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:35:46   3147s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:35:46   3147s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:35:46   3147s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:35:46   3147s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:35:46   3147s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:35:46   3147s] (I)      +---+------------------+-----------------+
[02/16 00:35:46   3147s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:35:46   3147s] [NR-eGR] Read 1667 PG shapes
[02/16 00:35:46   3147s] [NR-eGR] Read 0 clock shapes
[02/16 00:35:46   3147s] [NR-eGR] Read 0 other shapes
[02/16 00:35:46   3147s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:35:46   3147s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:35:46   3147s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:35:46   3147s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:35:46   3147s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:35:46   3147s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:35:46   3147s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:35:46   3147s] [NR-eGR] #Other Blockages    : 0
[02/16 00:35:46   3147s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:35:46   3147s] [NR-eGR] #prerouted nets         : 85
[02/16 00:35:46   3147s] [NR-eGR] #prerouted special nets : 0
[02/16 00:35:46   3147s] [NR-eGR] #prerouted wires        : 14985
[02/16 00:35:46   3147s] [NR-eGR] Read 33970 nets ( ignored 85 )
[02/16 00:35:46   3147s] (I)        Front-side 33970 ( ignored 85 )
[02/16 00:35:46   3147s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:35:46   3147s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:35:46   3147s] (I)      handle routing halo
[02/16 00:35:46   3147s] (I)      Reading macro buffers
[02/16 00:35:46   3147s] (I)      Number of macro buffers: 0
[02/16 00:35:46   3147s] (I)      early_global_route_priority property id does not exist.
[02/16 00:35:46   3147s] (I)      Read Num Blocks=46499  Num Prerouted Wires=14985  Num CS=0
[02/16 00:35:46   3147s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 7877
[02/16 00:35:46   3148s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 5115
[02/16 00:35:46   3148s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 1475
[02/16 00:35:46   3148s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 451
[02/16 00:35:46   3148s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 67
[02/16 00:35:46   3148s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:35:46   3148s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:35:46   3148s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:35:46   3148s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:35:46   3148s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:35:46   3148s] (I)      Number of ignored nets                =     85
[02/16 00:35:46   3148s] (I)      Number of connected nets              =      0
[02/16 00:35:46   3148s] (I)      Number of fixed nets                  =     85.  Ignored: Yes
[02/16 00:35:46   3148s] (I)      Number of clock nets                  =     85.  Ignored: No
[02/16 00:35:46   3148s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:35:46   3148s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:35:46   3148s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:35:46   3148s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:35:46   3148s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:35:46   3148s] (I)      Ndr track 0 does not exist
[02/16 00:35:46   3148s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:35:46   3148s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:35:46   3148s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:35:46   3148s] (I)      Site width          :   864  (dbu)
[02/16 00:35:46   3148s] (I)      Row height          :  4320  (dbu)
[02/16 00:35:46   3148s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:35:46   3148s] (I)      GCell width         :  4320  (dbu)
[02/16 00:35:46   3148s] (I)      GCell height        :  4320  (dbu)
[02/16 00:35:46   3148s] (I)      Grid                :   343   343     7
[02/16 00:35:46   3148s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:35:46   3148s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:35:46   3148s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:35:46   3148s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:35:46   3148s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:35:46   3148s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:35:46   3148s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:35:46   3148s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:35:46   3148s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:35:46   3148s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:35:46   3148s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:35:46   3148s] (I)      --------------------------------------------------------
[02/16 00:35:46   3148s] 
[02/16 00:35:46   3148s] [NR-eGR] ============ Routing rule table ============
[02/16 00:35:46   3148s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 33885
[02/16 00:35:46   3148s] [NR-eGR] ========================================
[02/16 00:35:46   3148s] [NR-eGR] 
[02/16 00:35:46   3148s] (I)      ==== NDR : (Default) ====
[02/16 00:35:46   3148s] (I)      +--------------+--------+
[02/16 00:35:46   3148s] (I)      |           ID |      0 |
[02/16 00:35:46   3148s] (I)      |      Default |    yes |
[02/16 00:35:46   3148s] (I)      |  Clk Special |     no |
[02/16 00:35:46   3148s] (I)      | Hard spacing |     no |
[02/16 00:35:46   3148s] (I)      |    NDR track | (none) |
[02/16 00:35:46   3148s] (I)      |      NDR via | (none) |
[02/16 00:35:46   3148s] (I)      |  Extra space |      0 |
[02/16 00:35:46   3148s] (I)      |      Shields |      0 |
[02/16 00:35:46   3148s] (I)      |   Demand (H) |      1 |
[02/16 00:35:46   3148s] (I)      |   Demand (V) |      1 |
[02/16 00:35:46   3148s] (I)      |        #Nets |  33885 |
[02/16 00:35:46   3148s] (I)      +--------------+--------+
[02/16 00:35:46   3148s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:35:46   3148s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:35:46   3148s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:35:46   3148s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:35:46   3148s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:35:46   3148s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:35:46   3148s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:35:46   3148s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:35:46   3148s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:35:46   3148s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:35:46   3148s] (I)      =============== Blocked Tracks ===============
[02/16 00:35:46   3148s] (I)      +-------+---------+----------+---------------+
[02/16 00:35:46   3148s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:35:46   3148s] (I)      +-------+---------+----------+---------------+
[02/16 00:35:46   3148s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:35:46   3148s] (I)      |     2 |  821828 |   149690 |        18.21% |
[02/16 00:35:46   3148s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:35:46   3148s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:35:46   3148s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:35:46   3148s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:35:46   3148s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:35:46   3148s] (I)      +-------+---------+----------+---------------+
[02/16 00:35:46   3148s] (I)      Finished Import and model ( CPU: 0.69 sec, Real: 0.72 sec, Curr Mem: 5.67 MB )
[02/16 00:35:46   3148s] (I)      Reset routing kernel
[02/16 00:35:46   3148s] (I)      Started Global Routing ( Curr Mem: 5.67 MB )
[02/16 00:35:46   3148s] (I)      totalPins=121307  totalGlobalPin=120410 (99.26%)
[02/16 00:35:46   3148s] (I)      ================= Net Group Info =================
[02/16 00:35:46   3148s] (I)      +----+----------------+--------------+-----------+
[02/16 00:35:46   3148s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:35:46   3148s] (I)      +----+----------------+--------------+-----------+
[02/16 00:35:46   3148s] (I)      |  1 |          33885 |        M2(2) |     M7(7) |
[02/16 00:35:46   3148s] (I)      +----+----------------+--------------+-----------+
[02/16 00:35:46   3148s] (I)      total 2D Cap : 3363000 = (1539002 H, 1823998 V)
[02/16 00:35:46   3148s] (I)      total 2D Demand : 55195 = (26660 H, 28535 V)
[02/16 00:35:46   3148s] (I)      init route region map
[02/16 00:35:46   3148s] (I)      #blocked GCells = 0
[02/16 00:35:46   3148s] (I)      #regions = 1
[02/16 00:35:46   3148s] (I)      init safety region map
[02/16 00:35:46   3148s] (I)      #blocked GCells = 0
[02/16 00:35:46   3148s] (I)      #regions = 1
[02/16 00:35:46   3148s] [NR-eGR] Layer group 1: route 33885 net(s) in layer range [2, 7]
[02/16 00:35:46   3148s] (I)      
[02/16 00:35:46   3148s] (I)      ============  Phase 1a Route ============
[02/16 00:35:46   3149s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:35:46   3149s] (I)      Usage: 507878 = (197993 H, 309885 V) = (12.87% H, 16.99% V) = (2.138e+05um H, 3.347e+05um V)
[02/16 00:35:46   3149s] (I)      
[02/16 00:35:46   3149s] (I)      ============  Phase 1b Route ============
[02/16 00:35:46   3149s] (I)      Usage: 507945 = (198024 H, 309921 V) = (12.87% H, 16.99% V) = (2.139e+05um H, 3.347e+05um V)
[02/16 00:35:46   3149s] (I)      Overflow of layer group 1: 0.07% H + 0.01% V. EstWL: 5.485806e+05um
[02/16 00:35:46   3149s] (I)      Congestion metric : 0.09%H 0.01%V, 0.11%HV
[02/16 00:35:46   3149s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:35:46   3149s] (I)      
[02/16 00:35:46   3149s] (I)      ============  Phase 1c Route ============
[02/16 00:35:46   3149s] (I)      Level2 Grid: 69 x 69
[02/16 00:35:46   3149s] (I)      Usage: 507945 = (198024 H, 309921 V) = (12.87% H, 16.99% V) = (2.139e+05um H, 3.347e+05um V)
[02/16 00:35:46   3149s] (I)      
[02/16 00:35:46   3149s] (I)      ============  Phase 1d Route ============
[02/16 00:35:47   3150s] (I)      Usage: 508032 = (198057 H, 309975 V) = (12.87% H, 16.99% V) = (2.139e+05um H, 3.348e+05um V)
[02/16 00:35:47   3150s] (I)      
[02/16 00:35:47   3150s] (I)      ============  Phase 1e Route ============
[02/16 00:35:47   3150s] (I)      Usage: 508032 = (198057 H, 309975 V) = (12.87% H, 16.99% V) = (2.139e+05um H, 3.348e+05um V)
[02/16 00:35:47   3150s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 5.486746e+05um
[02/16 00:35:47   3150s] (I)      
[02/16 00:35:47   3150s] (I)      ============  Phase 1l Route ============
[02/16 00:35:47   3151s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:35:47   3151s] (I)      Layer  2:     697642    161758       440           0      879795    ( 0.00%) 
[02/16 00:35:47   3151s] (I)      Layer  3:     851401    225791       104           0      879795    ( 0.00%) 
[02/16 00:35:47   3151s] (I)      Layer  4:     444567     80562       905       52132      607714    ( 7.90%) 
[02/16 00:35:47   3151s] (I)      Layer  5:     560538     93950         2           0      659846    ( 0.00%) 
[02/16 00:35:47   3151s] (I)      Layer  6:     408851     39397         4       10079      484806    ( 2.04%) 
[02/16 00:35:47   3151s] (I)      Layer  7:     409109     30313         4       10083      484802    ( 2.04%) 
[02/16 00:35:47   3151s] (I)      Total:       3372108    631771      1459       72292     3996756    ( 1.78%) 
[02/16 00:35:47   3151s] (I)      
[02/16 00:35:47   3151s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:35:47   3151s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:35:47   3151s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:35:47   3151s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/16 00:35:47   3151s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:35:47   3151s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:35:47   3151s] [NR-eGR]      M2 ( 2)       355( 0.30%)        11( 0.01%)   ( 0.31%) 
[02/16 00:35:47   3151s] [NR-eGR]      M3 ( 3)        83( 0.07%)         4( 0.00%)   ( 0.07%) 
[02/16 00:35:47   3151s] [NR-eGR]      M4 ( 4)       666( 0.62%)        19( 0.02%)   ( 0.63%) 
[02/16 00:35:47   3151s] [NR-eGR]      M5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:35:47   3151s] [NR-eGR]      M6 ( 6)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:35:47   3151s] [NR-eGR]      M7 ( 7)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:35:47   3151s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:35:47   3151s] [NR-eGR]        Total      1114( 0.16%)        34( 0.00%)   ( 0.17%) 
[02/16 00:35:47   3151s] [NR-eGR] 
[02/16 00:35:47   3151s] (I)      Finished Global Routing ( CPU: 3.81 sec, Real: 1.20 sec, Curr Mem: 5.69 MB )
[02/16 00:35:47   3151s] (I)      Updating congestion map
[02/16 00:35:47   3151s] (I)      total 2D Cap : 3385440 = (1559962 H, 1825478 V)
[02/16 00:35:47   3151s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[02/16 00:35:47   3151s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.56 sec, Real: 2.00 sec, Curr Mem: 5.68 MB )
[02/16 00:35:47   3151s] [NR-eGR] Finished Early Global Route ( CPU: 4.58 sec, Real: 2.01 sec, Curr Mem: 5.64 MB )
[02/16 00:35:47   3151s] (I)      ========================================== Runtime Summary ===========================================
[02/16 00:35:47   3151s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[02/16 00:35:47   3151s] (I)      ------------------------------------------------------------------------------------------------------
[02/16 00:35:47   3151s] (I)       Early Global Route                             100.00%  1033.66 sec  1035.67 sec  2.01 sec  4.58 sec 
[02/16 00:35:47   3151s] (I)       +-Early Global Route kernel                     99.14%  1033.66 sec  1035.66 sec  2.00 sec  4.56 sec 
[02/16 00:35:47   3151s] (I)       | +-Import and model                            35.81%  1033.67 sec  1034.39 sec  0.72 sec  0.69 sec 
[02/16 00:35:47   3151s] (I)       | | +-Create place DB                           11.64%  1033.67 sec  1033.90 sec  0.23 sec  0.23 sec 
[02/16 00:35:47   3151s] (I)       | | | +-Import place data                       11.63%  1033.67 sec  1033.90 sec  0.23 sec  0.23 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Read instances and placement           2.41%  1033.67 sec  1033.72 sec  0.05 sec  0.05 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Read nets                              9.08%  1033.72 sec  1033.90 sec  0.18 sec  0.18 sec 
[02/16 00:35:47   3151s] (I)       | | +-Create route DB                           23.45%  1033.90 sec  1034.38 sec  0.47 sec  0.44 sec 
[02/16 00:35:47   3151s] (I)       | | | +-Import route data (8T)                  23.41%  1033.90 sec  1034.38 sec  0.47 sec  0.44 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Read blockages ( Layer 2-7 )           3.26%  1034.07 sec  1034.14 sec  0.07 sec  0.06 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Read routing blockages               0.00%  1034.07 sec  1034.07 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Read bump blockages                  0.00%  1034.07 sec  1034.07 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Read instance blockages              2.54%  1034.07 sec  1034.13 sec  0.05 sec  0.05 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Read PG blockages                    0.53%  1034.13 sec  1034.14 sec  0.01 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  1034.13 sec  1034.13 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Read clock blockages                 0.00%  1034.14 sec  1034.14 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Read other blockages                 0.00%  1034.14 sec  1034.14 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Read halo blockages                  0.05%  1034.14 sec  1034.14 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1034.14 sec  1034.14 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Read blackboxes                        0.00%  1034.14 sec  1034.14 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Read prerouted                         0.62%  1034.14 sec  1034.15 sec  0.01 sec  0.01 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Read nets                              1.71%  1034.15 sec  1034.19 sec  0.03 sec  0.03 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Set up via pillars                     1.98%  1034.21 sec  1034.25 sec  0.04 sec  0.04 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Initialize 3D grid graph               0.23%  1034.26 sec  1034.26 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Model blockage capacity                4.53%  1034.27 sec  1034.36 sec  0.09 sec  0.09 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Initialize 3D capacity               4.11%  1034.27 sec  1034.35 sec  0.08 sec  0.08 sec 
[02/16 00:35:47   3151s] (I)       | | +-Read aux data                              0.00%  1034.38 sec  1034.38 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | +-Others data preparation                    0.00%  1034.38 sec  1034.38 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | +-Create route kernel                        0.45%  1034.38 sec  1034.39 sec  0.01 sec  0.01 sec 
[02/16 00:35:47   3151s] (I)       | +-Global Routing                              59.74%  1034.39 sec  1035.60 sec  1.20 sec  3.81 sec 
[02/16 00:35:47   3151s] (I)       | | +-Initialization                             1.87%  1034.39 sec  1034.43 sec  0.04 sec  0.04 sec 
[02/16 00:35:47   3151s] (I)       | | +-Net group 1                               55.86%  1034.43 sec  1035.56 sec  1.13 sec  3.73 sec 
[02/16 00:35:47   3151s] (I)       | | | +-Generate topology (8T)                   1.89%  1034.43 sec  1034.47 sec  0.04 sec  0.20 sec 
[02/16 00:35:47   3151s] (I)       | | | +-Phase 1a                                11.99%  1034.55 sec  1034.79 sec  0.24 sec  0.68 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Pattern routing (8T)                   8.56%  1034.55 sec  1034.72 sec  0.17 sec  0.61 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.75%  1034.73 sec  1034.76 sec  0.04 sec  0.04 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Add via demand to 2D                   1.44%  1034.76 sec  1034.79 sec  0.03 sec  0.03 sec 
[02/16 00:35:47   3151s] (I)       | | | +-Phase 1b                                 7.45%  1034.79 sec  1034.94 sec  0.15 sec  0.22 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Monotonic routing (8T)                 2.95%  1034.79 sec  1034.85 sec  0.06 sec  0.13 sec 
[02/16 00:35:47   3151s] (I)       | | | +-Phase 1c                                 1.24%  1034.94 sec  1034.97 sec  0.02 sec  0.02 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Two level Routing                      1.22%  1034.94 sec  1034.97 sec  0.02 sec  0.02 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Two Level Routing (Regular)          0.98%  1034.94 sec  1034.96 sec  0.02 sec  0.02 sec 
[02/16 00:35:47   3151s] (I)       | | | | | +-Two Level Routing (Strong)           0.15%  1034.96 sec  1034.97 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | +-Phase 1d                                 9.80%  1034.97 sec  1035.16 sec  0.20 sec  0.87 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Detoured routing (8T)                  9.78%  1034.97 sec  1035.16 sec  0.20 sec  0.87 sec 
[02/16 00:35:47   3151s] (I)       | | | +-Phase 1e                                 0.07%  1035.16 sec  1035.17 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Route legalization                     0.00%  1035.16 sec  1035.16 sec  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)       | | | +-Phase 1l                                19.46%  1035.17 sec  1035.56 sec  0.39 sec  1.65 sec 
[02/16 00:35:47   3151s] (I)       | | | | +-Layer assignment (8T)                 18.70%  1035.18 sec  1035.56 sec  0.38 sec  1.64 sec 
[02/16 00:35:47   3151s] (I)       | +-Export cong map                              3.13%  1035.60 sec  1035.66 sec  0.06 sec  0.06 sec 
[02/16 00:35:47   3151s] (I)       | | +-Export 2D cong map                         1.04%  1035.64 sec  1035.66 sec  0.02 sec  0.02 sec 
[02/16 00:35:47   3151s] (I)      ======================= Summary by functions ========================
[02/16 00:35:47   3151s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:35:47   3151s] (I)      ---------------------------------------------------------------------
[02/16 00:35:47   3151s] (I)        0  Early Global Route                  100.00%  2.01 sec  4.58 sec 
[02/16 00:35:47   3151s] (I)        1  Early Global Route kernel            99.14%  2.00 sec  4.56 sec 
[02/16 00:35:47   3151s] (I)        2  Global Routing                       59.74%  1.20 sec  3.81 sec 
[02/16 00:35:47   3151s] (I)        2  Import and model                     35.81%  0.72 sec  0.69 sec 
[02/16 00:35:47   3151s] (I)        2  Export cong map                       3.13%  0.06 sec  0.06 sec 
[02/16 00:35:47   3151s] (I)        3  Net group 1                          55.86%  1.13 sec  3.73 sec 
[02/16 00:35:47   3151s] (I)        3  Create route DB                      23.45%  0.47 sec  0.44 sec 
[02/16 00:35:47   3151s] (I)        3  Create place DB                      11.64%  0.23 sec  0.23 sec 
[02/16 00:35:47   3151s] (I)        3  Initialization                        1.87%  0.04 sec  0.04 sec 
[02/16 00:35:47   3151s] (I)        3  Export 2D cong map                    1.04%  0.02 sec  0.02 sec 
[02/16 00:35:47   3151s] (I)        3  Create route kernel                   0.45%  0.01 sec  0.01 sec 
[02/16 00:35:47   3151s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        4  Import route data (8T)               23.41%  0.47 sec  0.44 sec 
[02/16 00:35:47   3151s] (I)        4  Phase 1l                             19.46%  0.39 sec  1.65 sec 
[02/16 00:35:47   3151s] (I)        4  Phase 1a                             11.99%  0.24 sec  0.68 sec 
[02/16 00:35:47   3151s] (I)        4  Import place data                    11.63%  0.23 sec  0.23 sec 
[02/16 00:35:47   3151s] (I)        4  Phase 1d                              9.80%  0.20 sec  0.87 sec 
[02/16 00:35:47   3151s] (I)        4  Phase 1b                              7.45%  0.15 sec  0.22 sec 
[02/16 00:35:47   3151s] (I)        4  Generate topology (8T)                1.89%  0.04 sec  0.20 sec 
[02/16 00:35:47   3151s] (I)        4  Phase 1c                              1.24%  0.02 sec  0.02 sec 
[02/16 00:35:47   3151s] (I)        4  Phase 1e                              0.07%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        5  Layer assignment (8T)                18.70%  0.38 sec  1.64 sec 
[02/16 00:35:47   3151s] (I)        5  Read nets                            10.79%  0.22 sec  0.21 sec 
[02/16 00:35:47   3151s] (I)        5  Detoured routing (8T)                 9.78%  0.20 sec  0.87 sec 
[02/16 00:35:47   3151s] (I)        5  Pattern routing (8T)                  8.56%  0.17 sec  0.61 sec 
[02/16 00:35:47   3151s] (I)        5  Model blockage capacity               4.53%  0.09 sec  0.09 sec 
[02/16 00:35:47   3151s] (I)        5  Read blockages ( Layer 2-7 )          3.26%  0.07 sec  0.06 sec 
[02/16 00:35:47   3151s] (I)        5  Monotonic routing (8T)                2.95%  0.06 sec  0.13 sec 
[02/16 00:35:47   3151s] (I)        5  Read instances and placement          2.41%  0.05 sec  0.05 sec 
[02/16 00:35:47   3151s] (I)        5  Set up via pillars                    1.98%  0.04 sec  0.04 sec 
[02/16 00:35:47   3151s] (I)        5  Pattern Routing Avoiding Blockages    1.75%  0.04 sec  0.04 sec 
[02/16 00:35:47   3151s] (I)        5  Add via demand to 2D                  1.44%  0.03 sec  0.03 sec 
[02/16 00:35:47   3151s] (I)        5  Two level Routing                     1.22%  0.02 sec  0.02 sec 
[02/16 00:35:47   3151s] (I)        5  Read prerouted                        0.62%  0.01 sec  0.01 sec 
[02/16 00:35:47   3151s] (I)        5  Initialize 3D grid graph              0.23%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        6  Initialize 3D capacity                4.11%  0.08 sec  0.08 sec 
[02/16 00:35:47   3151s] (I)        6  Read instance blockages               2.54%  0.05 sec  0.05 sec 
[02/16 00:35:47   3151s] (I)        6  Two Level Routing (Regular)           0.98%  0.02 sec  0.02 sec 
[02/16 00:35:47   3151s] (I)        6  Read PG blockages                     0.53%  0.01 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        6  Two Level Routing (Strong)            0.15%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        6  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] (I)        7  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[02/16 00:35:47   3151s] Running post-eGR process
[02/16 00:35:47   3151s] OPERPROF: Starting HotSpotCal at level 1, MEM:6736.5M, EPOCH TIME: 1771223747.721748
[02/16 00:35:47   3151s] [hotspot] +------------+---------------+---------------+
[02/16 00:35:47   3151s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:35:47   3151s] [hotspot] +------------+---------------+---------------+
[02/16 00:35:47   3152s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:35:47   3152s] [hotspot] +------------+---------------+---------------+
[02/16 00:35:47   3152s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:35:47   3152s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:35:47   3152s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.013, MEM:6768.5M, EPOCH TIME: 1771223747.734309
[02/16 00:35:47   3152s] [hotspot] Hotspot report including placement blocked areas
[02/16 00:35:47   3152s] OPERPROF: Starting HotSpotCal at level 1, MEM:6768.5M, EPOCH TIME: 1771223747.735009
[02/16 00:35:47   3152s] [hotspot] +------------+---------------+---------------+
[02/16 00:35:47   3152s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:35:47   3152s] [hotspot] +------------+---------------+---------------+
[02/16 00:35:47   3152s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:35:47   3152s] [hotspot] +------------+---------------+---------------+
[02/16 00:35:47   3152s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:35:47   3152s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:35:47   3152s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.014, MEM:6768.5M, EPOCH TIME: 1771223747.748767
[02/16 00:35:47   3152s] Reported timing to dir ./timingReports
[02/16 00:35:47   3152s] **optDesign ... cpu = 0:10:04, real = 0:04:02, mem = 3964.5M, totSessionCpu=0:52:32 **
[02/16 00:35:47   3152s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6768.5M, EPOCH TIME: 1771223747.788985
[02/16 00:35:47   3152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:47   3152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:47   3152s] 
[02/16 00:35:47   3152s] 
[02/16 00:35:47   3152s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:47   3152s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.046, REAL:0.040, MEM:6768.5M, EPOCH TIME: 1771223747.829126
[02/16 00:35:47   3152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:35:47   3152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:52   3162s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.994%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------------

[02/16 00:35:52   3162s] Begin: Collecting metrics
[02/16 00:35:52   3162s] **INFO: Starting Blocking QThread with 8 CPU
[02/16 00:35:52   3162s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 00:35:52   3162s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:35:52      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.5M
[02/16 00:35:52      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:35:52      0s] 
[02/16 00:35:52      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4060.2M, current mem=3260.4M)
[02/16 00:35:52      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3334.1M, current mem=3270.0M)
[02/16 00:35:53      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 0.5M
[02/16 00:35:53      0s] 
[02/16 00:35:53      0s] =============================================================================================
[02/16 00:35:53      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.14-s088_1
[02/16 00:35:53      0s] =============================================================================================
[02/16 00:35:53      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:35:53      0s] ---------------------------------------------------------------------------------------------
[02/16 00:35:53      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:35:53      0s] ---------------------------------------------------------------------------------------------
[02/16 00:35:53      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:35:53      0s] ---------------------------------------------------------------------------------------------

[02/16 00:35:53   3162s]  
_______________________________________________________________________
[02/16 00:35:53   3162s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:35:53   3162s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[02/16 00:35:53   3162s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[02/16 00:35:53   3162s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[02/16 00:35:53   3162s] | initial_summary         |     0.022 |    0.022 |           |        0 |       57.00 |            |              | 0:00:13  |        6711 |    0 |   0 |
[02/16 00:35:53   3162s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6711 |      |     |
[02/16 00:35:53   3162s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        6711 |      |     |
[02/16 00:35:53   3162s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6711 |      |     |
[02/16 00:35:53   3162s] | global_opt              |           |    0.022 |           |        0 |       57.00 |            |              | 0:00:05  |        6711 |      |     |
[02/16 00:35:53   3162s] | area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.97 |            |              | 0:00:08  |        6711 |      |     |
[02/16 00:35:53   3162s] | area_reclaiming_2       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:59  |        6856 |      |     |
[02/16 00:35:53   3162s] | area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |       56.94 |            |              | 0:00:08  |        6856 |      |     |
[02/16 00:35:53   3162s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:35  |        6856 |      |     |
[02/16 00:35:53   3162s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:06  |        6759 |      |     |
[02/16 00:35:53   3162s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6759 |      |     |
[02/16 00:35:53   3162s] | drv_eco_fixing          |    -0.019 |   -0.019 |        -0 |       -0 |       56.96 |            |              | 0:00:05  |        6848 |    0 |   0 |
[02/16 00:35:53   3162s] | wns_eco_fixing          |     0.020 |    0.020 |         0 |        0 |       56.99 |            |              | 0:00:26  |        6976 |      |     |
[02/16 00:35:53   3162s] | tns_eco_fixing          |     0.020 |    0.020 |         0 |        0 |       56.99 |            |              | 0:00:03  |        6976 |      |     |
[02/16 00:35:53   3162s] | final_summary           |     0.009 |    0.009 |           |        0 |       56.99 |       0.00 |         0.00 | 0:00:08  |        6768 |    0 |   0 |
[02/16 00:35:53   3162s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:35:53   3163s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=4060.2M, current mem=3980.1M)

[02/16 00:35:53   3163s] End: Collecting metrics
[02/16 00:35:53   3163s] **optDesign ... cpu = 0:10:15, real = 0:04:08, mem = 3980.1M, totSessionCpu=0:52:43 **
[02/16 00:35:53   3163s] 
[02/16 00:35:53   3163s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:35:53   3163s] Deleting Lib Analyzer.
[02/16 00:35:53   3163s] 
[02/16 00:35:53   3163s] TimeStamp Deleting Cell Server End ...
[02/16 00:35:53   3163s] *** Finished optDesign ***
[02/16 00:35:53   3163s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:35:53   3163s] UM:*                                                                   final
[02/16 00:35:54   3163s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:35:54   3163s] UM:*                                                                   opt_design_postcts
[02/16 00:35:54   3163s] Info: final physical memory for 9 CRR processes is 1025.26MB.
[02/16 00:35:55   3163s] Info: Summary of CRR changes:
[02/16 00:35:55   3163s]       - Timing transform commits:       0
[02/16 00:35:55   3163s] 
[02/16 00:35:55   3163s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:11:32 real=  0:05:02)
[02/16 00:35:55   3163s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.1 real=0:00:04.7)
[02/16 00:35:55   3163s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:41.8 real=0:00:15.3)
[02/16 00:35:55   3163s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:28 real=0:00:43.8)
[02/16 00:35:55   3163s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:35:55   3163s] Info: Destroy the CCOpt slew target map.
[02/16 00:35:55   3163s] 
[02/16 00:35:55   3163s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:35:55   3163s] Severity  ID               Count  Summary                                  
[02/16 00:35:55   3163s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[02/16 00:35:55   3163s] *** Message Summary: 2 warning(s), 0 error(s)
[02/16 00:35:55   3163s] 
[02/16 00:35:55   3163s] clean pInstBBox. size 0
[02/16 00:35:55   3163s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:35:55   3163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:55   3163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:55   3163s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:35:55   3163s] *** optDesign #1 [finish] () : cpu/real = 0:10:15.3/0:04:10.4 (2.5), totSession cpu/real = 0:52:43.8/0:18:46.5 (2.8), mem = 6768.5M
[02/16 00:35:55   3163s] 
[02/16 00:35:55   3163s] =============================================================================================
[02/16 00:35:55   3163s]  Final TAT Report : optDesign #1                                                23.14-s088_1
[02/16 00:35:55   3163s] =============================================================================================
[02/16 00:35:55   3163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:35:55   3163s] ---------------------------------------------------------------------------------------------
[02/16 00:35:55   3163s] [ InitOpt                ]      1   0:00:31.3  (  12.5 % )     0:00:44.0 /  0:00:57.5    1.3
[02/16 00:35:55   3163s] [ WnsOpt                 ]      1   0:00:22.1  (   8.8 % )     0:00:25.5 /  0:00:24.6    1.0
[02/16 00:35:55   3163s] [ TnsOpt                 ]      1   0:00:03.1  (   1.2 % )     0:00:03.1 /  0:00:05.2    1.7
[02/16 00:35:55   3163s] [ GlobalOpt              ]      1   0:00:04.2  (   1.7 % )     0:00:04.2 /  0:00:06.7    1.6
[02/16 00:35:55   3163s] [ DrvOpt                 ]      2   0:00:07.3  (   2.9 % )     0:00:07.3 /  0:00:17.3    2.4
[02/16 00:35:55   3163s] [ SimplifyNetlist        ]      1   0:00:02.5  (   1.0 % )     0:00:02.5 /  0:00:03.6    1.4
[02/16 00:35:55   3163s] [ AreaOpt                ]      3   0:01:10.4  (  28.1 % )     0:01:12.4 /  0:04:01.5    3.3
[02/16 00:35:55   3163s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:55   3163s] [ ViewPruning            ]     10   0:00:02.0  (   0.8 % )     0:00:03.0 /  0:00:12.9    4.2
[02/16 00:35:55   3163s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.2 % )     0:00:17.0 /  0:01:01.0    3.6
[02/16 00:35:55   3163s] [ MetricReport           ]     15   0:00:05.5  (   2.2 % )     0:00:05.5 /  0:00:04.6    0.8
[02/16 00:35:55   3163s] [ DrvReport              ]      2   0:00:02.7  (   1.1 % )     0:00:02.7 /  0:00:03.9    1.4
[02/16 00:35:55   3163s] [ CongRefineRouteType    ]      2   0:00:01.1  (   0.4 % )     0:00:01.1 /  0:00:01.2    1.1
[02/16 00:35:55   3163s] [ LocalWireReclaim       ]      1   0:00:00.2  (   0.1 % )     0:00:35.1 /  0:01:08.0    1.9
[02/16 00:35:55   3163s] [ SlackTraversorInit     ]     12   0:00:01.3  (   0.5 % )     0:00:02.1 /  0:00:04.9    2.3
[02/16 00:35:55   3163s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:55   3163s] [ PlacerInterfaceInit    ]      3   0:00:00.5  (   0.2 % )     0:00:00.7 /  0:00:01.6    2.1
[02/16 00:35:55   3163s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:55   3163s] [ ReportTranViolation    ]      2   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[02/16 00:35:55   3163s] [ ReportCapViolation     ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.8    2.2
[02/16 00:35:55   3163s] [ RefinePlace            ]      3   0:00:40.3  (  16.1 % )     0:00:40.4 /  0:01:20.0    2.0
[02/16 00:35:55   3163s] [ DetailPlaceInit        ]      4   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:35:55   3163s] [ EarlyGlobalRoute       ]      2   0:00:05.4  (   2.2 % )     0:00:05.4 /  0:00:12.5    2.3
[02/16 00:35:55   3163s] [ ExtractRC              ]      2   0:00:01.4  (   0.6 % )     0:00:01.4 /  0:00:01.4    1.0
[02/16 00:35:55   3163s] [ UpdateTimingGraph      ]      6   0:00:01.7  (   0.7 % )     0:00:27.0 /  0:02:18.8    5.1
[02/16 00:35:55   3163s] [ FullDelayCalc          ]      4   0:00:26.7  (  10.6 % )     0:00:26.7 /  0:02:22.5    5.3
[02/16 00:35:55   3163s] [ TimingUpdate           ]     33   0:00:07.6  (   3.0 % )     0:00:07.6 /  0:00:46.2    6.1
[02/16 00:35:55   3163s] [ TimingReport           ]      2   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:01.6    2.4
[02/16 00:35:55   3163s] [ GenerateReports        ]      1   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[02/16 00:35:55   3163s] [ IncrTimingUpdate       ]     12   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:03.2    4.2
[02/16 00:35:55   3163s] [ MISC                   ]          0:00:09.0  (   3.6 % )     0:00:09.0 /  0:00:10.8    1.2
[02/16 00:35:55   3163s] ---------------------------------------------------------------------------------------------
[02/16 00:35:55   3163s]  optDesign #1 TOTAL                 0:04:10.4  ( 100.0 % )     0:04:10.4 /  0:10:15.3    2.5
[02/16 00:35:55   3163s] ---------------------------------------------------------------------------------------------
[02/16 00:35:55   3163s] <CMD> optDesign -postCTS -hold
[02/16 00:35:55   3163s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3898.0M, totSessionCpu=0:52:44 **
[02/16 00:35:55   3163s] 
[02/16 00:35:55   3163s] Active Setup views: view_tt 
[02/16 00:35:55   3163s] *** optDesign #2 [begin] () : totSession cpu/real = 0:52:43.8/0:18:46.5 (2.8), mem = 6768.5M
[02/16 00:35:55   3163s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:35:55   3163s] GigaOpt running with 8 threads.
[02/16 00:35:55   3163s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:52:43.8/0:18:46.5 (2.8), mem = 6768.5M
[02/16 00:35:55   3163s] **INFO: User settings:
[02/16 00:35:55   3163s] setDesignMode -bottomRoutingLayer                              2
[02/16 00:35:55   3163s] setDesignMode -process                                         45
[02/16 00:35:55   3163s] setDesignMode -topRoutingLayer                                 7
[02/16 00:35:55   3163s] setExtractRCMode -coupling_c_th                                0.1
[02/16 00:35:55   3163s] setExtractRCMode -engine                                       preRoute
[02/16 00:35:55   3163s] setExtractRCMode -relative_c_th                                1
[02/16 00:35:55   3163s] setExtractRCMode -total_c_th                                   0
[02/16 00:35:55   3163s] setUsefulSkewMode -opt_skew_eco_route                          false
[02/16 00:35:55   3163s] setDelayCalMode -enable_high_fanout                            true
[02/16 00:35:55   3163s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[02/16 00:35:55   3163s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[02/16 00:35:55   3163s] setDelayCalMode -engine                                        aae
[02/16 00:35:55   3163s] setDelayCalMode -ignoreNetLoad                                 false
[02/16 00:35:55   3163s] setDelayCalMode -socv_accuracy_mode                            low
[02/16 00:35:55   3163s] setOptMode -opt_view_pruning_setup_views_active_list           { view_tt }
[02/16 00:35:55   3163s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_tt}
[02/16 00:35:55   3163s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_tt}
[02/16 00:35:55   3163s] setOptMode -opt_drv_margin                                     0
[02/16 00:35:55   3163s] setOptMode -opt_drv                                            true
[02/16 00:35:55   3163s] setOptMode -opt_hold_target_slack                              0.02
[02/16 00:35:55   3163s] setOptMode -opt_resize_flip_flops                              true
[02/16 00:35:55   3163s] setOptMode -opt_preserve_all_sequential                        false
[02/16 00:35:55   3163s] setOptMode -opt_setup_target_slack                             0.02
[02/16 00:35:55   3163s] setPlaceMode -place_detail_dpt_flow                            true
[02/16 00:35:55   3163s] setAnalysisMode -analysisType                                  single
[02/16 00:35:55   3163s] setAnalysisMode -checkType                                     setup
[02/16 00:35:55   3163s] setAnalysisMode -clkSrcPath                                    true
[02/16 00:35:55   3163s] setAnalysisMode -clockPropagation                              sdcControl
[02/16 00:35:55   3163s] setAnalysisMode -usefulSkew                                    true
[02/16 00:35:55   3163s] 
[02/16 00:35:55   3163s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 00:35:56   3165s] 
[02/16 00:35:56   3165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:35:56   3165s] Summary for sequential cells identification: 
[02/16 00:35:56   3165s]   Identified SBFF number: 34
[02/16 00:35:56   3165s]   Identified MBFF number: 0
[02/16 00:35:56   3165s]   Identified SB Latch number: 12
[02/16 00:35:56   3165s]   Identified MB Latch number: 0
[02/16 00:35:56   3165s]   Not identified SBFF number: 0
[02/16 00:35:56   3165s]   Not identified MBFF number: 0
[02/16 00:35:56   3165s]   Not identified SB Latch number: 0
[02/16 00:35:56   3165s]   Not identified MB Latch number: 0
[02/16 00:35:56   3165s]   Number of sequential cells which are not FFs: 20
[02/16 00:35:56   3165s]  Visiting view : view_tt
[02/16 00:35:56   3165s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:35:56   3165s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:35:56   3165s]  Visiting view : view_tt
[02/16 00:35:56   3165s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:35:56   3165s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:35:56   3165s] TLC MultiMap info (StdDelay):
[02/16 00:35:56   3165s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:35:56   3165s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:35:56   3165s]  Setting StdDelay to: 6.1ps
[02/16 00:35:56   3165s] 
[02/16 00:35:56   3165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:35:56   3165s] Need call spDPlaceInit before registerPrioInstLoc.
[02/16 00:35:56   3165s] OPERPROF: Starting DPlace-Init at level 1, MEM:6768.5M, EPOCH TIME: 1771223756.092648
[02/16 00:35:56   3165s] Processing tracks to init pin-track alignment.
[02/16 00:35:56   3165s] z: 1, totalTracks: 0
[02/16 00:35:56   3165s] z: 3, totalTracks: 1
[02/16 00:35:56   3165s] z: 5, totalTracks: 1
[02/16 00:35:56   3165s] z: 7, totalTracks: 1
[02/16 00:35:56   3165s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:35:56   3165s] #spOpts: rpCkHalo=4 
[02/16 00:35:56   3165s] Initializing Route Infrastructure for color support ...
[02/16 00:35:56   3165s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6768.5M, EPOCH TIME: 1771223756.093194
[02/16 00:35:56   3165s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6768.5M, EPOCH TIME: 1771223756.094137
[02/16 00:35:56   3165s] Route Infrastructure Initialized for color support successfully.
[02/16 00:35:56   3165s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:35:56   3165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:56   3165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:56   3165s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:35:56   3165s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6768.5M, EPOCH TIME: 1771223756.125850
[02/16 00:35:56   3165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:56   3165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:56   3165s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6768.5M, EPOCH TIME: 1771223756.127425
[02/16 00:35:56   3165s] Max number of tech site patterns supported in site array is 256.
[02/16 00:35:56   3165s] Core basic site is asap7sc7p5t
[02/16 00:35:56   3165s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:35:56   3165s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:35:56   3165s] Fast DP-INIT is on for default
[02/16 00:35:56   3165s] Keep-away cache is enable on metals: 1-10
[02/16 00:35:56   3165s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:35:56   3165s] Atter site array init, number of instance map data is 0.
[02/16 00:35:56   3165s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.048, REAL:0.032, MEM:6768.5M, EPOCH TIME: 1771223756.159035
[02/16 00:35:56   3165s] 
[02/16 00:35:56   3165s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:35:56   3165s] 
[02/16 00:35:56   3165s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:56   3165s] OPERPROF:     Starting CMU at level 3, MEM:6768.5M, EPOCH TIME: 1771223756.170865
[02/16 00:35:56   3165s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:6768.5M, EPOCH TIME: 1771223756.174484
[02/16 00:35:56   3165s] 
[02/16 00:35:56   3165s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:35:56   3165s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.074, REAL:0.055, MEM:6768.5M, EPOCH TIME: 1771223756.180890
[02/16 00:35:56   3165s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6768.5M, EPOCH TIME: 1771223756.181118
[02/16 00:35:56   3165s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6768.5M, EPOCH TIME: 1771223756.181311
[02/16 00:35:56   3165s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6768.5MB).
[02/16 00:35:56   3165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.133, REAL:0.113, MEM:6768.5M, EPOCH TIME: 1771223756.205503
[02/16 00:35:56   3165s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6768.5M, EPOCH TIME: 1771223756.205608
[02/16 00:35:56   3165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:35:56   3165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:56   3165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:56   3165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:56   3165s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.232, REAL:0.050, MEM:6768.5M, EPOCH TIME: 1771223756.255595
[02/16 00:35:56   3165s] 
[02/16 00:35:56   3165s] Creating Lib Analyzer ...
[02/16 00:35:56   3165s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:35:56   3165s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:35:56   3165s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:35:56   3165s] 
[02/16 00:35:56   3165s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:35:57   3166s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:52:47 mem=6768.5M
[02/16 00:35:57   3166s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:52:47 mem=6768.5M
[02/16 00:35:57   3166s] Creating Lib Analyzer, finished. 
[02/16 00:35:57   3166s] **INFO: Using Advanced Metric Collection system.
[02/16 00:35:57   3166s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 3914.4M, totSessionCpu=0:52:47 **
[02/16 00:35:57   3166s] #optDebug: { P: 45 W: 7201 FE: standard PE: none LDR: 1}
[02/16 00:35:57   3166s] *** optDesign -postCTS ***
[02/16 00:35:57   3166s] DRC Margin: user margin 0.0
[02/16 00:35:57   3166s] Hold Target Slack: user slack 0.02
[02/16 00:35:57   3166s] Setup Target Slack: user slack 0.02;
[02/16 00:35:57   3166s] setUsefulSkewMode -opt_skew_eco_route false
[02/16 00:35:57   3166s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6768.5M, EPOCH TIME: 1771223757.228594
[02/16 00:35:57   3166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3166s] 
[02/16 00:35:57   3166s] 
[02/16 00:35:57   3166s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:57   3166s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.037, REAL:0.031, MEM:6768.5M, EPOCH TIME: 1771223757.260044
[02/16 00:35:57   3166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:35:57   3166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3166s] 
[02/16 00:35:57   3166s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:35:57   3166s] Deleting Lib Analyzer.
[02/16 00:35:57   3166s] 
[02/16 00:35:57   3166s] TimeStamp Deleting Cell Server End ...
[02/16 00:35:57   3166s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:35:57   3166s] 
[02/16 00:35:57   3166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:35:57   3166s] Summary for sequential cells identification: 
[02/16 00:35:57   3166s]   Identified SBFF number: 34
[02/16 00:35:57   3166s]   Identified MBFF number: 0
[02/16 00:35:57   3166s]   Identified SB Latch number: 12
[02/16 00:35:57   3166s]   Identified MB Latch number: 0
[02/16 00:35:57   3166s]   Not identified SBFF number: 0
[02/16 00:35:57   3166s]   Not identified MBFF number: 0
[02/16 00:35:57   3166s]   Not identified SB Latch number: 0
[02/16 00:35:57   3166s]   Not identified MB Latch number: 0
[02/16 00:35:57   3166s]   Number of sequential cells which are not FFs: 20
[02/16 00:35:57   3166s]  Visiting view : view_tt
[02/16 00:35:57   3166s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:35:57   3166s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:35:57   3166s]  Visiting view : view_tt
[02/16 00:35:57   3166s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:35:57   3166s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:35:57   3166s] TLC MultiMap info (StdDelay):
[02/16 00:35:57   3166s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:35:57   3166s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:35:57   3166s]  Setting StdDelay to: 6.1ps
[02/16 00:35:57   3166s] 
[02/16 00:35:57   3166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:35:57   3166s] 
[02/16 00:35:57   3166s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:35:57   3166s] 
[02/16 00:35:57   3166s] TimeStamp Deleting Cell Server End ...
[02/16 00:35:57   3166s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6768.5M, EPOCH TIME: 1771223757.415456
[02/16 00:35:57   3166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3166s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:35:57   3166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3166s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:6768.5M, EPOCH TIME: 1771223757.415697
[02/16 00:35:57   3166s] Start to check current routing status for nets...
[02/16 00:35:57   3167s] All nets are already routed correctly.
[02/16 00:35:57   3167s] End to check current routing status for nets (mem=6768.5M)
[02/16 00:35:57   3167s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.4/0:00:01.9 (1.7), totSession cpu/real = 0:52:47.2/0:18:48.4 (2.8), mem = 6768.5M
[02/16 00:35:57   3167s] 
[02/16 00:35:57   3167s] =============================================================================================
[02/16 00:35:57   3167s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.14-s088_1
[02/16 00:35:57   3167s] =============================================================================================
[02/16 00:35:57   3167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:35:57   3167s] ---------------------------------------------------------------------------------------------
[02/16 00:35:57   3167s] [ CellServerInit         ]      2   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:35:57   3167s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  45.6 % )     0:00:00.9 /  0:00:00.9    1.1
[02/16 00:35:57   3167s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:57   3167s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:35:57   3167s] [ DetailPlaceInit        ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:35:57   3167s] [ MISC                   ]          0:00:00.9  (  44.5 % )     0:00:00.9 /  0:00:02.2    2.6
[02/16 00:35:57   3167s] ---------------------------------------------------------------------------------------------
[02/16 00:35:57   3167s]  InitOpt #1 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:03.4    1.7
[02/16 00:35:57   3167s] ---------------------------------------------------------------------------------------------
[02/16 00:35:57   3167s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/16 00:35:57   3167s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:52:47 mem=6768.5M
[02/16 00:35:57   3167s] OPERPROF: Starting DPlace-Init at level 1, MEM:6768.5M, EPOCH TIME: 1771223757.669451
[02/16 00:35:57   3167s] Processing tracks to init pin-track alignment.
[02/16 00:35:57   3167s] z: 1, totalTracks: 0
[02/16 00:35:57   3167s] z: 3, totalTracks: 1
[02/16 00:35:57   3167s] z: 5, totalTracks: 1
[02/16 00:35:57   3167s] z: 7, totalTracks: 1
[02/16 00:35:57   3167s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:35:57   3167s] #spOpts: rpCkHalo=4 
[02/16 00:35:57   3167s] Initializing Route Infrastructure for color support ...
[02/16 00:35:57   3167s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6768.5M, EPOCH TIME: 1771223757.669685
[02/16 00:35:57   3167s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6768.5M, EPOCH TIME: 1771223757.670214
[02/16 00:35:57   3167s] Route Infrastructure Initialized for color support successfully.
[02/16 00:35:57   3167s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:35:57   3167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3167s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:35:57   3167s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6768.5M, EPOCH TIME: 1771223757.693200
[02/16 00:35:57   3167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3167s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6768.5M, EPOCH TIME: 1771223757.694569
[02/16 00:35:57   3167s] Max number of tech site patterns supported in site array is 256.
[02/16 00:35:57   3167s] Core basic site is asap7sc7p5t
[02/16 00:35:57   3167s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:35:57   3167s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:35:57   3167s] Fast DP-INIT is on for default
[02/16 00:35:57   3167s] Keep-away cache is enable on metals: 1-10
[02/16 00:35:57   3167s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:35:57   3167s] Atter site array init, number of instance map data is 0.
[02/16 00:35:57   3167s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.038, REAL:0.024, MEM:6768.5M, EPOCH TIME: 1771223757.719014
[02/16 00:35:57   3167s] 
[02/16 00:35:57   3167s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:35:57   3167s] 
[02/16 00:35:57   3167s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:35:57   3167s] 
[02/16 00:35:57   3167s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:35:57   3167s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.057, REAL:0.044, MEM:6768.5M, EPOCH TIME: 1771223757.737030
[02/16 00:35:57   3167s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6768.5M, EPOCH TIME: 1771223757.737149
[02/16 00:35:57   3167s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6768.5M, EPOCH TIME: 1771223757.737311
[02/16 00:35:57   3167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6768.5MB).
[02/16 00:35:57   3167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.075, MEM:6768.5M, EPOCH TIME: 1771223757.744773
[02/16 00:35:57   3167s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:52:47 mem=6768.5M
[02/16 00:35:57   3167s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6768.5M, EPOCH TIME: 1771223757.815305
[02/16 00:35:57   3167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:35:57   3167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:35:57   3167s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.203, REAL:0.042, MEM:6768.5M, EPOCH TIME: 1771223757.857203
[02/16 00:35:57   3167s] GigaOpt Hold Optimizer is used
[02/16 00:35:57   3167s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/16 00:35:57   3167s] End AAE Lib Interpolated Model. (MEM=3915.101562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:35:57   3167s] 
[02/16 00:35:57   3167s] Creating Lib Analyzer ...
[02/16 00:35:57   3167s] 
[02/16 00:35:57   3167s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:35:57   3167s] Summary for sequential cells identification: 
[02/16 00:35:57   3167s]   Identified SBFF number: 34
[02/16 00:35:57   3167s]   Identified MBFF number: 0
[02/16 00:35:57   3167s]   Identified SB Latch number: 12
[02/16 00:35:57   3167s]   Identified MB Latch number: 0
[02/16 00:35:57   3167s]   Not identified SBFF number: 0
[02/16 00:35:57   3167s]   Not identified MBFF number: 0
[02/16 00:35:57   3167s]   Not identified SB Latch number: 0
[02/16 00:35:57   3167s]   Not identified MB Latch number: 0
[02/16 00:35:57   3167s]   Number of sequential cells which are not FFs: 20
[02/16 00:35:57   3167s]  Visiting view : view_tt
[02/16 00:35:57   3167s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:35:57   3167s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:35:57   3167s]  Visiting view : view_tt
[02/16 00:35:57   3167s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:35:57   3167s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:35:57   3167s] TLC MultiMap info (StdDelay):
[02/16 00:35:57   3167s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:35:57   3167s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:35:57   3167s]  Setting StdDelay to: 6.1ps
[02/16 00:35:57   3167s] 
[02/16 00:35:57   3167s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:35:58   3167s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:35:58   3167s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:35:58   3167s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:35:58   3167s] 
[02/16 00:35:58   3167s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:35:58   3168s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:52:48 mem=6768.5M
[02/16 00:35:58   3168s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:52:49 mem=6768.5M
[02/16 00:35:58   3168s] Creating Lib Analyzer, finished. 
[02/16 00:35:58   3168s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:52:49 mem=6768.5M ***
[02/16 00:35:58   3168s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:52:48.5/0:18:49.6 (2.8), mem = 6768.5M
[02/16 00:35:58   3168s] Effort level <high> specified for reg2reg path_group
[02/16 00:36:00   3177s] Saving timing graph ...
[02/16 00:36:01   3187s] TG backup dir: /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/opt_timing_graph_2IIAAr
[02/16 00:36:01   3187s] Disk Usage:
[02/16 00:36:01   3187s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/16 00:36:01   3187s] /dev/mapper/rhel-home 412642448 373018084  39624364  91% /home
[02/16 00:36:02   3189s] Done save timing graph
[02/16 00:36:02   3189s] Disk Usage:
[02/16 00:36:02   3189s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/16 00:36:02   3189s] /dev/mapper/rhel-home 412642448 373046296  39596152  91% /home
[02/16 00:36:02   3189s] 
[02/16 00:36:02   3189s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:36:02   3189s] Deleting Lib Analyzer.
[02/16 00:36:02   3189s] 
[02/16 00:36:02   3189s] TimeStamp Deleting Cell Server End ...
[02/16 00:36:04   3195s] Starting delay calculation for Hold views
[02/16 00:36:04   3196s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:36:04   3196s] #################################################################################
[02/16 00:36:04   3196s] # Design Stage: PreRoute
[02/16 00:36:04   3196s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:36:04   3196s] # Design Mode: 45nm
[02/16 00:36:04   3196s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:36:04   3196s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:36:04   3196s] # Signoff Settings: SI Off 
[02/16 00:36:04   3196s] #################################################################################
[02/16 00:36:04   3196s] Calculate delays in Single mode...
[02/16 00:36:04   3196s] Topological Sorting (REAL = 0:00:00.0, MEM = 6908.1M, InitMEM = 6908.1M)
[02/16 00:36:04   3196s] Start delay calculation (fullDC) (8 T). (MEM=4211.31)
[02/16 00:36:05   3196s] End AAE Lib Interpolated Model. (MEM=4222.765625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:36:09   3223s] Total number of fetched objects 35615
[02/16 00:36:09   3224s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[02/16 00:36:09   3224s] End delay calculation. (MEM=4236.14 CPU=0:00:24.4 REAL=0:00:04.0)
[02/16 00:36:09   3224s] End delay calculation (fullDC). (MEM=4236.14 CPU=0:00:27.4 REAL=0:00:05.0)
[02/16 00:36:09   3224s] *** CDM Built up (cpu=0:00:27.9  real=0:00:05.0  mem= 6919.6M) ***
[02/16 00:36:10   3227s] *** Done Building Timing Graph (cpu=0:00:31.7 real=0:00:06.0 totSessionCpu=0:53:48 mem=6919.6M)
[02/16 00:36:11   3230s] 
[02/16 00:36:11   3230s] Active hold views:
[02/16 00:36:11   3230s]  view_tt
[02/16 00:36:11   3230s]   Dominating endpoints: 0
[02/16 00:36:11   3230s]   Dominating TNS: -0.000
[02/16 00:36:11   3230s] 
[02/16 00:36:11   3230s] Done building cte hold timing graph (fixHold) cpu=0:01:02 real=0:00:13.0 totSessionCpu=0:53:51 mem=6951.6M ***
[02/16 00:36:12   3232s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:01:04 real=0:00:14.0 totSessionCpu=0:53:53 mem=6951.6M ***
[02/16 00:36:13   3233s] Restoring timing graph ...
[02/16 00:36:14   3235s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/16 00:36:14   3235s] Done restore timing graph
[02/16 00:36:14   3235s] Done building cte setup timing graph (fixHold) cpu=0:01:07 real=0:00:16.0 totSessionCpu=0:53:55 mem=6996.4M ***
[02/16 00:36:15   3238s] *info: category slack lower bound [L -11.3] default
[02/16 00:36:15   3238s] *info: category slack lower bound [H -11.3] reg2reg 
[02/16 00:36:15   3238s] --------------------------------------------------- 
[02/16 00:36:15   3238s]    Setup Violation Summary with Target Slack (0.020 ns)
[02/16 00:36:15   3238s] --------------------------------------------------- 
[02/16 00:36:15   3238s]          WNS    reg2regWNS
[02/16 00:36:15   3238s]    -0.011 ns     -0.011 ns
[02/16 00:36:15   3238s] --------------------------------------------------- 
[02/16 00:36:15   3238s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/16 00:36:15   3238s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/16 00:36:19   3256s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:36:19   3256s] 
[02/16 00:36:19   3256s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:36:19   3256s] Summary for sequential cells identification: 
[02/16 00:36:19   3256s]   Identified SBFF number: 34
[02/16 00:36:19   3256s]   Identified MBFF number: 0
[02/16 00:36:19   3256s]   Identified SB Latch number: 12
[02/16 00:36:19   3256s]   Identified MB Latch number: 0
[02/16 00:36:19   3256s]   Not identified SBFF number: 0
[02/16 00:36:19   3256s]   Not identified MBFF number: 0
[02/16 00:36:19   3256s]   Not identified SB Latch number: 0
[02/16 00:36:19   3256s]   Not identified MB Latch number: 0
[02/16 00:36:19   3256s]   Number of sequential cells which are not FFs: 20
[02/16 00:36:19   3256s]  Visiting view : view_tt
[02/16 00:36:19   3256s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:36:19   3256s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:36:19   3256s]  Visiting view : view_tt
[02/16 00:36:19   3256s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:36:19   3256s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:36:19   3256s] TLC MultiMap info (StdDelay):
[02/16 00:36:19   3256s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:36:19   3256s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:36:19   3256s]  Setting StdDelay to: 6.1ps
[02/16 00:36:19   3256s] 
[02/16 00:36:19   3256s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:36:19   3256s] 
[02/16 00:36:19   3256s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:36:19   3256s] 
[02/16 00:36:19   3256s] TimeStamp Deleting Cell Server End ...
[02/16 00:36:19   3256s] 
[02/16 00:36:19   3256s] Creating Lib Analyzer ...
[02/16 00:36:19   3256s] 
[02/16 00:36:19   3256s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:36:19   3256s] Summary for sequential cells identification: 
[02/16 00:36:19   3256s]   Identified SBFF number: 34
[02/16 00:36:19   3256s]   Identified MBFF number: 0
[02/16 00:36:19   3256s]   Identified SB Latch number: 12
[02/16 00:36:19   3256s]   Identified MB Latch number: 0
[02/16 00:36:19   3256s]   Not identified SBFF number: 0
[02/16 00:36:19   3256s]   Not identified MBFF number: 0
[02/16 00:36:19   3256s]   Not identified SB Latch number: 0
[02/16 00:36:19   3256s]   Not identified MB Latch number: 0
[02/16 00:36:19   3256s]   Number of sequential cells which are not FFs: 20
[02/16 00:36:19   3256s]  Visiting view : view_tt
[02/16 00:36:19   3256s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:36:19   3256s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:36:19   3256s]  Visiting view : view_tt
[02/16 00:36:19   3256s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:36:19   3256s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:36:19   3256s] TLC MultiMap info (StdDelay):
[02/16 00:36:19   3256s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:36:19   3256s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:36:19   3256s]  Setting StdDelay to: 6.1ps
[02/16 00:36:19   3256s] 
[02/16 00:36:19   3256s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:36:19   3256s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:36:19   3256s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:36:19   3256s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:36:19   3256s] 
[02/16 00:36:19   3256s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:36:20   3257s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:54:17 mem=6996.4M
[02/16 00:36:20   3257s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:54:17 mem=6996.4M
[02/16 00:36:20   3257s] Creating Lib Analyzer, finished. 
[02/16 00:36:20   3257s] 
[02/16 00:36:20   3257s] *Info: minBufDelay = 8.9 ps, libStdDelay = 6.1 ps, minBufSize = 14929920 (4.0)
[02/16 00:36:20   3257s] *Info: worst delay setup view: view_tt
[02/16 00:36:20   3257s] Footprint list for hold buffering (delay unit: ps)
[02/16 00:36:20   3257s] =================================================================
[02/16 00:36:20   3257s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/16 00:36:20   3257s] ------------------------------------------------------------------
[02/16 00:36:20   3257s] *Info:        8.9       1.00     39.47    4.0  40.36 HB1xp67_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       10.4       1.00     45.11    4.0  45.53 HB1xp67_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       11.8       1.00     14.35    5.0  13.53 BUFx2_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       13.9       1.00     15.89    5.0  15.24 BUFx2_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       22.6       1.00     39.99    5.0  40.91 HB2xp67_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       27.1       1.00     45.11    5.0  46.31 HB2xp67_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       10.6       1.15      9.23    6.0   9.09 BUFx3_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       12.4       1.00     11.28    6.0  10.26 BUFx3_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       30.2       1.00     39.99    6.0  41.64 HB3xp67_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       36.0       1.00     45.63    6.0  47.35 HB3xp67_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       16.3       1.00      7.69    7.0   6.88 BUFx4_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       18.5       1.00      9.23    7.0   7.76 BUFx4_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       38.4       1.20     41.01    7.0  42.49 HB4xp67_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       45.4       1.21     46.65    7.0  48.54 HB4xp67_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       13.8       1.07      6.15    8.0   5.53 BUFx5_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       15.6       1.00      7.18    8.0   6.24 BUFx5_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       11.3       1.11      7.18    8.0   6.82 BUFx4f_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       13.3       1.11      8.20    8.0   7.67 BUFx4f_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       11.0       1.00      5.13   10.0   4.63 BUFx6f_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       11.8       1.08      5.64   10.0   5.20 BUFx6f_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       15.6       1.00      4.61   12.0   3.53 BUFx8_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       17.6       1.00      5.64   12.0   3.97 BUFx8_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       14.0       1.00      4.10   14.0   2.89 BUFx10_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       15.2       1.05      4.61   14.0   3.23 BUFx10_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       15.7       1.00      3.59   16.0   2.49 BUFx12_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       16.8       1.04      4.10   16.0   2.78 BUFx12_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       11.7       1.04      3.59   18.0   2.47 BUFx12f_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       13.0       1.08      4.10   18.0   2.74 BUFx12f_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       13.0       1.05      2.56   22.0   1.97 BUFx16f_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       14.8       1.06      2.56   22.0   2.16 BUFx16f_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] *Info:       16.6       1.03      2.05   30.0   1.60 BUFx24_ASAP7_75t_SL (A,Y)
[02/16 00:36:20   3257s] *Info:       18.5       1.04      2.05   30.0   1.72 BUFx24_ASAP7_75t_L (A,Y)
[02/16 00:36:20   3257s] =================================================================
[02/16 00:36:20   3257s] 
[02/16 00:36:20   3257s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:36:20   3257s] Deleting Lib Analyzer.
[02/16 00:36:20   3257s] 
[02/16 00:36:20   3257s] TimeStamp Deleting Cell Server End ...
[02/16 00:36:20   3257s] 
[02/16 00:36:20   3257s] Creating Lib Analyzer ...
[02/16 00:36:20   3257s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:36:20   3257s] 
[02/16 00:36:20   3257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:36:20   3257s] Summary for sequential cells identification: 
[02/16 00:36:20   3257s]   Identified SBFF number: 34
[02/16 00:36:20   3257s]   Identified MBFF number: 0
[02/16 00:36:20   3257s]   Identified SB Latch number: 12
[02/16 00:36:20   3257s]   Identified MB Latch number: 0
[02/16 00:36:20   3257s]   Not identified SBFF number: 0
[02/16 00:36:20   3257s]   Not identified MBFF number: 0
[02/16 00:36:20   3257s]   Not identified SB Latch number: 0
[02/16 00:36:20   3257s]   Not identified MB Latch number: 0
[02/16 00:36:20   3257s]   Number of sequential cells which are not FFs: 20
[02/16 00:36:20   3257s]  Visiting view : view_tt
[02/16 00:36:20   3257s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:36:20   3257s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:36:20   3257s]  Visiting view : view_tt
[02/16 00:36:20   3257s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:36:20   3257s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:36:20   3257s] TLC MultiMap info (StdDelay):
[02/16 00:36:20   3257s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:36:20   3257s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:36:20   3257s]  Setting StdDelay to: 6.1ps
[02/16 00:36:20   3257s] 
[02/16 00:36:20   3257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:36:20   3257s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:36:20   3257s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:36:20   3257s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:36:20   3257s] 
[02/16 00:36:20   3257s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:36:20   3258s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:54:18 mem=6996.4M
[02/16 00:36:21   3258s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:54:18 mem=6996.4M
[02/16 00:36:21   3258s] Creating Lib Analyzer, finished. 
[02/16 00:36:21   3258s] Hold Timer stdDelay =  6.1ps
[02/16 00:36:21   3258s]  Visiting view : view_tt
[02/16 00:36:21   3258s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:36:21   3258s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:36:21   3258s] Hold Timer stdDelay =  6.1ps (view_tt)
[02/16 00:36:21   3258s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6996.4M, EPOCH TIME: 1771223781.096314
[02/16 00:36:21   3258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:21   3258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:21   3258s] 
[02/16 00:36:21   3258s] 
[02/16 00:36:21   3258s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:36:21   3258s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.039, REAL:0.033, MEM:6996.4M, EPOCH TIME: 1771223781.129781
[02/16 00:36:21   3258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:36:21   3258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:21   3259s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.032  |  0.446  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.994%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------------

[02/16 00:36:21   3259s] **optDesign ... cpu = 0:01:36, real = 0:00:26, mem = 3876.3M, totSessionCpu=0:54:20 **
[02/16 00:36:21   3259s] Begin: Collecting metrics
[02/16 00:36:21   3259s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.009 | 0.009 |   0 |       56.99 | 0:00:23  |        6996 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[02/16 00:36:21   3259s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4264.7M, current mem=3876.3M)

[02/16 00:36:21   3259s] End: Collecting metrics
[02/16 00:36:21   3259s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:01:31.3/0:00:23.0 (4.0), totSession cpu/real = 0:54:19.8/0:19:12.6 (2.8), mem = 6996.4M
[02/16 00:36:21   3259s] 
[02/16 00:36:21   3259s] =============================================================================================
[02/16 00:36:21   3259s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.14-s088_1
[02/16 00:36:21   3259s] =============================================================================================
[02/16 00:36:21   3259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:36:21   3259s] ---------------------------------------------------------------------------------------------
[02/16 00:36:21   3259s] [ ViewPruning            ]      5   0:00:01.4  (   6.0 % )     0:00:02.5 /  0:00:12.9    5.2
[02/16 00:36:21   3259s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.5 /  0:00:01.3    2.6
[02/16 00:36:21   3259s] [ MetricReport           ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:36:21   3259s] [ DrvReport              ]      1   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:01.2    3.0
[02/16 00:36:21   3259s] [ SlackTraversorInit     ]      3   0:00:00.4  (   1.6 % )     0:00:01.4 /  0:00:05.7    4.2
[02/16 00:36:21   3259s] [ CellServerInit         ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:36:21   3259s] [ LibAnalyzerInit        ]      2   0:00:01.8  (   7.9 % )     0:00:01.8 /  0:00:01.9    1.1
[02/16 00:36:21   3259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:36:21   3259s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[02/16 00:36:21   3259s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:36:21   3259s] [ ReportTranViolation    ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/16 00:36:21   3259s] [ ReportCapViolation     ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:36:21   3259s] [ HoldTimerNodeList      ]      1   0:00:01.2  (   5.1 % )     0:00:01.2 /  0:00:01.2    1.0
[02/16 00:36:21   3259s] [ UpdateTimingGraph      ]      5   0:00:00.3  (   1.4 % )     0:00:07.5 /  0:00:41.6    5.5
[02/16 00:36:21   3259s] [ FullDelayCalc          ]      1   0:00:05.1  (  22.3 % )     0:00:05.1 /  0:00:27.9    5.4
[02/16 00:36:21   3259s] [ TimingUpdate           ]     11   0:00:04.8  (  20.7 % )     0:00:04.8 /  0:00:30.4    6.4
[02/16 00:36:21   3259s] [ TimingReport           ]      2   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:01.4    2.9
[02/16 00:36:21   3259s] [ IncrTimingUpdate       ]      4   0:00:01.0  (   4.3 % )     0:00:01.0 /  0:00:05.2    5.3
[02/16 00:36:21   3259s] [ SaveTimingGraph        ]      1   0:00:00.8  (   3.7 % )     0:00:00.8 /  0:00:02.5    2.9
[02/16 00:36:21   3259s] [ RestoreTimingGraph     ]      1   0:00:00.8  (   3.5 % )     0:00:00.8 /  0:00:01.5    1.9
[02/16 00:36:21   3259s] [ MISC                   ]          0:00:03.4  (  14.9 % )     0:00:03.4 /  0:00:10.4    3.0
[02/16 00:36:21   3259s] ---------------------------------------------------------------------------------------------
[02/16 00:36:21   3259s]  BuildHoldData #1 TOTAL             0:00:23.0  ( 100.0 % )     0:00:23.0 /  0:01:31.3    4.0
[02/16 00:36:21   3259s] ---------------------------------------------------------------------------------------------
[02/16 00:36:21   3259s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:54:19.8/0:19:12.6 (2.8), mem = 6996.4M
[02/16 00:36:21   3259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.35
[02/16 00:36:21   3259s] #optDebug: Start CG creation (mem=6996.4M)
[02/16 00:36:21   3259s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:36:22   3260s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:36:22   3260s] ToF 291.6977um
[02/16 00:36:22   3260s] (cpu=0:00:00.7, mem=6996.4M)
[02/16 00:36:22   3260s]  ...processing cgPrt (cpu=0:00:00.7, mem=6996.4M)
[02/16 00:36:22   3260s]  ...processing cgEgp (cpu=0:00:00.7, mem=6996.4M)
[02/16 00:36:22   3260s]  ...processing cgPbk (cpu=0:00:00.7, mem=6996.4M)
[02/16 00:36:22   3260s]  ...processing cgNrb(cpu=0:00:00.7, mem=6996.4M)
[02/16 00:36:22   3260s]  ...processing cgObs (cpu=0:00:00.7, mem=6996.4M)
[02/16 00:36:22   3260s]  ...processing cgCon (cpu=0:00:00.7, mem=6996.4M)
[02/16 00:36:22   3260s]  ...processing cgPdm (cpu=0:00:00.7, mem=6996.4M)
[02/16 00:36:22   3260s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=6996.4M)
[02/16 00:36:23   3261s] 
[02/16 00:36:23   3261s] Active Setup views: view_tt 
[02/16 00:36:23   3261s] HoldSingleBuffer minRootGain=4
[02/16 00:36:23   3261s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4320 dbu)
[02/16 00:36:23   3261s] HoldSingleBuffer minRootGain=4
[02/16 00:36:23   3261s] HoldSingleBuffer minRootGain=4
[02/16 00:36:23   3261s] HoldSingleBuffer minRootGain=4
[02/16 00:36:23   3261s] *info: Run optDesign holdfix with 8 threads.
[02/16 00:36:23   3261s] Info: 85 nets with fixed/cover wires excluded.
[02/16 00:36:23   3261s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:36:23   3261s] --------------------------------------------------- 
[02/16 00:36:23   3261s]    Hold Timing Summary  - Initial 
[02/16 00:36:23   3261s] --------------------------------------------------- 
[02/16 00:36:23   3261s]  Target slack:       0.0200 ns
[02/16 00:36:23   3261s]  View: view_tt 
[02/16 00:36:23   3261s]    WNS:       0.0316  >>>  WNS:       0.0116 with TargetSlack
[02/16 00:36:23   3261s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[02/16 00:36:23   3261s]    VP :            0  >>>  VP:            0  with TargetSlack
[02/16 00:36:23   3261s]    Worst hold path end point: u_skew_a_gen_skew_channel[4].with_delay.sr_reg[1][5]/D
[02/16 00:36:23   3261s] --------------------------------------------------- 
[02/16 00:36:23   3261s] *** Hold timing is met. Hold fixing is not needed 
[02/16 00:36:23   3261s] **INFO: total 0 insts, 0 nets marked don't touch
[02/16 00:36:23   3261s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/16 00:36:23   3261s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/16 00:36:23   3261s]    Hold Timing Snapshot:
[02/16 00:36:23   3261s]              All PG WNS: 0.000
[02/16 00:36:23   3261s]              All PG TNS: 0.000
[02/16 00:36:23   3261s] Begin: Collecting metrics
[02/16 00:36:23   3261s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.009 | 0.009 |   0 |       56.99 | 0:00:23  |        6996 |    0 |   0 |
| hold_fixing     |           |       |     |             | 0:00:02  |        7092 |      |     |
 ----------------------------------------------------------------------------------------------- 
[02/16 00:36:23   3261s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3949.7M, current mem=3949.7M)

[02/16 00:36:23   3261s] End: Collecting metrics
[02/16 00:36:23   3261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.35
[02/16 00:36:23   3261s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:54:22.0/0:19:14.7 (2.8), mem = 6996.4M
[02/16 00:36:23   3261s] 
[02/16 00:36:23   3261s] =============================================================================================
[02/16 00:36:23   3261s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.14-s088_1
[02/16 00:36:23   3261s] =============================================================================================
[02/16 00:36:23   3261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:36:23   3261s] ---------------------------------------------------------------------------------------------
[02/16 00:36:23   3261s] [ MetricReport           ]      1   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:36:23   3261s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:36:23   3261s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:36:23   3261s] [ ChannelGraphInit       ]      1   0:00:00.7  (  32.1 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:36:23   3261s] [ MISC                   ]          0:00:01.2  (  57.6 % )     0:00:01.2 /  0:00:01.2    1.0
[02/16 00:36:23   3261s] ---------------------------------------------------------------------------------------------
[02/16 00:36:23   3261s]  HoldOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[02/16 00:36:23   3261s] ---------------------------------------------------------------------------------------------
[02/16 00:36:24   3262s] 
[02/16 00:36:24   3262s] Active setup views:
[02/16 00:36:24   3262s]  view_tt
[02/16 00:36:24   3262s]   Dominating endpoints: 0
[02/16 00:36:24   3262s]   Dominating TNS: -0.000
[02/16 00:36:24   3262s] 
[02/16 00:36:24   3262s] OPTC: user 20.0
[02/16 00:36:25   3268s] OPTC: user 20.0
[02/16 00:36:25   3268s] (I)      Running eGR regular flow
[02/16 00:36:25   3268s] Running assign ptn pin
[02/16 00:36:25   3268s] Running config msv constraints
[02/16 00:36:25   3268s] Running pre-eGR process
[02/16 00:36:25   3268s] [NR-eGR] Started Early Global Route ( Curr Mem: 5.60 MB )
[02/16 00:36:25   3268s] (I)      Initializing eGR engine (regular)
[02/16 00:36:25   3268s] Set min layer with design mode ( 2 )
[02/16 00:36:25   3268s] Set max layer with design mode ( 7 )
[02/16 00:36:25   3268s] (I)      clean place blk overflow:
[02/16 00:36:25   3268s] (I)      H : enabled 1.00 0
[02/16 00:36:25   3268s] (I)      V : enabled 1.00 0
[02/16 00:36:25   3268s] (I)      Initializing eGR engine (regular)
[02/16 00:36:25   3268s] Set min layer with design mode ( 2 )
[02/16 00:36:25   3268s] Set max layer with design mode ( 7 )
[02/16 00:36:25   3268s] (I)      clean place blk overflow:
[02/16 00:36:25   3268s] (I)      H : enabled 1.00 0
[02/16 00:36:25   3268s] (I)      V : enabled 1.00 0
[02/16 00:36:25   3268s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.60 MB )
[02/16 00:36:25   3268s] (I)      Running eGR Regular flow
[02/16 00:36:25   3268s] (I)      # wire layers (front) : 11
[02/16 00:36:25   3268s] (I)      # wire layers (back)  : 0
[02/16 00:36:25   3268s] (I)      min wire layer : 1
[02/16 00:36:25   3268s] (I)      max wire layer : 10
[02/16 00:36:25   3268s] (I)      # cut layers (front) : 10
[02/16 00:36:25   3268s] (I)      # cut layers (back)  : 0
[02/16 00:36:25   3268s] (I)      min cut layer : 1
[02/16 00:36:25   3268s] (I)      max cut layer : 9
[02/16 00:36:25   3268s] (I)      ================================ Layers ================================
[02/16 00:36:25   3268s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:36:25   3268s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/16 00:36:25   3268s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:36:25   3268s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:36:25   3268s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:36:25   3268s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/16 00:36:25   3268s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:36:25   3268s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/16 00:36:25   3268s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:36:25   3268s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/16 00:36:25   3268s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:36:25   3268s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/16 00:36:25   3268s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/16 00:36:25   3268s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/16 00:36:25   3268s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:36:25   3268s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/16 00:36:25   3268s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/16 00:36:25   3268s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/16 00:36:25   3268s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/16 00:36:25   3268s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/16 00:36:25   3268s] (I)      Started Import and model ( Curr Mem: 5.60 MB )
[02/16 00:36:25   3268s] (I)      == Non-default Options ==
[02/16 00:36:25   3268s] (I)      Build term to term wires                           : false
[02/16 00:36:25   3268s] (I)      Maximum routing layer                              : 7
[02/16 00:36:25   3268s] (I)      Top routing layer                                  : 7
[02/16 00:36:25   3268s] (I)      Number of threads                                  : 8
[02/16 00:36:25   3268s] (I)      Route tie net to shape                             : auto
[02/16 00:36:25   3268s] (I)      Method to set GCell size                           : row
[02/16 00:36:25   3268s] (I)      Tie hi/lo max fanout                               : 5
[02/16 00:36:25   3268s] (I)      Tie hi/lo max distance                             : 10.800000
[02/16 00:36:25   3268s] (I)      Counted 1999 PG shapes. eGR will not process PG shapes layer by layer.
[02/16 00:36:25   3268s] Removed 1 out of boundary tracks from layer 2
[02/16 00:36:25   3268s] Removed 1 out of boundary tracks from layer 2
[02/16 00:36:25   3268s] Removed 1 out of boundary tracks from layer 2
[02/16 00:36:25   3268s] Removed 1 out of boundary tracks from layer 2
[02/16 00:36:25   3268s] Removed 1 out of boundary tracks from layer 2
[02/16 00:36:25   3268s] Removed 1 out of boundary tracks from layer 2
[02/16 00:36:25   3268s] (I)      ============== Pin Summary ==============
[02/16 00:36:25   3268s] (I)      +-------+--------+---------+------------+
[02/16 00:36:25   3268s] (I)      | Layer | # pins | % total |      Group |
[02/16 00:36:25   3268s] (I)      +-------+--------+---------+------------+
[02/16 00:36:25   3268s] (I)      |     1 | 110472 |   86.84 |        Pin |
[02/16 00:36:25   3268s] (I)      |     2 |  16740 |   13.16 |        Pin |
[02/16 00:36:25   3268s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/16 00:36:25   3268s] (I)      |     4 |      0 |    0.00 | Pin access |
[02/16 00:36:25   3268s] (I)      |     5 |      0 |    0.00 |      Other |
[02/16 00:36:25   3268s] (I)      |     6 |      0 |    0.00 |      Other |
[02/16 00:36:25   3268s] (I)      |     7 |      0 |    0.00 |      Other |
[02/16 00:36:25   3268s] (I)      |     8 |      0 |    0.00 |      Other |
[02/16 00:36:25   3268s] (I)      |     9 |      0 |    0.00 |      Other |
[02/16 00:36:25   3268s] (I)      |    10 |      0 |    0.00 |      Other |
[02/16 00:36:25   3268s] (I)      +-------+--------+---------+------------+
[02/16 00:36:25   3268s] (I)      Custom ignore net properties:
[02/16 00:36:25   3268s] (I)      1 : NotLegal
[02/16 00:36:25   3268s] (I)      Default ignore net properties:
[02/16 00:36:25   3268s] (I)      1 : Special
[02/16 00:36:25   3268s] (I)      2 : Analog
[02/16 00:36:25   3268s] (I)      3 : Fixed
[02/16 00:36:25   3268s] (I)      4 : Skipped
[02/16 00:36:25   3268s] (I)      5 : MixedSignal
[02/16 00:36:25   3268s] (I)      Prerouted net properties:
[02/16 00:36:25   3268s] (I)      1 : NotLegal
[02/16 00:36:25   3268s] (I)      2 : Special
[02/16 00:36:25   3268s] (I)      3 : Analog
[02/16 00:36:25   3268s] (I)      4 : Fixed
[02/16 00:36:25   3268s] (I)      5 : Skipped
[02/16 00:36:25   3268s] (I)      6 : MixedSignal
[02/16 00:36:25   3268s] [NR-eGR] Early global route reroute all routable nets
[02/16 00:36:25   3268s] (I)      Use row-based GCell size
[02/16 00:36:25   3268s] (I)      Use row-based GCell align
[02/16 00:36:25   3268s] (I)      layer 0 area = 170496
[02/16 00:36:25   3268s] (I)      layer 1 area = 170496
[02/16 00:36:25   3268s] (I)      layer 2 area = 170496
[02/16 00:36:25   3268s] (I)      layer 3 area = 512000
[02/16 00:36:25   3268s] (I)      layer 4 area = 512000
[02/16 00:36:25   3268s] (I)      layer 5 area = 560000
[02/16 00:36:25   3268s] (I)      layer 6 area = 560000
[02/16 00:36:25   3268s] (I)      GCell unit size   : 4320
[02/16 00:36:25   3268s] (I)      GCell multiplier  : 1
[02/16 00:36:25   3268s] (I)      GCell row height  : 4320
[02/16 00:36:25   3268s] (I)      Actual row height : 4320
[02/16 00:36:25   3268s] (I)      GCell align ref   : 24768 24768
[02/16 00:36:25   3268s] missing default track structure on layer 1
[02/16 00:36:25   3268s] [NR-eGR] Track table information for default rule: 
[02/16 00:36:25   3268s] [NR-eGR] M1 has no routable track
[02/16 00:36:25   3268s] [NR-eGR] M2 has non-uniform track structure
[02/16 00:36:25   3268s] [NR-eGR] M3 has single uniform track structure
[02/16 00:36:25   3268s] [NR-eGR] M4 has single uniform track structure
[02/16 00:36:25   3268s] [NR-eGR] M5 has single uniform track structure
[02/16 00:36:25   3268s] [NR-eGR] M6 has single uniform track structure
[02/16 00:36:25   3268s] [NR-eGR] M7 has single uniform track structure
[02/16 00:36:25   3268s] [NR-eGR] M8 has single uniform track structure
[02/16 00:36:25   3268s] [NR-eGR] M9 has single uniform track structure
[02/16 00:36:25   3268s] [NR-eGR] Pad has single uniform track structure
[02/16 00:36:25   3268s] (I)      ============== Default via ===============
[02/16 00:36:25   3268s] (I)      +---+------------------+-----------------+
[02/16 00:36:25   3268s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/16 00:36:25   3268s] (I)      +---+------------------+-----------------+
[02/16 00:36:25   3268s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/16 00:36:25   3268s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/16 00:36:25   3268s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/16 00:36:25   3268s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/16 00:36:25   3268s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/16 00:36:25   3268s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/16 00:36:25   3268s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/16 00:36:25   3268s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/16 00:36:25   3268s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/16 00:36:25   3268s] (I)      +---+------------------+-----------------+
[02/16 00:36:25   3268s] (I)      Design has 0 placement macros with 0 shapes. 
[02/16 00:36:25   3268s] [NR-eGR] Read 1667 PG shapes
[02/16 00:36:25   3268s] [NR-eGR] Read 0 clock shapes
[02/16 00:36:25   3268s] [NR-eGR] Read 0 other shapes
[02/16 00:36:25   3268s] [NR-eGR] #Routing Blockages  : 0
[02/16 00:36:25   3268s] [NR-eGR] #Bump Blockages     : 0
[02/16 00:36:25   3268s] [NR-eGR] #Instance Blockages : 43284
[02/16 00:36:25   3268s] [NR-eGR] #PG Blockages       : 1667
[02/16 00:36:25   3268s] [NR-eGR] #Halo Blockages     : 0
[02/16 00:36:25   3268s] [NR-eGR] #Boundary Blockages : 0
[02/16 00:36:25   3268s] [NR-eGR] #Clock Blockages    : 0
[02/16 00:36:25   3268s] [NR-eGR] #Other Blockages    : 0
[02/16 00:36:25   3268s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/16 00:36:25   3268s] [NR-eGR] #prerouted nets         : 85
[02/16 00:36:25   3268s] [NR-eGR] #prerouted special nets : 0
[02/16 00:36:25   3268s] [NR-eGR] #prerouted wires        : 14985
[02/16 00:36:25   3268s] [NR-eGR] Read 33970 nets ( ignored 85 )
[02/16 00:36:25   3268s] (I)        Front-side 33970 ( ignored 85 )
[02/16 00:36:25   3268s] (I)        Back-side  0 ( ignored 0 )
[02/16 00:36:25   3268s] (I)        Both-side  0 ( ignored 0 )
[02/16 00:36:25   3268s] (I)      handle routing halo
[02/16 00:36:25   3268s] (I)      Reading macro buffers
[02/16 00:36:25   3268s] (I)      Number of macro buffers: 0
[02/16 00:36:25   3268s] (I)      early_global_route_priority property id does not exist.
[02/16 00:36:25   3268s] (I)      Read Num Blocks=46499  Num Prerouted Wires=14985  Num CS=0
[02/16 00:36:25   3268s] (I)      Layer 1 (H) : #blockages 43284 : #preroutes 7877
[02/16 00:36:25   3268s] (I)      Layer 2 (V) : #blockages 1596 : #preroutes 5115
[02/16 00:36:25   3268s] (I)      Layer 3 (H) : #blockages 1595 : #preroutes 1475
[02/16 00:36:25   3268s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 451
[02/16 00:36:25   3268s] (I)      Layer 5 (H) : #blockages 12 : #preroutes 67
[02/16 00:36:25   3268s] (I)      Layer 6 (V) : #blockages 12 : #preroutes 0
[02/16 00:36:25   3268s] (I)      Track adjustment: Reducing 87175 tracks (15.00%) for Layer4
[02/16 00:36:25   3268s] (I)      Track adjustment: Reducing 99127 tracks (15.00%) for Layer5
[02/16 00:36:25   3268s] (I)      Track adjustment: Reducing 72331 tracks (15.00%) for Layer6
[02/16 00:36:25   3268s] (I)      Track adjustment: Reducing 72370 tracks (15.00%) for Layer7
[02/16 00:36:25   3268s] (I)      Number of ignored nets                =     85
[02/16 00:36:25   3268s] (I)      Number of connected nets              =      0
[02/16 00:36:25   3268s] (I)      Number of fixed nets                  =     85.  Ignored: Yes
[02/16 00:36:25   3268s] (I)      Number of clock nets                  =     85.  Ignored: No
[02/16 00:36:25   3268s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/16 00:36:25   3268s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/16 00:36:25   3268s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/16 00:36:25   3268s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/16 00:36:25   3268s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/16 00:36:25   3268s] (I)      Ndr track 0 does not exist
[02/16 00:36:25   3268s] (I)      ---------------------Grid Graph Info--------------------
[02/16 00:36:25   3268s] (I)      Routing area        : (0, 0) - (1481472, 1481472)
[02/16 00:36:25   3268s] (I)      Core area           : (24768, 24768) - (1456704, 1456704)
[02/16 00:36:25   3268s] (I)      Site width          :   864  (dbu)
[02/16 00:36:25   3268s] (I)      Row height          :  4320  (dbu)
[02/16 00:36:25   3268s] (I)      GCell row height    :  4320  (dbu)
[02/16 00:36:25   3268s] (I)      GCell width         :  4320  (dbu)
[02/16 00:36:25   3268s] (I)      GCell height        :  4320  (dbu)
[02/16 00:36:25   3268s] (I)      Grid                :   343   343     7
[02/16 00:36:25   3268s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/16 00:36:25   3268s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/16 00:36:25   3268s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/16 00:36:25   3268s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/16 00:36:25   3268s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/16 00:36:25   3268s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/16 00:36:25   3268s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/16 00:36:25   3268s] (I)      Default pitch size  :   576   576   576   768   768  1024  1024
[02/16 00:36:25   3268s] (I)      First track coord   : -2147483648  3168   576  1008   960   576   576
[02/16 00:36:25   3268s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[02/16 00:36:25   3268s] (I)      Total num of tracks :     0  2396  2571  1928  1928  1446  1446
[02/16 00:36:25   3268s] (I)      --------------------------------------------------------
[02/16 00:36:25   3268s] 
[02/16 00:36:25   3268s] [NR-eGR] ============ Routing rule table ============
[02/16 00:36:25   3268s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 33885
[02/16 00:36:25   3268s] [NR-eGR] ========================================
[02/16 00:36:25   3268s] [NR-eGR] 
[02/16 00:36:25   3268s] (I)      ==== NDR : (Default) ====
[02/16 00:36:25   3268s] (I)      +--------------+--------+
[02/16 00:36:25   3268s] (I)      |           ID |      0 |
[02/16 00:36:25   3268s] (I)      |      Default |    yes |
[02/16 00:36:25   3268s] (I)      |  Clk Special |     no |
[02/16 00:36:25   3268s] (I)      | Hard spacing |     no |
[02/16 00:36:25   3268s] (I)      |    NDR track | (none) |
[02/16 00:36:25   3268s] (I)      |      NDR via | (none) |
[02/16 00:36:25   3268s] (I)      |  Extra space |      0 |
[02/16 00:36:25   3268s] (I)      |      Shields |      0 |
[02/16 00:36:25   3268s] (I)      |   Demand (H) |      1 |
[02/16 00:36:25   3268s] (I)      |   Demand (V) |      1 |
[02/16 00:36:25   3268s] (I)      |        #Nets |  33885 |
[02/16 00:36:25   3268s] (I)      +--------------+--------+
[02/16 00:36:25   3268s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:36:25   3268s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/16 00:36:25   3268s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:36:25   3268s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:36:25   3268s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/16 00:36:25   3268s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:36:25   3268s] (I)      |    M5    384      384    768      768      1      1      1    100    100        yes |
[02/16 00:36:25   3268s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:36:25   3268s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/16 00:36:25   3268s] (I)      +-------------------------------------------------------------------------------------+
[02/16 00:36:25   3268s] (I)      =============== Blocked Tracks ===============
[02/16 00:36:25   3268s] (I)      +-------+---------+----------+---------------+
[02/16 00:36:25   3268s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/16 00:36:25   3268s] (I)      +-------+---------+----------+---------------+
[02/16 00:36:25   3268s] (I)      |     1 |       0 |        0 |         0.00% |
[02/16 00:36:25   3268s] (I)      |     2 |  821828 |   149690 |        18.21% |
[02/16 00:36:25   3268s] (I)      |     3 |  881853 |    34104 |         3.87% |
[02/16 00:36:25   3268s] (I)      |     4 |  661304 |   128205 |        19.39% |
[02/16 00:36:25   3268s] (I)      |     5 |  661304 |        0 |         0.00% |
[02/16 00:36:25   3268s] (I)      |     6 |  495978 |    15768 |         3.18% |
[02/16 00:36:25   3268s] (I)      |     7 |  495978 |    15804 |         3.19% |
[02/16 00:36:25   3268s] (I)      +-------+---------+----------+---------------+
[02/16 00:36:25   3268s] (I)      Finished Import and model ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 5.62 MB )
[02/16 00:36:25   3268s] (I)      Reset routing kernel
[02/16 00:36:25   3268s] (I)      Started Global Routing ( Curr Mem: 5.62 MB )
[02/16 00:36:25   3268s] (I)      totalPins=121307  totalGlobalPin=120410 (99.26%)
[02/16 00:36:25   3268s] (I)      ================= Net Group Info =================
[02/16 00:36:25   3268s] (I)      +----+----------------+--------------+-----------+
[02/16 00:36:25   3268s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/16 00:36:25   3268s] (I)      +----+----------------+--------------+-----------+
[02/16 00:36:25   3268s] (I)      |  1 |          33885 |        M2(2) |     M7(7) |
[02/16 00:36:25   3268s] (I)      +----+----------------+--------------+-----------+
[02/16 00:36:25   3269s] (I)      total 2D Cap : 3363000 = (1539002 H, 1823998 V)
[02/16 00:36:25   3269s] (I)      total 2D Demand : 55195 = (26660 H, 28535 V)
[02/16 00:36:25   3269s] (I)      init route region map
[02/16 00:36:25   3269s] (I)      #blocked GCells = 0
[02/16 00:36:25   3269s] (I)      #regions = 1
[02/16 00:36:25   3269s] (I)      init safety region map
[02/16 00:36:25   3269s] (I)      #blocked GCells = 0
[02/16 00:36:25   3269s] (I)      #regions = 1
[02/16 00:36:25   3269s] [NR-eGR] Layer group 1: route 33885 net(s) in layer range [2, 7]
[02/16 00:36:25   3269s] (I)      
[02/16 00:36:25   3269s] (I)      ============  Phase 1a Route ============
[02/16 00:36:26   3269s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/16 00:36:26   3269s] (I)      Usage: 507878 = (197993 H, 309885 V) = (12.87% H, 16.99% V) = (2.138e+05um H, 3.347e+05um V)
[02/16 00:36:26   3269s] (I)      
[02/16 00:36:26   3269s] (I)      ============  Phase 1b Route ============
[02/16 00:36:26   3269s] (I)      Usage: 507945 = (198024 H, 309921 V) = (12.87% H, 16.99% V) = (2.139e+05um H, 3.347e+05um V)
[02/16 00:36:26   3269s] (I)      Overflow of layer group 1: 0.07% H + 0.01% V. EstWL: 5.485806e+05um
[02/16 00:36:26   3269s] (I)      Congestion metric : 0.09%H 0.01%V, 0.11%HV
[02/16 00:36:26   3269s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/16 00:36:26   3269s] (I)      
[02/16 00:36:26   3269s] (I)      ============  Phase 1c Route ============
[02/16 00:36:26   3269s] (I)      Level2 Grid: 69 x 69
[02/16 00:36:26   3269s] (I)      Usage: 507945 = (198024 H, 309921 V) = (12.87% H, 16.99% V) = (2.139e+05um H, 3.347e+05um V)
[02/16 00:36:26   3269s] (I)      
[02/16 00:36:26   3269s] (I)      ============  Phase 1d Route ============
[02/16 00:36:26   3270s] (I)      Usage: 508032 = (198057 H, 309975 V) = (12.87% H, 16.99% V) = (2.139e+05um H, 3.348e+05um V)
[02/16 00:36:26   3270s] (I)      
[02/16 00:36:26   3270s] (I)      ============  Phase 1e Route ============
[02/16 00:36:26   3270s] (I)      Usage: 508032 = (198057 H, 309975 V) = (12.87% H, 16.99% V) = (2.139e+05um H, 3.348e+05um V)
[02/16 00:36:26   3270s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 5.486746e+05um
[02/16 00:36:26   3270s] (I)      
[02/16 00:36:26   3270s] (I)      ============  Phase 1l Route ============
[02/16 00:36:26   3272s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/16 00:36:26   3272s] (I)      Layer  2:     697642    161758       440           0      879795    ( 0.00%) 
[02/16 00:36:26   3272s] (I)      Layer  3:     851401    225791       104           0      879795    ( 0.00%) 
[02/16 00:36:26   3272s] (I)      Layer  4:     444567     80562       905       52132      607714    ( 7.90%) 
[02/16 00:36:26   3272s] (I)      Layer  5:     560538     93950         2           0      659846    ( 0.00%) 
[02/16 00:36:26   3272s] (I)      Layer  6:     408851     39397         4       10079      484806    ( 2.04%) 
[02/16 00:36:26   3272s] (I)      Layer  7:     409109     30313         4       10083      484802    ( 2.04%) 
[02/16 00:36:26   3272s] (I)      Total:       3372108    631771      1459       72292     3996756    ( 1.78%) 
[02/16 00:36:26   3272s] (I)      
[02/16 00:36:26   3272s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/16 00:36:26   3272s] [NR-eGR]                        OverCon           OverCon            
[02/16 00:36:26   3272s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/16 00:36:26   3272s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/16 00:36:26   3272s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:36:26   3272s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:36:26   3272s] [NR-eGR]      M2 ( 2)       355( 0.30%)        11( 0.01%)   ( 0.31%) 
[02/16 00:36:26   3272s] [NR-eGR]      M3 ( 3)        83( 0.07%)         4( 0.00%)   ( 0.07%) 
[02/16 00:36:26   3272s] [NR-eGR]      M4 ( 4)       666( 0.62%)        19( 0.02%)   ( 0.63%) 
[02/16 00:36:26   3272s] [NR-eGR]      M5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:36:26   3272s] [NR-eGR]      M6 ( 6)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:36:26   3272s] [NR-eGR]      M7 ( 7)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/16 00:36:26   3272s] [NR-eGR] ---------------------------------------------------------------
[02/16 00:36:26   3272s] [NR-eGR]        Total      1114( 0.16%)        34( 0.00%)   ( 0.17%) 
[02/16 00:36:26   3272s] [NR-eGR] 
[02/16 00:36:26   3272s] (I)      Finished Global Routing ( CPU: 3.78 sec, Real: 1.10 sec, Curr Mem: 5.65 MB )
[02/16 00:36:26   3272s] (I)      Updating congestion map
[02/16 00:36:26   3272s] (I)      total 2D Cap : 3385440 = (1559962 H, 1825478 V)
[02/16 00:36:27   3272s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[02/16 00:36:27   3272s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.41 sec, Real: 1.73 sec, Curr Mem: 5.64 MB )
[02/16 00:36:27   3272s] [NR-eGR] Finished Early Global Route ( CPU: 4.42 sec, Real: 1.74 sec, Curr Mem: 5.60 MB )
[02/16 00:36:27   3272s] (I)      ========================================== Runtime Summary ===========================================
[02/16 00:36:27   3272s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[02/16 00:36:27   3272s] (I)      ------------------------------------------------------------------------------------------------------
[02/16 00:36:27   3272s] (I)       Early Global Route                             100.00%  1073.26 sec  1075.01 sec  1.74 sec  4.42 sec 
[02/16 00:36:27   3272s] (I)       +-Early Global Route kernel                     99.33%  1073.27 sec  1075.00 sec  1.73 sec  4.41 sec 
[02/16 00:36:27   3272s] (I)       | +-Import and model                            31.63%  1073.28 sec  1073.83 sec  0.55 sec  0.55 sec 
[02/16 00:36:27   3272s] (I)       | | +-Create place DB                           13.07%  1073.28 sec  1073.51 sec  0.23 sec  0.23 sec 
[02/16 00:36:27   3272s] (I)       | | | +-Import place data                       13.07%  1073.28 sec  1073.51 sec  0.23 sec  0.23 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Read instances and placement           3.31%  1073.28 sec  1073.34 sec  0.06 sec  0.06 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Read nets                              9.66%  1073.34 sec  1073.51 sec  0.17 sec  0.17 sec 
[02/16 00:36:27   3272s] (I)       | | +-Create route DB                           17.78%  1073.51 sec  1073.82 sec  0.31 sec  0.31 sec 
[02/16 00:36:27   3272s] (I)       | | | +-Import route data (8T)                  17.75%  1073.51 sec  1073.82 sec  0.31 sec  0.31 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.63%  1073.61 sec  1073.64 sec  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Read routing blockages               0.00%  1073.61 sec  1073.61 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Read bump blockages                  0.00%  1073.61 sec  1073.61 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Read instance blockages              1.45%  1073.61 sec  1073.63 sec  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Read PG blockages                    0.08%  1073.63 sec  1073.64 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  1073.63 sec  1073.64 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Read clock blockages                 0.00%  1073.64 sec  1073.64 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Read other blockages                 0.00%  1073.64 sec  1073.64 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Read halo blockages                  0.03%  1073.64 sec  1073.64 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1073.64 sec  1073.64 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Read blackboxes                        0.00%  1073.64 sec  1073.64 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Read prerouted                         0.36%  1073.64 sec  1073.64 sec  0.01 sec  0.01 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Read nets                              1.49%  1073.64 sec  1073.67 sec  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Set up via pillars                     1.43%  1073.69 sec  1073.71 sec  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Initialize 3D grid graph               0.15%  1073.72 sec  1073.72 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Model blockage capacity                4.57%  1073.72 sec  1073.80 sec  0.08 sec  0.08 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Initialize 3D capacity               4.15%  1073.72 sec  1073.80 sec  0.07 sec  0.07 sec 
[02/16 00:36:27   3272s] (I)       | | +-Read aux data                              0.00%  1073.82 sec  1073.82 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | +-Others data preparation                    0.00%  1073.82 sec  1073.82 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | +-Create route kernel                        0.42%  1073.82 sec  1073.83 sec  0.01 sec  0.01 sec 
[02/16 00:36:27   3272s] (I)       | +-Global Routing                              63.25%  1073.83 sec  1074.94 sec  1.10 sec  3.78 sec 
[02/16 00:36:27   3272s] (I)       | | +-Initialization                             1.86%  1073.83 sec  1073.87 sec  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)       | | +-Net group 1                               59.07%  1073.87 sec  1074.90 sec  1.03 sec  3.71 sec 
[02/16 00:36:27   3272s] (I)       | | | +-Generate topology (8T)                   1.96%  1073.87 sec  1073.90 sec  0.03 sec  0.19 sec 
[02/16 00:36:27   3272s] (I)       | | | +-Phase 1a                                12.71%  1073.97 sec  1074.19 sec  0.22 sec  0.63 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Pattern routing (8T)                   8.87%  1073.97 sec  1074.12 sec  0.15 sec  0.56 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.97%  1074.12 sec  1074.16 sec  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Add via demand to 2D                   1.78%  1074.16 sec  1074.19 sec  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)       | | | +-Phase 1b                                 8.01%  1074.19 sec  1074.33 sec  0.14 sec  0.20 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Monotonic routing (8T)                 3.11%  1074.19 sec  1074.24 sec  0.05 sec  0.12 sec 
[02/16 00:36:27   3272s] (I)       | | | +-Phase 1c                                 1.36%  1074.33 sec  1074.35 sec  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Two level Routing                      1.36%  1074.33 sec  1074.35 sec  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Two Level Routing (Regular)          1.05%  1074.33 sec  1074.35 sec  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)       | | | | | +-Two Level Routing (Strong)           0.18%  1074.35 sec  1074.35 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | +-Phase 1d                                10.39%  1074.35 sec  1074.53 sec  0.18 sec  0.91 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Detoured routing (8T)                 10.37%  1074.35 sec  1074.53 sec  0.18 sec  0.91 sec 
[02/16 00:36:27   3272s] (I)       | | | +-Phase 1e                                 0.06%  1074.53 sec  1074.54 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Route legalization                     0.00%  1074.53 sec  1074.53 sec  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)       | | | +-Phase 1l                                20.76%  1074.54 sec  1074.90 sec  0.36 sec  1.69 sec 
[02/16 00:36:27   3272s] (I)       | | | | +-Layer assignment (8T)                 19.99%  1074.55 sec  1074.90 sec  0.35 sec  1.68 sec 
[02/16 00:36:27   3272s] (I)       | +-Export cong map                              3.80%  1074.94 sec  1075.00 sec  0.07 sec  0.07 sec 
[02/16 00:36:27   3272s] (I)       | | +-Export 2D cong map                         1.18%  1074.98 sec  1075.00 sec  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)      ======================= Summary by functions ========================
[02/16 00:36:27   3272s] (I)       Lv  Step                                      %      Real       CPU 
[02/16 00:36:27   3272s] (I)      ---------------------------------------------------------------------
[02/16 00:36:27   3272s] (I)        0  Early Global Route                  100.00%  1.74 sec  4.42 sec 
[02/16 00:36:27   3272s] (I)        1  Early Global Route kernel            99.33%  1.73 sec  4.41 sec 
[02/16 00:36:27   3272s] (I)        2  Global Routing                       63.25%  1.10 sec  3.78 sec 
[02/16 00:36:27   3272s] (I)        2  Import and model                     31.63%  0.55 sec  0.55 sec 
[02/16 00:36:27   3272s] (I)        2  Export cong map                       3.80%  0.07 sec  0.07 sec 
[02/16 00:36:27   3272s] (I)        3  Net group 1                          59.07%  1.03 sec  3.71 sec 
[02/16 00:36:27   3272s] (I)        3  Create route DB                      17.78%  0.31 sec  0.31 sec 
[02/16 00:36:27   3272s] (I)        3  Create place DB                      13.07%  0.23 sec  0.23 sec 
[02/16 00:36:27   3272s] (I)        3  Initialization                        1.86%  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)        3  Export 2D cong map                    1.18%  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)        3  Create route kernel                   0.42%  0.01 sec  0.01 sec 
[02/16 00:36:27   3272s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        4  Phase 1l                             20.76%  0.36 sec  1.69 sec 
[02/16 00:36:27   3272s] (I)        4  Import route data (8T)               17.75%  0.31 sec  0.31 sec 
[02/16 00:36:27   3272s] (I)        4  Import place data                    13.07%  0.23 sec  0.23 sec 
[02/16 00:36:27   3272s] (I)        4  Phase 1a                             12.71%  0.22 sec  0.63 sec 
[02/16 00:36:27   3272s] (I)        4  Phase 1d                             10.39%  0.18 sec  0.91 sec 
[02/16 00:36:27   3272s] (I)        4  Phase 1b                              8.01%  0.14 sec  0.20 sec 
[02/16 00:36:27   3272s] (I)        4  Generate topology (8T)                1.96%  0.03 sec  0.19 sec 
[02/16 00:36:27   3272s] (I)        4  Phase 1c                              1.36%  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)        4  Phase 1e                              0.06%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        5  Layer assignment (8T)                19.99%  0.35 sec  1.68 sec 
[02/16 00:36:27   3272s] (I)        5  Read nets                            11.15%  0.19 sec  0.19 sec 
[02/16 00:36:27   3272s] (I)        5  Detoured routing (8T)                10.37%  0.18 sec  0.91 sec 
[02/16 00:36:27   3272s] (I)        5  Pattern routing (8T)                  8.87%  0.15 sec  0.56 sec 
[02/16 00:36:27   3272s] (I)        5  Model blockage capacity               4.57%  0.08 sec  0.08 sec 
[02/16 00:36:27   3272s] (I)        5  Read instances and placement          3.31%  0.06 sec  0.06 sec 
[02/16 00:36:27   3272s] (I)        5  Monotonic routing (8T)                3.11%  0.05 sec  0.12 sec 
[02/16 00:36:27   3272s] (I)        5  Pattern Routing Avoiding Blockages    1.97%  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)        5  Add via demand to 2D                  1.78%  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)        5  Read blockages ( Layer 2-7 )          1.63%  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)        5  Set up via pillars                    1.43%  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)        5  Two level Routing                     1.36%  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)        5  Read prerouted                        0.36%  0.01 sec  0.01 sec 
[02/16 00:36:27   3272s] (I)        5  Initialize 3D grid graph              0.15%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        6  Initialize 3D capacity                4.15%  0.07 sec  0.07 sec 
[02/16 00:36:27   3272s] (I)        6  Read instance blockages               1.45%  0.03 sec  0.03 sec 
[02/16 00:36:27   3272s] (I)        6  Two Level Routing (Regular)           1.05%  0.02 sec  0.02 sec 
[02/16 00:36:27   3272s] (I)        6  Two Level Routing (Strong)            0.18%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        6  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] (I)        7  Allocate memory for PG via list       0.02%  0.00 sec  0.00 sec 
[02/16 00:36:27   3272s] Running post-eGR process
[02/16 00:36:27   3272s] OPERPROF: Starting HotSpotCal at level 1, MEM:6964.4M, EPOCH TIME: 1771223787.053508
[02/16 00:36:27   3272s] [hotspot] +------------+---------------+---------------+
[02/16 00:36:27   3272s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:36:27   3272s] [hotspot] +------------+---------------+---------------+
[02/16 00:36:27   3272s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:36:27   3272s] [hotspot] +------------+---------------+---------------+
[02/16 00:36:27   3272s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:36:27   3272s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:36:27   3272s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.021, MEM:6996.4M, EPOCH TIME: 1771223787.074489
[02/16 00:36:27   3272s] [hotspot] Hotspot report including placement blocked areas
[02/16 00:36:27   3272s] OPERPROF: Starting HotSpotCal at level 1, MEM:6996.4M, EPOCH TIME: 1771223787.075502
[02/16 00:36:27   3272s] [hotspot] +------------+---------------+---------------+
[02/16 00:36:27   3272s] [hotspot] |            |   max hotspot | total hotspot |
[02/16 00:36:27   3272s] [hotspot] +------------+---------------+---------------+
[02/16 00:36:27   3272s] [hotspot] | normalized |          0.00 |          0.00 |
[02/16 00:36:27   3272s] [hotspot] +------------+---------------+---------------+
[02/16 00:36:27   3272s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:36:27   3272s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:36:27   3272s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.014, MEM:6996.4M, EPOCH TIME: 1771223787.089823
[02/16 00:36:27   3272s] Reported timing to dir ./timingReports
[02/16 00:36:27   3272s] **optDesign ... cpu = 0:01:49, real = 0:00:32, mem = 3932.5M, totSessionCpu=0:54:33 **
[02/16 00:36:27   3272s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6996.4M, EPOCH TIME: 1771223787.128117
[02/16 00:36:27   3272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:27   3272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:27   3272s] 
[02/16 00:36:27   3272s] 
[02/16 00:36:27   3272s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:36:27   3272s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.047, REAL:0.040, MEM:6996.4M, EPOCH TIME: 1771223787.168162
[02/16 00:36:27   3272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:36:27   3272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:27   3272s] Saving timing graph ...
[02/16 00:36:28   3279s] TG backup dir: /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/opt_timing_graph_toCtf6
[02/16 00:36:28   3279s] Disk Usage:
[02/16 00:36:28   3279s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/16 00:36:28   3279s] /dev/mapper/rhel-home 412642448 373018036  39624412  91% /home
[02/16 00:36:28   3281s] Done save timing graph
[02/16 00:36:28   3281s] Disk Usage:
[02/16 00:36:28   3281s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/16 00:36:28   3281s] /dev/mapper/rhel-home 412642448 373046276  39596172  91% /home
[02/16 00:36:28   3281s] 
[02/16 00:36:28   3281s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:36:28   3281s] 
[02/16 00:36:28   3281s] TimeStamp Deleting Cell Server End ...
[02/16 00:36:30   3287s] Starting delay calculation for Hold views
[02/16 00:36:30   3287s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/16 00:36:30   3287s] #################################################################################
[02/16 00:36:30   3287s] # Design Stage: PreRoute
[02/16 00:36:30   3287s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:36:30   3287s] # Design Mode: 45nm
[02/16 00:36:30   3287s] # Analysis Mode: MMMC Non-OCV 
[02/16 00:36:30   3287s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:36:30   3287s] # Signoff Settings: SI Off 
[02/16 00:36:30   3287s] #################################################################################
[02/16 00:36:30   3288s] Calculate delays in Single mode...
[02/16 00:36:30   3288s] Topological Sorting (REAL = 0:00:00.0, MEM = 6908.1M, InitMEM = 6908.1M)
[02/16 00:36:30   3288s] Start delay calculation (fullDC) (8 T). (MEM=4191.73)
[02/16 00:36:31   3288s] End AAE Lib Interpolated Model. (MEM=4203.187500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:36:35   3314s] Total number of fetched objects 35615
[02/16 00:36:35   3315s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[02/16 00:36:35   3315s] End delay calculation. (MEM=4213.07 CPU=0:00:24.2 REAL=0:00:04.0)
[02/16 00:36:35   3315s] End delay calculation (fullDC). (MEM=4213.07 CPU=0:00:27.3 REAL=0:00:05.0)
[02/16 00:36:35   3315s] *** CDM Built up (cpu=0:00:27.8  real=0:00:05.0  mem= 6919.6M) ***
[02/16 00:36:36   3319s] *** Done Building Timing Graph (cpu=0:00:31.5 real=0:00:06.0 totSessionCpu=0:55:19 mem=6919.6M)
[02/16 00:36:38   3326s] Restoring timing graph ...
[02/16 00:36:39   3328s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/16 00:36:39   3328s] Done restore timing graph
[02/16 00:36:42   3332s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tt 
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.032  |  0.446  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.994%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------------

[02/16 00:36:42   3332s] *** Final Summary (holdfix) CPU=0:00:59.4, REAL=0:00:15.0, MEM=6996.4M
[02/16 00:36:42   3332s] Begin: Collecting metrics
[02/16 00:36:42   3332s] **INFO: Starting Blocking QThread with 8 CPU
[02/16 00:36:42   3332s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 00:36:42   3332s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:36:42      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.4M
[02/16 00:36:43      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:36:43      0s] 
[02/16 00:36:43      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3949.7M, current mem=3223.3M)
[02/16 00:36:43      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3296.8M, current mem=3232.9M)
[02/16 00:36:43      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 0.4M
[02/16 00:36:43      0s] 
[02/16 00:36:43      0s] =============================================================================================
[02/16 00:36:43      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.14-s088_1
[02/16 00:36:43      0s] =============================================================================================
[02/16 00:36:43      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:36:43      0s] ---------------------------------------------------------------------------------------------
[02/16 00:36:43      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:36:43      0s] ---------------------------------------------------------------------------------------------
[02/16 00:36:43      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:36:43      0s] ---------------------------------------------------------------------------------------------

[02/16 00:36:43   3332s]  
_______________________________________________________________________
[02/16 00:36:43   3332s]  --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:36:43   3332s] | Snapshot        | WNS               | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
[02/16 00:36:43   3332s] |                 | HEPG (ns) | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[02/16 00:36:43   3332s] |-----------------+-----------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
[02/16 00:36:43   3332s] | initial_summary |     0.009 | 0.009 |   0 |       56.99 |            |              | 0:00:23  |        6996 |    0 |   0 |
[02/16 00:36:43   3332s] | hold_fixing     |           |       |     |             |            |              | 0:00:02  |        7092 |      |     |
[02/16 00:36:43   3332s] | final_summary   |     0.009 | 0.009 |   0 |       56.99 |       0.00 |         0.00 | 0:00:18  |        6996 |    0 |   0 |
[02/16 00:36:43   3332s]  --------------------------------------------------------------------------------------------------------------------------- 
[02/16 00:36:44   3332s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:02.0, peak res=4005.3M, current mem=3944.8M)

[02/16 00:36:44   3332s] End: Collecting metrics
[02/16 00:36:44   3332s] **optDesign ... cpu = 0:02:49, real = 0:00:49, mem = 3944.8M, totSessionCpu=0:55:33 **
[02/16 00:36:44   3332s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:36:44   3332s] *** Finished optDesign ***
[02/16 00:36:44   3332s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:36:44   3332s] UM:*                                                                   final
[02/16 00:36:44   3332s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:36:44   3332s] UM:*                                                                   opt_design_postcts_hold
[02/16 00:36:44   3332s] Info: Summary of CRR changes:
[02/16 00:36:44   3332s]       - Timing transform commits:       0
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:02:47 real=0:00:48.1)
[02/16 00:36:44   3333s] Info: Destroy the CCOpt slew target map.
[02/16 00:36:44   3333s] *** Message Summary: 0 warning(s), 0 error(s)
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] clean pInstBBox. size 0
[02/16 00:36:44   3333s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:36:44   3333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:44   3333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:44   3333s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:36:44   3333s] *** optDesign #2 [finish] () : cpu/real = 0:02:49.3/0:00:48.7 (3.5), totSession cpu/real = 0:55:33.1/0:19:35.2 (2.8), mem = 6996.4M
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] =============================================================================================
[02/16 00:36:44   3333s]  Final TAT Report : optDesign #2                                                23.14-s088_1
[02/16 00:36:44   3333s] =============================================================================================
[02/16 00:36:44   3333s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] [ InitOpt                ]      1   0:00:01.9  (   3.9 % )     0:00:01.9 /  0:00:03.4    1.7
[02/16 00:36:44   3333s] [ HoldOpt                ]      1   0:00:01.9  (   4.0 % )     0:00:02.2 /  0:00:02.1    1.0
[02/16 00:36:44   3333s] [ ViewPruning            ]      8   0:00:01.6  (   3.3 % )     0:00:02.7 /  0:00:13.1    4.8
[02/16 00:36:44   3333s] [ BuildHoldData          ]      1   0:00:10.3  (  21.1 % )     0:00:23.0 /  0:01:31.3    4.0
[02/16 00:36:44   3333s] [ OptSummaryReport       ]      2   0:00:05.2  (  10.8 % )     0:00:16.3 /  0:01:00.7    3.7
[02/16 00:36:44   3333s] [ MetricReport           ]      3   0:00:01.6  (   3.2 % )     0:00:01.6 /  0:00:01.0    0.6
[02/16 00:36:44   3333s] [ DrvReport              ]      2   0:00:02.7  (   5.6 % )     0:00:02.7 /  0:00:03.6    1.3
[02/16 00:36:44   3333s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/16 00:36:44   3333s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   1.7 % )     0:00:00.8 /  0:00:00.9    1.1
[02/16 00:36:44   3333s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:36:44   3333s] [ EarlyGlobalRoute       ]      1   0:00:01.8  (   3.6 % )     0:00:01.8 /  0:00:04.4    2.5
[02/16 00:36:44   3333s] [ UpdateTimingGraph      ]      9   0:00:00.6  (   1.3 % )     0:00:14.2 /  0:01:19.4    5.6
[02/16 00:36:44   3333s] [ FullDelayCalc          ]      2   0:00:09.9  (  20.4 % )     0:00:09.9 /  0:00:55.7    5.6
[02/16 00:36:44   3333s] [ TimingUpdate           ]     18   0:00:07.2  (  14.8 % )     0:00:07.2 /  0:00:46.0    6.4
[02/16 00:36:44   3333s] [ TimingReport           ]      4   0:00:01.0  (   2.0 % )     0:00:01.0 /  0:00:02.9    2.9
[02/16 00:36:44   3333s] [ GenerateReports        ]      2   0:00:01.2  (   2.4 % )     0:00:01.2 /  0:00:01.1    1.0
[02/16 00:36:44   3333s] [ MISC                   ]          0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:01.0    1.2
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s]  optDesign #2 TOTAL                 0:00:48.7  ( 100.0 % )     0:00:48.7 /  0:02:49.3    3.5
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] <CMD> report_ccopt_clock_trees > innovus_8x8_cts_trees.rep
[02/16 00:36:44   3333s] Updating ideal nets and annotations...
[02/16 00:36:44   3333s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/16 00:36:44   3333s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:36:44   3333s] No differences between SDC and CTS ideal net status found.
[02/16 00:36:44   3333s] Clock tree timing engine global stage delay update for dc_typical:both.early...
[02/16 00:36:44   3333s] End AAE Lib Interpolated Model. (MEM=3944.777344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:36:44   3333s] Clock tree timing engine global stage delay update for dc_typical:both.early done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:36:44   3333s] Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:36:44   3333s] Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/16 00:36:44   3333s] Clock DAG hash : 583742acf60b3fbc 4352db41437e017b
[02/16 00:36:44   3333s] CTS services accumulated run-time stats :
[02/16 00:36:44   3333s]   delay calculator: calls=39123, total_wall_time=6.250s, mean_wall_time=0.160ms
[02/16 00:36:44   3333s]   legalizer: calls=10042, total_wall_time=0.549s, mean_wall_time=0.055ms
[02/16 00:36:44   3333s]   steiner router: calls=27072, total_wall_time=12.659s, mean_wall_time=0.468ms
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG stats:
[02/16 00:36:44   3333s] ================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] ---------------------------------------------------------
[02/16 00:36:44   3333s] Cell type                 Count    Area       Capacitance
[02/16 00:36:44   3333s] ---------------------------------------------------------
[02/16 00:36:44   3333s] Buffers                    84      457.229      205.259
[02/16 00:36:44   3333s] Inverters                   0        0.000        0.000
[02/16 00:36:44   3333s] Integrated Clock Gates      0        0.000        0.000
[02/16 00:36:44   3333s] Discrete Clock Gates        0        0.000        0.000
[02/16 00:36:44   3333s] Clock Logic                 0        0.000        0.000
[02/16 00:36:44   3333s] All                        84      457.229      205.259
[02/16 00:36:44   3333s] ---------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG miscellaneous counts:
[02/16 00:36:44   3333s] ===============================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] ------------------------------
[02/16 00:36:44   3333s] Type                     Count
[02/16 00:36:44   3333s] ------------------------------
[02/16 00:36:44   3333s] Roots                      1
[02/16 00:36:44   3333s] Preserved Ports            0
[02/16 00:36:44   3333s] Multiple Clock Inputs      0
[02/16 00:36:44   3333s] ------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG sink counts:
[02/16 00:36:44   3333s] ======================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] -------------------------
[02/16 00:36:44   3333s] Sink type           Count
[02/16 00:36:44   3333s] -------------------------
[02/16 00:36:44   3333s] Regular             4424
[02/16 00:36:44   3333s] Enable Latch           0
[02/16 00:36:44   3333s] Load Capacitance       0
[02/16 00:36:44   3333s] Antenna Diode          0
[02/16 00:36:44   3333s] Node Sink              0
[02/16 00:36:44   3333s] Total               4424
[02/16 00:36:44   3333s] -------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG wire lengths:
[02/16 00:36:44   3333s] =======================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] --------------------
[02/16 00:36:44   3333s] Type     Wire Length
[02/16 00:36:44   3333s] --------------------
[02/16 00:36:44   3333s] Top           0.000
[02/16 00:36:44   3333s] Trunk      2246.848
[02/16 00:36:44   3333s] Leaf      13975.132
[02/16 00:36:44   3333s] Total     16221.980
[02/16 00:36:44   3333s] --------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG hp wire lengths:
[02/16 00:36:44   3333s] ==========================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] -----------------------
[02/16 00:36:44   3333s] Type     hp Wire Length
[02/16 00:36:44   3333s] -----------------------
[02/16 00:36:44   3333s] Top            0.000
[02/16 00:36:44   3333s] Trunk       1909.224
[02/16 00:36:44   3333s] Leaf        5449.356
[02/16 00:36:44   3333s] Total       7358.580
[02/16 00:36:44   3333s] -----------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG capacitances:
[02/16 00:36:44   3333s] =======================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] -----------------------------------------
[02/16 00:36:44   3333s] Type     Gate        Wire        Total
[02/16 00:36:44   3333s] -----------------------------------------
[02/16 00:36:44   3333s] Top         0.000       0.000       0.000
[02/16 00:36:44   3333s] Trunk     205.254     395.960     601.214
[02/16 00:36:44   3333s] Leaf     2183.487    2513.253    4696.740
[02/16 00:36:44   3333s] Total    2388.741    2909.213    5297.954
[02/16 00:36:44   3333s] -----------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG sink capacitances:
[02/16 00:36:44   3333s] ============================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] --------------------------------------------------
[02/16 00:36:44   3333s] Total       Average    Std. Dev.    Min      Max
[02/16 00:36:44   3333s] --------------------------------------------------
[02/16 00:36:44   3333s] 2183.487     0.494       0.000      0.494    0.494
[02/16 00:36:44   3333s] --------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG net violations:
[02/16 00:36:44   3333s] =========================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] None
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG primary half-corner transition distribution:
[02/16 00:36:44   3333s] ======================================================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                           Over Target
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Trunk        44.4      15       33.3         7.7        8.8    39.9    {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}           -
[02/16 00:36:44   3333s] Leaf         44.4      70       41.8         1.5       38.1    44.2    {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 32 <= 42.2ps, 30 <= 44.4ps}         -
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock DAG library cell distribution:
[02/16 00:36:44   3333s] ====================================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] -----------------------------------------------------
[02/16 00:36:44   3333s] Name                    Type      Inst     Inst Area 
[02/16 00:36:44   3333s]                                   Count    (um^2)
[02/16 00:36:44   3333s] -----------------------------------------------------
[02/16 00:36:44   3333s] BUFx24_ASAP7_75t_SL     buffer     27       188.957
[02/16 00:36:44   3333s] BUFx16f_ASAP7_75t_SL    buffer     38       195.022
[02/16 00:36:44   3333s] BUFx12f_ASAP7_75t_SL    buffer     13        54.588
[02/16 00:36:44   3333s] BUFx12_ASAP7_75t_SL     buffer      1         3.732
[02/16 00:36:44   3333s] BUFx10_ASAP7_75t_SL     buffer      3         9.798
[02/16 00:36:44   3333s] BUFx8_ASAP7_75t_SL      buffer      1         2.799
[02/16 00:36:44   3333s] BUFx6f_ASAP7_75t_SL     buffer      1         2.333
[02/16 00:36:44   3333s] -----------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock Tree Summary:
[02/16 00:36:44   3333s] ===================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] ----------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire      Gate      Clock Tree Root
[02/16 00:36:44   3333s] Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap       cap       
[02/16 00:36:44   3333s]                                Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)      (fF)      
[02/16 00:36:44   3333s]                                                                  (Ohms)                                      
[02/16 00:36:44   3333s] ----------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] clk           0     84    0      0       8        80    211.128    2136.02     457.229   2909.213  2388.741  clk
[02/16 00:36:44   3333s] ----------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock Sink Summary:
[02/16 00:36:44   3333s] ===================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[02/16 00:36:44   3333s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[02/16 00:36:44   3333s]                                                                                                           Pins    Sinks   Sinks       
[02/16 00:36:44   3333s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] clk              0             0             0            0           0          0       4424       0       0       0         0         0
[02/16 00:36:44   3333s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Summary across all clock trees:
[02/16 00:36:44   3333s] ===============================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] ------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire      Gate
[02/16 00:36:44   3333s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap       cap
[02/16 00:36:44   3333s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)      (fF)
[02/16 00:36:44   3333s]                                                                         (Ohms)                            
[02/16 00:36:44   3333s] ------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s]   0     84    0      0       8        5.6       80     63.2    211.128    213.602     457.229   2909.213  2388.741
[02/16 00:36:44   3333s] ------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock Sink Summary across all clock trees:
[02/16 00:36:44   3333s] ==========================================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] -------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[02/16 00:36:44   3333s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[02/16 00:36:44   3333s]                                                                                               Pins    Sinks   Sinks       
[02/16 00:36:44   3333s] -------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s]      0             0             0            0           0          0       4424       0       0       0         0         0
[02/16 00:36:44   3333s] -------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Physical metrics across all clock trees:
[02/16 00:36:44   3333s] ========================================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] -----------------------------------------------------------------------
[02/16 00:36:44   3333s] Metric                               Minimum  Average  Maximum  Std.dev
[02/16 00:36:44   3333s] -----------------------------------------------------------------------
[02/16 00:36:44   3333s] Source-sink routed net length (um)   33.824    67.393  211.128  32.718
[02/16 00:36:44   3333s] Source-sink manhattan distance (um)  33.904    64.751  211.452  33.193
[02/16 00:36:44   3333s] Source-sink resistance (Ohm)         67.913   108.279  213.602  26.185
[02/16 00:36:44   3333s] -----------------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Transition distribution for half-corner dc_typical:both.late:
[02/16 00:36:44   3333s] =============================================================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                           Over Target
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Trunk        44.4      15       33.3         7.7        8.8    39.9    {2 <= 26.6ps, 6 <= 35.5ps, 7 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}           -
[02/16 00:36:44   3333s] Leaf         44.4      70       41.8         1.5       38.1    44.2    {0 <= 26.6ps, 0 <= 35.5ps, 8 <= 40.0ps, 32 <= 42.2ps, 30 <= 44.4ps}         -
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Count of violations across all clock trees:
[02/16 00:36:44   3333s] ===========================================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[02/16 00:36:44   3333s] Name        violations         violations        violations    violations    violations
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] clk                 0                 0               0             0            0
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Total               0                 0               0             0            0
[02/16 00:36:44   3333s] ---------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Found a total of 0 clock tree pins with max capacitance violations.
[02/16 00:36:44   3333s] Found a total of 0 clock tree nets with max resistance violations.
[02/16 00:36:44   3333s] Found a total of 0 clock tree nets with max length violations.
[02/16 00:36:44   3333s] Found a total of 0 clock tree nets with max fanout violations.
[02/16 00:36:44   3333s] Found a total of 0 clock tree pins with a slew violation.
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Report for clock tree: clk:
[02/16 00:36:44   3333s] ===========================
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock Tree Gating Structure (Logical):
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] # Full cycle clock gates   : 0
[02/16 00:36:44   3333s] Minimum clock gating depth : 0
[02/16 00:36:44   3333s] Maximum clock gating depth : 0
[02/16 00:36:44   3333s] Clock gate area (um^2)     : 0.000
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock Tree Buffering Structure (Logical):
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] # Buffers             :  84
[02/16 00:36:44   3333s] # Inverters           :   0
[02/16 00:36:44   3333s]   Total               :  84
[02/16 00:36:44   3333s] Minimum depth         :   3
[02/16 00:36:44   3333s] Maximum depth         :   3
[02/16 00:36:44   3333s] Buffering area (um^2) : 457.229
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Clock Tree Level Structure (Logical):
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] -----------------------------------------------------------------
[02/16 00:36:44   3333s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[02/16 00:36:44   3333s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[02/16 00:36:44   3333s]                                 Pins    Sinks   Sinks       
[02/16 00:36:44   3333s] -----------------------------------------------------------------
[02/16 00:36:44   3333s] root     0     4424       0       0       0         0         0
[02/16 00:36:44   3333s] -----------------------------------------------------------------
[02/16 00:36:44   3333s] Total    0     4424       0       0       0         0         0
[02/16 00:36:44   3333s] -----------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] Target and measured clock slews (in ps):
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] ------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] Timing Corner          Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
[02/16 00:36:44   3333s]                        Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
[02/16 00:36:44   3333s] ------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] dc_typical:both.early      40.0          36.8           38.5          33.0       ignored            -      ignored            -
[02/16 00:36:44   3333s] dc_typical:both.late       44.2          40.3           39.9          34.3       auto computed   44.4      auto computed   44.4
[02/16 00:36:44   3333s] ------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] * - indicates that target was not met.
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] auto extracted - target was extracted from SDC.
[02/16 00:36:44   3333s] auto computed - target was computed when balancing trees.
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] 
[02/16 00:36:44   3333s] <CMD> report_ccopt_skew_groups > innovus_8x8_cts_skew.rep
[02/16 00:36:44   3333s] Updating ideal nets and annotations...
[02/16 00:36:44   3333s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/16 00:36:44   3333s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:36:44   3333s] No differences between SDC and CTS ideal net status found.
[02/16 00:36:44   3333s] Clock tree timing engine global stage delay update for dc_typical:both.early...
[02/16 00:36:44   3333s] End AAE Lib Interpolated Model. (MEM=3954.902344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:36:44   3334s] Clock tree timing engine global stage delay update for dc_typical:both.early done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:36:44   3334s] Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:36:44   3334s] Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] Skew Group Structure:
[02/16 00:36:44   3334s] =====================
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] --------------------------------------------------------------------
[02/16 00:36:44   3334s] Skew Group       Sources    Constrained Sinks    Unconstrained Sinks
[02/16 00:36:44   3334s] --------------------------------------------------------------------
[02/16 00:36:44   3334s] clk/func_mode       1             4424                    0
[02/16 00:36:44   3334s] --------------------------------------------------------------------
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] Skew Group Summary:
[02/16 00:36:44   3334s] ===================
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] Timing Corner            Skew Group       ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew    Skew window occupancy
[02/16 00:36:44   3334s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] dc_typical:both.early    clk/func_mode        -         79.5      93.1      87.5         2.6        ignored                  -         13.6              -
[02/16 00:36:44   3334s] dc_typical:both.late     clk/func_mode    none          82.8      97.2      91.4         2.7        auto computed        20.7          14.4    100% {82.8, 97.2}
[02/16 00:36:44   3334s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] * - indicates that target was not met.
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] Skew Group Min/Max path pins:
[02/16 00:36:44   3334s] =============================
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] ------------------------------------------------------------------------------
[02/16 00:36:44   3334s] Timing Corner            Skew Group       Min ID    PathID    Max ID    PathID
[02/16 00:36:44   3334s] ------------------------------------------------------------------------------
[02/16 00:36:44   3334s] dc_typical:both.early    clk/func_mode     79.5       1        93.1       2
[02/16 00:36:44   3334s] -    min u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:36:44   3334s] -    max u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:36:44   3334s] dc_typical:both.late     clk/func_mode     82.8       3        97.2       4
[02/16 00:36:44   3334s] -    min u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:36:44   3334s] -    max u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:36:44   3334s] ------------------------------------------------------------------------------
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] Timing for timing corner dc_typical:both.early, min clock_path:
[02/16 00:36:44   3334s] ===============================================================
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] PathID    :  1
[02/16 00:36:44   3334s] Path type : skew group clk/func_mode (path 1 of 1)
[02/16 00:36:44   3334s] Start     : clk
[02/16 00:36:44   3334s] End       : u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:36:44   3334s] Delay     : 79.5
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] ---------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] Name  Lib cell                  Event  Incr  Arrival  Slew  Cap     Location           Distance  Fanout  Status
[02/16 00:36:44   3334s]                                        (ps)  (ps)     (ps)  (fF)                       (um)              
[02/16 00:36:44   3334s] -- Clockpath trace --------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] clk
[02/16 00:36:44   3334s] -     -                         rise   -       0.0     4.1  41.380  (0.000,110.460)    -            3    
[02/16 00:36:44   3334s] CTS_ccl_buf_00083/A
[02/16 00:36:44   3334s] -     BUFx6f_ASAP7_75t_SL       rise    2.9    2.9     8.4  -       (145.620,109.332)  146.748   -       
[02/16 00:36:44   3334s] CTS_ccl_buf_00083/Y
[02/16 00:36:44   3334s] -     BUFx6f_ASAP7_75t_SL       rise   23.6   26.5    35.7  28.333  (146.960,108.936)    1.736      3    
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00075/A
[02/16 00:36:44   3334s] -     BUFx12f_ASAP7_75t_SL      rise    1.4   27.9    35.8  -       (211.716,107.172)   66.520   -       
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00075/Y
[02/16 00:36:44   3334s] -     BUFx12f_ASAP7_75t_SL      rise   23.5   51.4    26.7  37.597  (214.136,106.776)    2.816      6    
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00033/A
[02/16 00:36:44   3334s] -     BUFx16f_ASAP7_75t_SL      rise    0.4   51.8    26.7  -       (215.820,90.972)    17.488   -       
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00033/Y
[02/16 00:36:44   3334s] -     BUFx16f_ASAP7_75t_SL      rise   27.0   78.8    35.8  59.604  (212.968,91.368)     3.248     53    
[02/16 00:36:44   3334s] u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:36:44   3334s] -     DFFASRHQNx1_ASAP7_75t_SL  rise    0.7   79.5    36.1  -       (216.252,85.572)     9.080   -       
[02/16 00:36:44   3334s] ---------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] Timing for timing corner dc_typical:both.early, max clock_path:
[02/16 00:36:44   3334s] ===============================================================
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] PathID    :  2
[02/16 00:36:44   3334s] Path type : skew group clk/func_mode (path 1 of 1)
[02/16 00:36:44   3334s] Start     : clk
[02/16 00:36:44   3334s] End       : u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:36:44   3334s] Delay     : 93.1
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] ---------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] Name  Lib cell                  Event  Incr  Arrival  Slew  Cap     Location           Distance  Fanout  Status
[02/16 00:36:44   3334s]                                        (ps)  (ps)     (ps)  (fF)                       (um)              
[02/16 00:36:44   3334s] -- Clockpath trace --------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] clk
[02/16 00:36:44   3334s] -     -                         rise   -       0.0     4.1  41.380  (0.000,110.460)    -            3    
[02/16 00:36:44   3334s] CTS_ccl_buf_00082/A
[02/16 00:36:44   3334s] -     BUFx12f_ASAP7_75t_SL      rise    3.5    3.5     8.5  -       (148.860,173.052)  211.452   -       
[02/16 00:36:44   3334s] CTS_ccl_buf_00082/Y
[02/16 00:36:44   3334s] -     BUFx12f_ASAP7_75t_SL      rise   21.3   24.8    36.5  46.481  (151.280,173.448)    2.816      4    
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00076/A
[02/16 00:36:44   3334s] -     BUFx10_ASAP7_75t_SL       rise    3.4   28.2    38.2  -       (156.636,237.852)   69.760   -       
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00076/Y
[02/16 00:36:44   3334s] -     BUFx10_ASAP7_75t_SL       rise   30.7   58.9    36.3  42.803  (154.870,238.248)    2.162      6    
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00039/A
[02/16 00:36:44   3334s] -     BUFx16f_ASAP7_75t_SL      rise    2.5   61.4    36.6  -       (190.764,303.732)  101.378   -       
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00039/Y
[02/16 00:36:44   3334s] -     BUFx16f_ASAP7_75t_SL      rise   29.2   90.6    38.0  64.692  (193.616,303.336)    3.248     62    
[02/16 00:36:44   3334s] u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:36:44   3334s] -     DFFASRHQNx1_ASAP7_75t_SL  rise    2.5   93.1    38.2  -       (163.980,337.212)   63.512   -       
[02/16 00:36:44   3334s] ---------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] Timing for timing corner dc_typical:both.late, min clock_path:
[02/16 00:36:44   3334s] ==============================================================
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] PathID    :  3
[02/16 00:36:44   3334s] Path type : skew group clk/func_mode (path 1 of 1)
[02/16 00:36:44   3334s] Start     : clk
[02/16 00:36:44   3334s] End       : u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:36:44   3334s] Delay     : 82.8
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] ---------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] Name  Lib cell                  Event  Incr  Arrival  Slew  Cap     Location           Distance  Fanout  Status
[02/16 00:36:44   3334s]                                        (ps)  (ps)     (ps)  (fF)                       (um)              
[02/16 00:36:44   3334s] -- Clockpath trace --------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] clk
[02/16 00:36:44   3334s] -     -                         rise   -       0.0     4.1  41.380  (0.000,110.460)    -            3    
[02/16 00:36:44   3334s] CTS_ccl_buf_00083/A
[02/16 00:36:44   3334s] -     BUFx6f_ASAP7_75t_SL       rise    2.9    2.9     8.6  -       (145.620,109.332)  146.748   -       
[02/16 00:36:44   3334s] CTS_ccl_buf_00083/Y
[02/16 00:36:44   3334s] -     BUFx6f_ASAP7_75t_SL       rise   24.3   27.2    37.2  28.333  (146.960,108.936)    1.736      3    
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00075/A
[02/16 00:36:44   3334s] -     BUFx12f_ASAP7_75t_SL      rise    1.5   28.7    37.3  -       (211.716,107.172)   66.520   -       
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00075/Y
[02/16 00:36:44   3334s] -     BUFx12f_ASAP7_75t_SL      rise   24.5   53.2    28.9  37.597  (214.136,106.776)    2.816      6    
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00033/A
[02/16 00:36:44   3334s] -     BUFx16f_ASAP7_75t_SL      rise    0.4   53.6    28.9  -       (215.820,90.972)    17.488   -       
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00033/Y
[02/16 00:36:44   3334s] -     BUFx16f_ASAP7_75t_SL      rise   28.4   82.0    39.3  59.604  (212.968,91.368)     3.248     53    
[02/16 00:36:44   3334s] u_array_gen_row[3].gen_col[2].u_pe_a_out_reg[2]/CLK
[02/16 00:36:44   3334s] -     DFFASRHQNx1_ASAP7_75t_SL  rise    0.8   82.8    39.6  -       (216.252,85.572)     9.080   -       
[02/16 00:36:44   3334s] ---------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] Timing for timing corner dc_typical:both.late, max clock_path:
[02/16 00:36:44   3334s] ==============================================================
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] PathID    :  4
[02/16 00:36:44   3334s] Path type : skew group clk/func_mode (path 1 of 1)
[02/16 00:36:44   3334s] Start     : clk
[02/16 00:36:44   3334s] End       : u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:36:44   3334s] Delay     : 97.2
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] ---------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] Name  Lib cell                  Event  Incr  Arrival  Slew  Cap     Location           Distance  Fanout  Status
[02/16 00:36:44   3334s]                                        (ps)  (ps)     (ps)  (fF)                       (um)              
[02/16 00:36:44   3334s] -- Clockpath trace --------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] clk
[02/16 00:36:44   3334s] -     -                         rise   -       0.0     4.1  41.380  (0.000,110.460)    -            3    
[02/16 00:36:44   3334s] CTS_ccl_buf_00082/A
[02/16 00:36:44   3334s] -     BUFx12f_ASAP7_75t_SL      rise    3.6    3.6     8.8  -       (148.860,173.052)  211.452   -       
[02/16 00:36:44   3334s] CTS_ccl_buf_00082/Y
[02/16 00:36:44   3334s] -     BUFx12f_ASAP7_75t_SL      rise   21.6   25.2    37.9  46.481  (151.280,173.448)    2.816      4    
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00076/A
[02/16 00:36:44   3334s] -     BUFx10_ASAP7_75t_SL       rise    3.5   28.7    39.7  -       (156.636,237.852)   69.760   -       
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00076/Y
[02/16 00:36:44   3334s] -     BUFx10_ASAP7_75t_SL       rise   32.0   60.7    39.3  42.803  (154.870,238.248)    2.162      6    
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00039/A
[02/16 00:36:44   3334s] -     BUFx16f_ASAP7_75t_SL      rise    2.8   63.5    39.6  -       (190.764,303.732)  101.378   -       
[02/16 00:36:44   3334s] CTS_ccl_a_buf_00039/Y
[02/16 00:36:44   3334s] -     BUFx16f_ASAP7_75t_SL      rise   30.9   94.4    42.0  64.692  (193.616,303.336)    3.248     62    
[02/16 00:36:44   3334s] u_array_gen_row[1].gen_col[7].u_pe_u_mac_acc_reg_reg[14]/CLK
[02/16 00:36:44   3334s] -     DFFASRHQNx1_ASAP7_75t_SL  rise    2.8   97.2    42.3  -       (163.980,337.212)   63.512   -       
[02/16 00:36:44   3334s] ---------------------------------------------------------------------------------------------------------------
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] 
[02/16 00:36:44   3334s] <CMD> setNanoRouteMode -routeWithSiDriven true
[02/16 00:36:44   3334s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[02/16 00:36:44   3334s] <CMD> routeDesign -globalDetail
[02/16 00:36:45   3334s] #% Begin routeDesign (date=02/16 00:36:44, mem=3875.6M)
[02/16 00:36:45   3334s] ### Time Record (routeDesign) is installed.
[02/16 00:36:45   3334s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3875.71 (MB), peak = 4623.96 (MB)
[02/16 00:36:45   3334s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/16 00:36:45   3334s] #**INFO: setDesignMode -flowEffort standard
[02/16 00:36:45   3334s] #**INFO: setDesignMode -powerEffort none
[02/16 00:36:45   3334s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/16 00:36:45   3334s] **INFO: User settings:
[02/16 00:36:45   3334s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage   auto
[02/16 00:36:45   3334s] setNanoRouteMode -route_route_side                            front
[02/16 00:36:45   3334s] setNanoRouteMode -route_extract_third_party_compatible        false
[02/16 00:36:45   3334s] setNanoRouteMode -route_global_exp_timing_driven_std_delay    6.1
[02/16 00:36:45   3334s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer  2
[02/16 00:36:45   3334s] setNanoRouteMode -route_exp_design_mode_top_routing_layer     7
[02/16 00:36:45   3334s] setNanoRouteMode -route_strict_honor_route_rule               false
[02/16 00:36:45   3334s] setNanoRouteMode -route_with_si_driven                        true
[02/16 00:36:45   3334s] setNanoRouteMode -route_with_timing_driven                    true
[02/16 00:36:45   3334s] setDesignMode -bottomRoutingLayer                             2
[02/16 00:36:45   3334s] setDesignMode -process                                        45
[02/16 00:36:45   3334s] setDesignMode -topRoutingLayer                                7
[02/16 00:36:45   3334s] setExtractRCMode -coupling_c_th                               0.1
[02/16 00:36:45   3334s] setExtractRCMode -engine                                      preRoute
[02/16 00:36:45   3334s] setExtractRCMode -relative_c_th                               1
[02/16 00:36:45   3334s] setExtractRCMode -total_c_th                                  0
[02/16 00:36:45   3334s] setDelayCalMode -enable_high_fanout                           true
[02/16 00:36:45   3334s] setDelayCalMode -enable_ideal_seq_async_pins                  false
[02/16 00:36:45   3334s] setDelayCalMode -eng_enablePrePlacedFlow                      false
[02/16 00:36:45   3334s] setDelayCalMode -engine                                       aae
[02/16 00:36:45   3334s] setDelayCalMode -ignoreNetLoad                                false
[02/16 00:36:45   3334s] setDelayCalMode -socv_accuracy_mode                           low
[02/16 00:36:45   3334s] setSIMode -separate_delta_delay_on_data                       true
[02/16 00:36:45   3334s] 
[02/16 00:36:45   3334s] #rc_typical has no qx tech file defined
[02/16 00:36:45   3334s] #No active RC corner or QRC tech file is missing.
[02/16 00:36:45   3334s] #**INFO: multi-cut via swapping will not be performed after routing.
[02/16 00:36:45   3334s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/16 00:36:45   3334s] OPERPROF: Starting checkPlace at level 1, MEM:7010.4M, EPOCH TIME: 1771223805.071138
[02/16 00:36:45   3334s] Processing tracks to init pin-track alignment.
[02/16 00:36:45   3334s] z: 1, totalTracks: 0
[02/16 00:36:45   3334s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:36:45   3334s] z: 3, totalTracks: 1
[02/16 00:36:45   3334s] z: 5, totalTracks: 1
[02/16 00:36:45   3334s] z: 7, totalTracks: 1
[02/16 00:36:45   3334s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/16 00:36:45   3334s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:36:45   3334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:45   3334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:45   3334s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:36:45   3334s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7010.4M, EPOCH TIME: 1771223805.092076
[02/16 00:36:45   3334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:45   3334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:45   3334s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7010.4M, EPOCH TIME: 1771223805.093423
[02/16 00:36:45   3334s] Max number of tech site patterns supported in site array is 256.
[02/16 00:36:45   3334s] Core basic site is asap7sc7p5t
[02/16 00:36:45   3334s] Processing tracks to init pin-track alignment.
[02/16 00:36:45   3334s] z: 1, totalTracks: 0
[02/16 00:36:45   3334s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:36:45   3334s] z: 3, totalTracks: 1
[02/16 00:36:45   3334s] z: 5, totalTracks: 1
[02/16 00:36:45   3334s] z: 7, totalTracks: 1
[02/16 00:36:45   3334s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:36:45   3334s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:36:45   3334s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:36:45   3334s] SiteArray: use 2,969,600 bytes
[02/16 00:36:45   3334s] SiteArray: current memory after site array memory allocation 6996.4M
[02/16 00:36:45   3334s] SiteArray: FP blocked sites are writable
[02/16 00:36:45   3334s] Keep-away cache is enable on metals: 1-10
[02/16 00:36:45   3334s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:36:45   3334s] Atter site array init, number of instance map data is 0.
[02/16 00:36:45   3334s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.039, REAL:0.022, MEM:6996.4M, EPOCH TIME: 1771223805.115103
[02/16 00:36:45   3334s] 
[02/16 00:36:45   3334s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:36:45   3334s] 
[02/16 00:36:45   3334s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:36:45   3334s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.047, REAL:0.029, MEM:6996.4M, EPOCH TIME: 1771223805.121547
[02/16 00:36:45   3334s] Begin checking placement ... (start mem=7010.4M, init mem=6996.4M)
[02/16 00:36:45   3334s] Begin checking exclusive groups violation ...
[02/16 00:36:45   3334s] There are 0 groups to check, max #box is 0, total #box is 0
[02/16 00:36:45   3334s] Finished checking exclusive groups violations. Found 0 Vio.
[02/16 00:36:45   3334s] 
[02/16 00:36:45   3334s] Running CheckPlace using 8 threads!...
[02/16 00:36:45   3335s] 
[02/16 00:36:45   3335s] ...checkPlace MT is done!
[02/16 00:36:45   3335s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6964.4M, EPOCH TIME: 1771223805.367303
[02/16 00:36:45   3335s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.024, REAL:0.024, MEM:6964.4M, EPOCH TIME: 1771223805.391781
[02/16 00:36:45   3335s] *info: Placed = 33560          (Fixed = 84)
[02/16 00:36:45   3335s] *info: Unplaced = 0           
[02/16 00:36:45   3335s] Placement Density:56.99%(72921/127946)
[02/16 00:36:45   3335s] Placement Density (including fixed std cells):56.99%(72921/127946)
[02/16 00:36:45   3335s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:36:45   3335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:36:45   3335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:45   3335s] # Resetting pin-track-align track data.
[02/16 00:36:45   3335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:45   3335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:36:45   3335s] Finished checkPlace (total: cpu=0:00:01.0, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=6964.4M)
[02/16 00:36:45   3335s] OPERPROF: Finished checkPlace at level 1, CPU:0.959, REAL:0.340, MEM:6964.4M, EPOCH TIME: 1771223805.411418
[02/16 00:36:45   3335s] 
[02/16 00:36:45   3335s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[02/16 00:36:45   3335s] *** Changed status on (85) nets in Clock.
[02/16 00:36:45   3335s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=6964.4M) ***
[02/16 00:36:45   3335s] % Begin globalDetailRoute (date=02/16 00:36:45, mem=3873.4M)
[02/16 00:36:45   3335s] 
[02/16 00:36:45   3335s] globalDetailRoute
[02/16 00:36:45   3335s] 
[02/16 00:36:45   3335s] #Start globalDetailRoute on Mon Feb 16 00:36:45 2026
[02/16 00:36:45   3335s] #
[02/16 00:36:45   3335s] ### Time Record (globalDetailRoute) is installed.
[02/16 00:36:45   3335s] ### Time Record (Pre Callback) is installed.
[02/16 00:36:45   3335s] ### Time Record (Pre Callback) is uninstalled.
[02/16 00:36:45   3335s] ### Time Record (DB Import) is installed.
[02/16 00:36:45   3335s] ### Time Record (Timing Data Generation) is installed.
[02/16 00:36:45   3335s] #Generating timing data, please wait...
[02/16 00:36:45   3335s] #35615 total nets, 33970 already routed, 33970 will ignore in trialRoute
[02/16 00:36:45   3335s] ### run_trial_route starts on Mon Feb 16 00:36:45 2026 with memory = 3868.52 (MB), peak = 4623.96 (MB)
[02/16 00:36:46   3336s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:3.7 GB, peak:4.5 GB --1.21 [8]--
[02/16 00:36:46   3336s] ### dump_timing_file starts on Mon Feb 16 00:36:46 2026 with memory = 3773.60 (MB), peak = 4623.96 (MB)
[02/16 00:36:46   3336s] ### extractRC starts on Mon Feb 16 00:36:46 2026 with memory = 3773.60 (MB), peak = 4623.96 (MB)
[02/16 00:36:46   3336s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:36:46   3337s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:36:47   3337s] ### extractRC cpu:00:00:01, real:00:00:01, mem:3.7 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:36:47   3337s] #Dump tif for version 2.1
[02/16 00:36:48   3342s] End AAE Lib Interpolated Model. (MEM=3850.113281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:36:52   3369s] Total number of fetched objects 35615
[02/16 00:36:53   3370s] End Timing Check Calculation. (CPU Time=0:00:01.0, Real Time=0:00:01.0)
[02/16 00:36:53   3370s] End delay calculation. (MEM=3878.05 CPU=0:00:24.7 REAL=0:00:04.0)
[02/16 00:36:59   3381s] #Generating timing data took: cpu time = 00:00:45, elapsed time = 00:00:13, memory = 3773.85 (MB), peak = 4623.96 (MB)
[02/16 00:36:59   3381s] ### dump_timing_file cpu:00:00:45, real:00:00:13, mem:3.7 GB, peak:4.5 GB --3.38 [8]--
[02/16 00:37:00   3381s] #Done generating timing data.
[02/16 00:37:00   3381s] ### Time Record (Timing Data Generation) is uninstalled.
[02/16 00:37:00   3381s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[02/16 00:37:00   3382s] ### Net info: total nets: 36541
[02/16 00:37:00   3382s] ### Net info: dirty nets: 44
[02/16 00:37:00   3382s] ### Net info: marked as disconnected nets: 0
[02/16 00:37:00   3382s] ### Net info: fully routed nets: 85
[02/16 00:37:00   3382s] ### Net info: trivial (< 2 pins) nets: 2571
[02/16 00:37:00   3382s] ### Net info: unrouted nets: 33885
[02/16 00:37:00   3382s] ### Net info: re-extraction nets: 0
[02/16 00:37:00   3382s] ### Net info: ignored nets: 0
[02/16 00:37:00   3382s] ### Net info: skip routing nets: 0
[02/16 00:37:00   3382s] #Start reading timing information from file .timing_file_156106.tif.gz ...
[02/16 00:37:01   3383s] #Read in timing information for 333 ports, 33560 instances from timing file .timing_file_156106.tif.gz.
[02/16 00:37:01   3383s] ### import design signature (15): route=540474249 fixed_route=627494635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1408769852 dirty_area=0 del_dirty_area=0 cell=510358514 placement=1138373463 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=627494635 sns=627494635 ppa_info=749608449
[02/16 00:37:01   3383s] ### Time Record (DB Import) is uninstalled.
[02/16 00:37:01   3383s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[02/16 00:37:01   3383s] ### Time Record (Data Preparation) is installed.
[02/16 00:37:01   3383s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:37:01   3383s] ### Time Record (Global Routing) is installed.
[02/16 00:37:01   3383s] ### Time Record (Global Routing) is uninstalled.
[02/16 00:37:01   3383s] #Total number of trivial nets (e.g. < 2 pins) = 2571 (skipped).
[02/16 00:37:01   3383s] #Total number of routable nets = 33970.
[02/16 00:37:01   3383s] #Total number of nets in the design = 36541.
[02/16 00:37:01   3383s] #33920 routable nets do not have any wires.
[02/16 00:37:01   3383s] #50 routable nets have routed wires.
[02/16 00:37:01   3383s] #33920 nets will be global routed.
[02/16 00:37:01   3383s] #35 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:37:01   3383s] #50 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:37:01   3383s] #Using multithreading with 8 threads.
[02/16 00:37:01   3383s] ### Time Record (Data Preparation) is installed.
[02/16 00:37:01   3383s] #Start routing data preparation on Mon Feb 16 00:37:01 2026
[02/16 00:37:01   3383s] #
[02/16 00:37:01   3383s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[02/16 00:37:01   3383s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/16 00:37:01   3383s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/16 00:37:01   3383s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/16 00:37:01   3383s] ### Time Record (Cell Pin Access) is installed.
[02/16 00:37:01   3383s] #Rebuild pin access data for design.
[02/16 00:37:01   3383s] #Initial pin access analysis.
[02/16 00:37:01   3384s] #Detail pin access analysis.
[02/16 00:37:01   3384s] ### Time Record (Cell Pin Access) is uninstalled.
[02/16 00:37:01   3384s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[02/16 00:37:02   3384s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:37:02   3384s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:37:02   3384s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:37:02   3384s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:37:02   3384s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:37:02   3384s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:37:02   3384s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:37:02   3384s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:37:02   3384s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:37:02   3384s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:37:02   3384s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:37:02   3384s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[02/16 00:37:02   3384s] #WARNING (NRDB-2322) There are no valid layers for shielding.
[02/16 00:37:02   3384s] #Unexpected stripe layer range. Bottom =8(M8), top =7(M7)
[02/16 00:37:02   3384s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=7(M7), bottom shield layer=7(M7)
[02/16 00:37:02   3384s] #shield_bottom_stripe_layer=7(M7), shield_top_stripe_layer=7(M7)
[02/16 00:37:02   3384s] #pin_access_rlayer=2(M2)
[02/16 00:37:02   3384s] #shield_top_dpt_rlayer=7 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=8 bottom_rlayer=2
[02/16 00:37:02   3384s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/16 00:37:02   3384s] #enable_dpt_layer_shield=F
[02/16 00:37:02   3384s] #has_line_end_grid=F
[02/16 00:37:02   3385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3820.73 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3385s] #Regenerating Ggrids automatically.
[02/16 00:37:02   3385s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[02/16 00:37:02   3385s] #Using automatically generated G-grids.
[02/16 00:37:02   3385s] #Done routing data preparation.
[02/16 00:37:02   3385s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3826.85 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] #Finished routing data preparation on Mon Feb 16 00:37:02 2026
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] #Cpu time = 00:00:02
[02/16 00:37:02   3385s] #Elapsed time = 00:00:01
[02/16 00:37:02   3385s] #Increased memory = 18.07 (MB)
[02/16 00:37:02   3385s] #Total memory = 3826.85 (MB)
[02/16 00:37:02   3385s] #Peak memory = 4623.96 (MB)
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:37:02   3385s] ### Time Record (Global Routing) is installed.
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] #Start global routing on Mon Feb 16 00:37:02 2026
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] #Start global routing initialization on Mon Feb 16 00:37:02 2026
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] #Number of eco nets is 35
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] #Start global routing data preparation on Mon Feb 16 00:37:02 2026
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] ### build_merged_routing_blockage_rect_list starts on Mon Feb 16 00:37:02 2026 with memory = 3828.05 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3385s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --0.86 [8]--
[02/16 00:37:02   3385s] #Start routing resource analysis on Mon Feb 16 00:37:02 2026
[02/16 00:37:02   3385s] #
[02/16 00:37:02   3385s] ### init_is_bin_blocked starts on Mon Feb 16 00:37:02 2026 with memory = 3828.05 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3385s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:37:02   3385s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Feb 16 00:37:02 2026 with memory = 3831.39 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:3.7 GB, peak:4.5 GB --5.13 [8]--
[02/16 00:37:02   3386s] ### adjust_flow_cap starts on Mon Feb 16 00:37:02 2026 with memory = 3831.96 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --2.30 [8]--
[02/16 00:37:02   3386s] ### adjust_flow_per_partial_route_obs starts on Mon Feb 16 00:37:02 2026 with memory = 3833.44 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:37:02   3386s] ### set_via_blocked starts on Mon Feb 16 00:37:02 2026 with memory = 3833.44 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --2.35 [8]--
[02/16 00:37:02   3386s] ### copy_flow starts on Mon Feb 16 00:37:02 2026 with memory = 3833.44 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --1.91 [8]--
[02/16 00:37:02   3386s] #Routing resource analysis is done on Mon Feb 16 00:37:02 2026
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] ### report_flow_cap starts on Mon Feb 16 00:37:02 2026 with memory = 3833.44 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] #  Resource Analysis:
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/16 00:37:02   3386s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/16 00:37:02   3386s] #  --------------------------------------------------------------
[02/16 00:37:02   3386s] #  M2             H        1959         437       29241     0.00%
[02/16 00:37:02   3386s] #  M3             V        2425         146       29241     0.00%
[02/16 00:37:02   3386s] #  M4             H        1496         390       29241     0.00%
[02/16 00:37:02   3386s] #  M5             V        1883           3       29241     0.00%
[02/16 00:37:02   3386s] #  M6             H         825          32       29241     3.45%
[02/16 00:37:02   3386s] #  M7             V         827          30       29241     3.46%
[02/16 00:37:02   3386s] #  --------------------------------------------------------------
[02/16 00:37:02   3386s] #  Total                   9416       8.66%      175446     1.15%
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] #  85 nets (0.23%) with 1 preferred extra spacing.
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --1.15 [8]--
[02/16 00:37:02   3386s] ### analyze_m2_tracks starts on Mon Feb 16 00:37:02 2026 with memory = 3833.45 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:37:02   3386s] ### report_initial_resource starts on Mon Feb 16 00:37:02 2026 with memory = 3833.45 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:37:02   3386s] ### mark_pg_pins_accessibility starts on Mon Feb 16 00:37:02 2026 with memory = 3833.45 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --0.91 [8]--
[02/16 00:37:02   3386s] ### set_net_region starts on Mon Feb 16 00:37:02 2026 with memory = 3833.45 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --0.96 [8]--
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] #Global routing data preparation is done on Mon Feb 16 00:37:02 2026
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3833.45 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] ### prepare_level starts on Mon Feb 16 00:37:02 2026 with memory = 3833.45 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### init level 1 starts on Mon Feb 16 00:37:02 2026 with memory = 3833.48 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --0.13 [8]--
[02/16 00:37:02   3386s] ### Level 1 hgrid = 171 X 171
[02/16 00:37:02   3386s] ### prepare_level_flow starts on Mon Feb 16 00:37:02 2026 with memory = 3833.51 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --0.86 [8]--
[02/16 00:37:02   3386s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --0.19 [8]--
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] #Global routing initialization is done on Mon Feb 16 00:37:02 2026
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3833.51 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] #
[02/16 00:37:02   3386s] #start global routing iteration 1...
[02/16 00:37:02   3386s] ### init_flow_edge starts on Mon Feb 16 00:37:02 2026 with memory = 3833.54 (MB), peak = 4623.96 (MB)
[02/16 00:37:02   3386s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.5 GB --1.88 [8]--
[02/16 00:37:02   3386s] ### routing at level 1 (topmost level) iter 0
[02/16 00:37:13   3397s] ### measure_qor starts on Mon Feb 16 00:37:13 2026 with memory = 3944.05 (MB), peak = 4623.96 (MB)
[02/16 00:37:13   3397s] ### measure_congestion starts on Mon Feb 16 00:37:13 2026 with memory = 3944.05 (MB), peak = 4623.96 (MB)
[02/16 00:37:13   3397s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --0.99 [8]--
[02/16 00:37:13   3397s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --2.47 [8]--
[02/16 00:37:13   3397s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3895.93 (MB), peak = 4623.96 (MB)
[02/16 00:37:13   3397s] #
[02/16 00:37:13   3397s] #start global routing iteration 2...
[02/16 00:37:13   3397s] ### routing at level 1 (topmost level) iter 1
[02/16 00:37:14   3398s] ### measure_qor starts on Mon Feb 16 00:37:14 2026 with memory = 3940.47 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] ### measure_congestion starts on Mon Feb 16 00:37:14 2026 with memory = 3940.47 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:37:14   3398s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --4.07 [8]--
[02/16 00:37:14   3398s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3909.47 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] ### route_end starts on Mon Feb 16 00:37:14 2026 with memory = 3909.47 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] #Total number of trivial nets (e.g. < 2 pins) = 2571 (skipped).
[02/16 00:37:14   3398s] #Total number of routable nets = 33970.
[02/16 00:37:14   3398s] #Total number of nets in the design = 36541.
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] #33970 routable nets have routed wires.
[02/16 00:37:14   3398s] #35 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:37:14   3398s] #50 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] #Routed nets constraints summary:
[02/16 00:37:14   3398s] #------------------------------------------------
[02/16 00:37:14   3398s] #        Rules   Pref Extra Space   Unconstrained  
[02/16 00:37:14   3398s] #------------------------------------------------
[02/16 00:37:14   3398s] #      Default                 35           33885  
[02/16 00:37:14   3398s] #------------------------------------------------
[02/16 00:37:14   3398s] #        Total                 35           33885  
[02/16 00:37:14   3398s] #------------------------------------------------
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] #Routing constraints summary of the whole design:
[02/16 00:37:14   3398s] #------------------------------------------------
[02/16 00:37:14   3398s] #        Rules   Pref Extra Space   Unconstrained  
[02/16 00:37:14   3398s] #------------------------------------------------
[02/16 00:37:14   3398s] #      Default                 85           33885  
[02/16 00:37:14   3398s] #------------------------------------------------
[02/16 00:37:14   3398s] #        Total                 85           33885  
[02/16 00:37:14   3398s] #------------------------------------------------
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] ### adjust_flow_per_partial_route_obs starts on Mon Feb 16 00:37:14 2026 with memory = 3909.61 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.01 [8]--
[02/16 00:37:14   3398s] ### cal_base_flow starts on Mon Feb 16 00:37:14 2026 with memory = 3909.61 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] ### init_flow_edge starts on Mon Feb 16 00:37:14 2026 with memory = 3909.61 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --2.04 [8]--
[02/16 00:37:14   3398s] ### cal_flow starts on Mon Feb 16 00:37:14 2026 with memory = 3909.61 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:37:14   3398s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.02 [8]--
[02/16 00:37:14   3398s] ### report_overcon starts on Mon Feb 16 00:37:14 2026 with memory = 3909.61 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] #                 OverCon          
[02/16 00:37:14   3398s] #                  #Gcell    %Gcell
[02/16 00:37:14   3398s] #     Layer           (1)   OverCon  Flow/Cap
[02/16 00:37:14   3398s] #  ----------------------------------------------
[02/16 00:37:14   3398s] #  M2            0(0.00%)   (0.00%)     0.46  
[02/16 00:37:14   3398s] #  M3            0(0.00%)   (0.00%)     0.36  
[02/16 00:37:14   3398s] #  M4            0(0.00%)   (0.00%)     0.18  
[02/16 00:37:14   3398s] #  M5            0(0.00%)   (0.00%)     0.14  
[02/16 00:37:14   3398s] #  M6            0(0.00%)   (0.00%)     0.02  
[02/16 00:37:14   3398s] #  M7            0(0.00%)   (0.00%)     0.03  
[02/16 00:37:14   3398s] #  ----------------------------------------------
[02/16 00:37:14   3398s] #     Total      0(0.00%)   (0.00%)
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/16 00:37:14   3398s] #  Overflow after GR: 0.00% H + 0.00% V
[02/16 00:37:14   3398s] #
[02/16 00:37:14   3398s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:37:14   3398s] ### cal_base_flow starts on Mon Feb 16 00:37:14 2026 with memory = 3909.61 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] ### init_flow_edge starts on Mon Feb 16 00:37:14 2026 with memory = 3909.61 (MB), peak = 4623.96 (MB)
[02/16 00:37:14   3398s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.80 [8]--
[02/16 00:37:14   3398s] ### cal_flow starts on Mon Feb 16 00:37:14 2026 with memory = 3909.61 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3398s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:37:15   3398s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.01 [8]--
[02/16 00:37:15   3398s] ### generate_cong_map_content starts on Mon Feb 16 00:37:15 2026 with memory = 3909.61 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3398s] ### Sync with Inovus CongMap starts on Mon Feb 16 00:37:15 2026 with memory = 3909.62 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3398s] #Hotspot report including placement blocked areas
[02/16 00:37:15   3398s] OPERPROF: Starting HotSpotCal at level 1, MEM:6942.0M, EPOCH TIME: 1771223835.036518
[02/16 00:37:15   3398s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/16 00:37:15   3398s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[02/16 00:37:15   3398s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/16 00:37:15   3398s] [hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[02/16 00:37:15   3398s] [hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[02/16 00:37:15   3398s] [hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[02/16 00:37:15   3398s] [hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[02/16 00:37:15   3398s] [hotspot] |   M6(H)    |         37.33 |         37.33 |   362.88     4.32   370.37    12.96 |
[02/16 00:37:15   3399s] [hotspot] |   M7(V)    |        168.00 |        168.00 |     4.32   362.88   367.20   370.37 |
[02/16 00:37:15   3399s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/16 00:37:15   3399s] [hotspot] |   worst    | (M7)   168.00 | (M7)   168.00 |                                     |
[02/16 00:37:15   3399s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/16 00:37:15   3399s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[02/16 00:37:15   3399s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/16 00:37:15   3399s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:37:15   3399s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/16 00:37:15   3399s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/16 00:37:15   3399s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.148, REAL:0.074, MEM:6942.0M, EPOCH TIME: 1771223835.110561
[02/16 00:37:15   3399s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.97 [8]--
[02/16 00:37:15   3399s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --2.00 [8]--
[02/16 00:37:15   3399s] ### update starts on Mon Feb 16 00:37:15 2026 with memory = 3906.99 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3399s] #Complete Global Routing.
[02/16 00:37:15   3399s] #Total number of nets with non-default rule or having extra spacing = 85
[02/16 00:37:15   3399s] #
[02/16 00:37:15   3399s] #  Routing Statistics
[02/16 00:37:15   3399s] #
[02/16 00:37:15   3399s] #---------------+-----------+-------+
[02/16 00:37:15   3399s] #  Layer        | Length(um)|   Vias|
[02/16 00:37:15   3399s] #---------------+-----------+-------+
[02/16 00:37:15   3399s] #  Active ( 0H) |          0|      0|
[02/16 00:37:15   3399s] #  M1 ( 1V)     |          0| 106924|
[02/16 00:37:15   3399s] #  M2 ( 2H)     |     122556|  60107|
[02/16 00:37:15   3399s] #  M3 ( 3V)     |     207444|  11905|
[02/16 00:37:15   3399s] #  M4 ( 4H)     |      89087|   3241|
[02/16 00:37:15   3399s] #  M5 ( 5V)     |      91762|    195|
[02/16 00:37:15   3399s] #  M6 ( 6H)     |        825|      4|
[02/16 00:37:15   3399s] #  M7 ( 7V)     |         93|      0|
[02/16 00:37:15   3399s] #  M8 ( 8H)     |          0|      0|
[02/16 00:37:15   3399s] #  M9 ( 9V)     |          0|      0|
[02/16 00:37:15   3399s] #  Pad (10H)    |          0|      0|
[02/16 00:37:15   3399s] #---------------+-----------+-------+
[02/16 00:37:15   3399s] #  Total        |     511767| 182376|
[02/16 00:37:15   3399s] #---------------+-----------+-------+
[02/16 00:37:15   3399s] #
[02/16 00:37:15   3399s] # Total half perimeter of net bounding box: 536346 um.
[02/16 00:37:15   3399s] ### update cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --2.91 [8]--
[02/16 00:37:15   3399s] ### report_overcon starts on Mon Feb 16 00:37:15 2026 with memory = 3906.99 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3399s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.00 [8]--
[02/16 00:37:15   3399s] ### report_overcon starts on Mon Feb 16 00:37:15 2026 with memory = 3906.99 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3399s] #Max overcon = 0 track.
[02/16 00:37:15   3399s] #Total overcon = 0.00%.
[02/16 00:37:15   3399s] #Worst layer Gcell overcon rate = 0.00%.
[02/16 00:37:15   3399s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --0.99 [8]--
[02/16 00:37:15   3399s] ### route_end cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.5 GB --1.40 [8]--
[02/16 00:37:15   3399s] ### global_route design signature (18): route=1802989989 net_attr=1777881969
[02/16 00:37:15   3399s] #
[02/16 00:37:15   3399s] #Global routing statistics:
[02/16 00:37:15   3399s] #Cpu time = 00:00:14
[02/16 00:37:15   3399s] #Elapsed time = 00:00:13
[02/16 00:37:15   3399s] #Increased memory = 80.18 (MB)
[02/16 00:37:15   3399s] #Total memory = 3907.05 (MB)
[02/16 00:37:15   3399s] #Peak memory = 4623.96 (MB)
[02/16 00:37:15   3399s] #
[02/16 00:37:15   3399s] #Finished global routing on Mon Feb 16 00:37:15 2026
[02/16 00:37:15   3399s] #
[02/16 00:37:15   3399s] #
[02/16 00:37:15   3399s] ### Time Record (Global Routing) is uninstalled.
[02/16 00:37:15   3399s] ### Time Record (Data Preparation) is installed.
[02/16 00:37:15   3399s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:37:15   3399s] ### track-assign external-init starts on Mon Feb 16 00:37:15 2026 with memory = 3903.94 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3399s] ### Time Record (Track Assignment) is installed.
[02/16 00:37:15   3399s] ### Time Record (Data Preparation) is installed.
[02/16 00:37:15   3400s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:37:15   3400s] ### Time Record (Track Assignment) is uninstalled.
[02/16 00:37:15   3400s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.47 [8]--
[02/16 00:37:15   3400s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3903.94 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3400s] ### track-assign engine-init starts on Mon Feb 16 00:37:15 2026 with memory = 3903.97 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3400s] ### Time Record (Track Assignment) is installed.
[02/16 00:37:15   3400s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.17 [8]--
[02/16 00:37:15   3400s] ### track-assign core-engine starts on Mon Feb 16 00:37:15 2026 with memory = 3904.04 (MB), peak = 4623.96 (MB)
[02/16 00:37:15   3400s] #Start Track Assignment.
[02/16 00:37:18   3405s] #Done with 47309 horizontal wires in 6 hboxes and 39516 vertical wires in 6 hboxes.
[02/16 00:37:21   3411s] #Done with 13719 horizontal wires in 6 hboxes and 6463 vertical wires in 6 hboxes.
[02/16 00:37:22   3413s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[02/16 00:37:22   3413s] #
[02/16 00:37:22   3413s] #Track assignment summary:
[02/16 00:37:22   3413s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/16 00:37:22   3413s] #------------------------------------------------------------------------
[02/16 00:37:22   3413s] # M2        123040.35 	  0.07%  	  0.00% 	  0.01%
[02/16 00:37:22   3413s] # M3        201888.67 	  0.03%  	  0.00% 	  0.00%
[02/16 00:37:22   3413s] # M4         83517.70 	  0.03%  	  0.00% 	  0.02%
[02/16 00:37:22   3413s] # M5         90862.79 	  0.00%  	  0.00% 	  0.00%
[02/16 00:37:22   3413s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[02/16 00:37:22   3413s] # M7            93.14 	  0.00%  	  0.00% 	  0.00%
[02/16 00:37:22   3413s] #------------------------------------------------------------------------
[02/16 00:37:22   3413s] # All      499402.64  	  0.03% 	  0.00% 	  0.00%
[02/16 00:37:22   3413s] #Complete Track Assignment.
[02/16 00:37:22   3413s] #Total number of nets with non-default rule or having extra spacing = 85
[02/16 00:37:22   3413s] #
[02/16 00:37:22   3413s] #  Routing Statistics
[02/16 00:37:22   3413s] #
[02/16 00:37:22   3413s] #---------------+-----------+-------+
[02/16 00:37:22   3413s] #  Layer        | Length(um)|   Vias|
[02/16 00:37:22   3413s] #---------------+-----------+-------+
[02/16 00:37:22   3413s] #  Active ( 0H) |          0|      0|
[02/16 00:37:22   3413s] #  M1 ( 1V)     |          0| 106924|
[02/16 00:37:22   3413s] #  M2 ( 2H)     |     122564|  60107|
[02/16 00:37:22   3413s] #  M3 ( 3V)     |     209515|  11905|
[02/16 00:37:22   3413s] #  M4 ( 4H)     |      88900|   3241|
[02/16 00:37:22   3413s] #  M5 ( 5V)     |      91837|    195|
[02/16 00:37:22   3413s] #  M6 ( 6H)     |        825|      4|
[02/16 00:37:22   3413s] #  M7 ( 7V)     |         93|      0|
[02/16 00:37:22   3413s] #  M8 ( 8H)     |          0|      0|
[02/16 00:37:22   3413s] #  M9 ( 9V)     |          0|      0|
[02/16 00:37:22   3413s] #  Pad (10H)    |          0|      0|
[02/16 00:37:22   3413s] #---------------+-----------+-------+
[02/16 00:37:22   3413s] #  Total        |     513734| 182376|
[02/16 00:37:22   3413s] #---------------+-----------+-------+
[02/16 00:37:22   3413s] #
[02/16 00:37:22   3413s] # Total half perimeter of net bounding box: 536346 um.
[02/16 00:37:22   3413s] ### track_assign design signature (21): route=103359553
[02/16 00:37:22   3413s] ### track-assign core-engine cpu:00:00:13, real:00:00:06, mem:3.8 GB, peak:4.5 GB --2.07 [8]--
[02/16 00:37:22   3413s] ### Time Record (Track Assignment) is uninstalled.
[02/16 00:37:22   3413s] #cpu time = 00:00:14, elapsed time = 00:00:07, memory = 3900.59 (MB), peak = 4623.96 (MB)
[02/16 00:37:22   3413s] #
[02/16 00:37:22   3413s] #number of short segments in preferred routing layers
[02/16 00:37:22   3413s] #	M3        M4        Total 
[02/16 00:37:22   3413s] #	5         2         7         
[02/16 00:37:22   3413s] #
[02/16 00:37:22   3413s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/16 00:37:22   3413s] #Cpu time = 00:00:30
[02/16 00:37:22   3413s] #Elapsed time = 00:00:21
[02/16 00:37:22   3413s] #Increased memory = 92.77 (MB)
[02/16 00:37:22   3413s] #Total memory = 3901.43 (MB)
[02/16 00:37:22   3413s] #Peak memory = 4623.96 (MB)
[02/16 00:37:22   3413s] #Using multithreading with 8 threads.
[02/16 00:37:22   3414s] ### Time Record (Detail Routing) is installed.
[02/16 00:37:22   3414s] ### Time Record (Data Preparation) is installed.
[02/16 00:37:22   3414s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:37:22   3414s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/16 00:37:23   3415s] #
[02/16 00:37:23   3415s] #Start Detail Routing..
[02/16 00:37:23   3415s] #start initial detail routing ...
[02/16 00:37:23   3415s] ### Design has 6 dirty nets, 37604 dirty-areas)
[02/16 00:39:03   4064s] #   number of violations = 1303
[02/16 00:39:03   4064s] #
[02/16 00:39:03   4064s] #  By Layer and Type:
[02/16 00:39:03   4064s] #
[02/16 00:39:03   4064s] #---------+-------+-------+------+------+-------+------+-------+-------+
[02/16 00:39:03   4064s] #  -      | MetSpc| EOLSpc| Short| Color| CutSpc| EolKO| CorSpc| Totals|
[02/16 00:39:03   4064s] #---------+-------+-------+------+------+-------+------+-------+-------+
[02/16 00:39:03   4064s] #  M1     |      0|      0|     0|     0|      0|    26|      0|     26|
[02/16 00:39:03   4064s] #  M2     |    339|    302|    28|     0|      0|   440|      6|   1115|
[02/16 00:39:03   4064s] #  M3     |      5|      4|     2|     0|      6|    10|      0|     27|
[02/16 00:39:03   4064s] #  M4     |      0|      1|     0|     1|      0|   132|      1|    135|
[02/16 00:39:03   4064s] #  Totals |    344|    307|    30|     1|      6|   608|      7|   1303|
[02/16 00:39:03   4064s] #---------+-------+-------+------+------+-------+------+-------+-------+
[02/16 00:39:03   4064s] #
[02/16 00:39:03   4064s] #13980 out of 33560 instances (41.7%) need to be verified(marked ipoed), dirty area = 16.7%.
[02/16 00:39:13   4130s] ### Gcell dirty-map stats: routing = 86.72%, drc-check-only = 0.86%, dirty-area = 79.96%
[02/16 00:39:13   4130s] ### Gcell ext dirty-map stats: fill = 23479[80.29%] (M1 = 21515[73.58%], M2 = 23209[79.37%], M3 = 23194[79.32%], M4 = 18610[63.64%], M5 = 11410[39.02%], M6 = 242[0.83%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:39:13   4130s] #   number of violations = 1324
[02/16 00:39:13   4130s] #
[02/16 00:39:13   4130s] #  By Layer and Type:
[02/16 00:39:13   4130s] #
[02/16 00:39:13   4130s] #---------+-------+-------+------+------+-------+------+-------+-------+
[02/16 00:39:13   4130s] #  -      | MetSpc| EOLSpc| Short| Color| CutSpc| EolKO| CorSpc| Totals|
[02/16 00:39:13   4130s] #---------+-------+-------+------+------+-------+------+-------+-------+
[02/16 00:39:13   4130s] #  M1     |      0|      0|     0|     0|      0|    26|      0|     26|
[02/16 00:39:13   4130s] #  M2     |    340|    312|    29|     0|      0|   448|      6|   1135|
[02/16 00:39:13   4130s] #  M3     |      5|      4|     2|     0|      6|    10|      0|     27|
[02/16 00:39:13   4130s] #  M4     |      0|      1|     0|     1|      0|   133|      1|    136|
[02/16 00:39:13   4130s] #  Totals |    345|    317|    31|     1|      6|   617|      7|   1324|
[02/16 00:39:13   4130s] #---------+-------+-------+------+------+-------+------+-------+-------+
[02/16 00:39:13   4130s] #
[02/16 00:39:13   4130s] #cpu time = 00:11:55, elapsed time = 00:01:51, memory = 3971.77 (MB), peak = 4623.96 (MB)
[02/16 00:39:13   4130s] #start 1st optimization iteration ...
[02/16 00:39:23   4191s] ### Gcell dirty-map stats: routing = 86.72%, drc-check-only = 0.86%, dirty-area = 79.96%
[02/16 00:39:23   4191s] ### Gcell ext dirty-map stats: fill = 23480[80.30%] (M1 = 21520[73.60%], M2 = 23211[79.38%], M3 = 23196[79.33%], M4 = 18636[63.73%], M5 = 11427[39.08%], M6 = 252[0.86%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:39:23   4191s] #   number of violations = 27
[02/16 00:39:23   4191s] #
[02/16 00:39:23   4191s] #  By Layer and Type:
[02/16 00:39:23   4191s] #
[02/16 00:39:23   4191s] #---------+-------+------+------+-------+
[02/16 00:39:23   4191s] #  -      | EOLSpc| Short| EolKO| Totals|
[02/16 00:39:23   4191s] #---------+-------+------+------+-------+
[02/16 00:39:23   4191s] #  M1     |      0|     0|     0|      0|
[02/16 00:39:23   4191s] #  M2     |      5|     1|    20|     26|
[02/16 00:39:23   4191s] #  M3     |      0|     0|     0|      0|
[02/16 00:39:23   4191s] #  M4     |      0|     0|     1|      1|
[02/16 00:39:23   4191s] #  Totals |      5|     1|    21|     27|
[02/16 00:39:23   4191s] #---------+-------+------+------+-------+
[02/16 00:39:23   4191s] #
[02/16 00:39:23   4191s] #cpu time = 00:01:02, elapsed time = 00:00:10, memory = 3966.74 (MB), peak = 4623.96 (MB)
[02/16 00:39:23   4191s] #start 2nd optimization iteration ...
[02/16 00:39:23   4194s] ### Gcell dirty-map stats: routing = 86.72%, drc-check-only = 0.86%, dirty-area = 79.96%
[02/16 00:39:23   4194s] ### Gcell ext dirty-map stats: fill = 23480[80.30%] (M1 = 21520[73.60%], M2 = 23211[79.38%], M3 = 23196[79.33%], M4 = 18638[63.74%], M5 = 11429[39.09%], M6 = 252[0.86%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:39:23   4194s] #   number of violations = 2
[02/16 00:39:23   4194s] #
[02/16 00:39:23   4194s] #  By Layer and Type:
[02/16 00:39:23   4194s] #
[02/16 00:39:23   4194s] #---------+------+------+-------+
[02/16 00:39:23   4194s] #  -      | Short| EolKO| Totals|
[02/16 00:39:23   4194s] #---------+------+------+-------+
[02/16 00:39:23   4194s] #  M1     |     0|     0|      0|
[02/16 00:39:23   4194s] #  M2     |     1|     1|      2|
[02/16 00:39:23   4194s] #  Totals |     1|     1|      2|
[02/16 00:39:23   4194s] #---------+------+------+-------+
[02/16 00:39:23   4194s] #
[02/16 00:39:23   4194s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3960.23 (MB), peak = 4623.96 (MB)
[02/16 00:39:23   4194s] #start 3rd optimization iteration ...
[02/16 00:39:24   4195s] ### Gcell dirty-map stats: routing = 86.72%, drc-check-only = 0.86%, dirty-area = 79.96%
[02/16 00:39:24   4195s] ### Gcell ext dirty-map stats: fill = 23480[80.30%] (M1 = 21520[73.60%], M2 = 23211[79.38%], M3 = 23196[79.33%], M4 = 18638[63.74%], M5 = 11429[39.09%], M6 = 252[0.86%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:39:24   4195s] #   number of violations = 0
[02/16 00:39:24   4195s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3960.29 (MB), peak = 4623.96 (MB)
[02/16 00:39:24   4195s] #Complete Detail Routing.
[02/16 00:39:24   4196s] #Total number of nets with non-default rule or having extra spacing = 85
[02/16 00:39:24   4196s] #
[02/16 00:39:24   4196s] #  Routing Statistics
[02/16 00:39:24   4196s] #
[02/16 00:39:24   4196s] #---------------+-----------+-------+
[02/16 00:39:24   4196s] #  Layer        | Length(um)|   Vias|
[02/16 00:39:24   4196s] #---------------+-----------+-------+
[02/16 00:39:24   4196s] #  Active ( 0H) |          0|      0|
[02/16 00:39:24   4196s] #  M1 ( 1V)     |          0| 114313|
[02/16 00:39:24   4196s] #  M2 ( 2H)     |     125282| 152039|
[02/16 00:39:24   4196s] #  M3 ( 3V)     |     238110|  20691|
[02/16 00:39:24   4196s] #  M4 ( 4H)     |      98929|   5089|
[02/16 00:39:24   4196s] #  M5 ( 5V)     |     100299|    242|
[02/16 00:39:24   4196s] #  M6 ( 6H)     |        858|      6|
[02/16 00:39:24   4196s] #  M7 ( 7V)     |        103|      0|
[02/16 00:39:24   4196s] #  M8 ( 8H)     |          0|      0|
[02/16 00:39:24   4196s] #  M9 ( 9V)     |          0|      0|
[02/16 00:39:24   4196s] #  Pad (10H)    |          0|      0|
[02/16 00:39:24   4196s] #---------------+-----------+-------+
[02/16 00:39:24   4196s] #  Total        |     563582| 292380|
[02/16 00:39:24   4196s] #---------------+-----------+-------+
[02/16 00:39:24   4196s] #
[02/16 00:39:24   4196s] # Total half perimeter of net bounding box: 536346 um.
[02/16 00:39:24   4196s] #Total number of DRC violations = 0
[02/16 00:39:24   4196s] ### Time Record (Detail Routing) is uninstalled.
[02/16 00:39:24   4196s] #Cpu time = 00:13:02
[02/16 00:39:24   4196s] #Elapsed time = 00:02:02
[02/16 00:39:24   4196s] #Increased memory = 21.82 (MB)
[02/16 00:39:24   4196s] #Total memory = 3923.25 (MB)
[02/16 00:39:24   4196s] #Peak memory = 4623.96 (MB)
[02/16 00:39:24   4196s] ### Time Record (Data Preparation) is installed.
[02/16 00:39:24   4196s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:39:24   4196s] ### Time Record (Post Route Wire Spreading) is installed.
[02/16 00:39:24   4196s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/16 00:39:24   4196s] #
[02/16 00:39:24   4196s] #Start Post Route wire spreading..
[02/16 00:39:24   4197s] ### Time Record (Data Preparation) is installed.
[02/16 00:39:24   4197s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:39:24   4197s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/16 00:39:24   4197s] #
[02/16 00:39:24   4197s] #Start DRC checking..
[02/16 00:39:34   4263s] #   number of violations = 0
[02/16 00:39:34   4263s] #cpu time = 00:01:06, elapsed time = 00:00:10, memory = 3960.60 (MB), peak = 4623.96 (MB)
[02/16 00:39:34   4263s] #CELL_VIEW systolic_top_ARRAY_SIZE8,init has no DRC violation.
[02/16 00:39:34   4263s] #Total number of DRC violations = 0
[02/16 00:39:34   4263s] ### Time Record (Data Preparation) is installed.
[02/16 00:39:34   4263s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:39:34   4263s] #
[02/16 00:39:34   4263s] #Start data preparation for wire spreading...
[02/16 00:39:34   4263s] #
[02/16 00:39:34   4263s] #Data preparation is done on Mon Feb 16 00:39:34 2026
[02/16 00:39:34   4263s] #
[02/16 00:39:34   4263s] ### track-assign engine-init starts on Mon Feb 16 00:39:34 2026 with memory = 3931.42 (MB), peak = 4623.96 (MB)
[02/16 00:39:35   4264s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.5 GB --1.11 [8]--
[02/16 00:39:35   4264s] #
[02/16 00:39:35   4264s] #Start Post Route Wire Spread.
[02/16 00:39:35   4267s] #Done with 0 horizontal wires in 11 hboxes and 0 vertical wires in 11 hboxes.
[02/16 00:39:36   4267s] #Complete Post Route Wire Spread.
[02/16 00:39:36   4267s] #
[02/16 00:39:36   4267s] #Total number of nets with non-default rule or having extra spacing = 85
[02/16 00:39:36   4267s] #
[02/16 00:39:36   4267s] #  Routing Statistics
[02/16 00:39:36   4267s] #
[02/16 00:39:36   4267s] #---------------+-----------+-------+
[02/16 00:39:36   4267s] #  Layer        | Length(um)|   Vias|
[02/16 00:39:36   4267s] #---------------+-----------+-------+
[02/16 00:39:36   4267s] #  Active ( 0H) |          0|      0|
[02/16 00:39:36   4267s] #  M1 ( 1V)     |          0| 114313|
[02/16 00:39:36   4267s] #  M2 ( 2H)     |     125282| 152039|
[02/16 00:39:36   4267s] #  M3 ( 3V)     |     238110|  20691|
[02/16 00:39:36   4267s] #  M4 ( 4H)     |      98929|   5089|
[02/16 00:39:36   4267s] #  M5 ( 5V)     |     100299|    242|
[02/16 00:39:36   4267s] #  M6 ( 6H)     |        858|      6|
[02/16 00:39:36   4267s] #  M7 ( 7V)     |        103|      0|
[02/16 00:39:36   4267s] #  M8 ( 8H)     |          0|      0|
[02/16 00:39:36   4267s] #  M9 ( 9V)     |          0|      0|
[02/16 00:39:36   4267s] #  Pad (10H)    |          0|      0|
[02/16 00:39:36   4267s] #---------------+-----------+-------+
[02/16 00:39:36   4267s] #  Total        |     563582| 292380|
[02/16 00:39:36   4267s] #---------------+-----------+-------+
[02/16 00:39:36   4267s] #
[02/16 00:39:36   4267s] # Total half perimeter of net bounding box: 536346 um.
[02/16 00:39:36   4268s] ### Time Record (Data Preparation) is installed.
[02/16 00:39:36   4268s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:39:36   4268s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/16 00:39:36   4268s] #
[02/16 00:39:36   4268s] #Start DRC checking..
[02/16 00:39:46   4333s] #   number of violations = 0
[02/16 00:39:47   4333s] #cpu time = 00:01:05, elapsed time = 00:00:10, memory = 3961.61 (MB), peak = 4623.96 (MB)
[02/16 00:39:47   4333s] #CELL_VIEW systolic_top_ARRAY_SIZE8,init has no DRC violation.
[02/16 00:39:47   4333s] #Total number of DRC violations = 0
[02/16 00:39:47   4334s] #   number of violations = 0
[02/16 00:39:47   4334s] #cpu time = 00:01:11, elapsed time = 00:00:12, memory = 3932.27 (MB), peak = 4623.96 (MB)
[02/16 00:39:47   4334s] #CELL_VIEW systolic_top_ARRAY_SIZE8,init has no DRC violation.
[02/16 00:39:47   4334s] #Total number of DRC violations = 0
[02/16 00:39:47   4334s] #Post Route wire spread is done.
[02/16 00:39:47   4334s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/16 00:39:47   4334s] #Total number of nets with non-default rule or having extra spacing = 85
[02/16 00:39:47   4334s] #
[02/16 00:39:47   4334s] #  Routing Statistics
[02/16 00:39:47   4334s] #
[02/16 00:39:47   4334s] #---------------+-----------+-------+
[02/16 00:39:47   4334s] #  Layer        | Length(um)|   Vias|
[02/16 00:39:47   4334s] #---------------+-----------+-------+
[02/16 00:39:47   4334s] #  Active ( 0H) |          0|      0|
[02/16 00:39:47   4334s] #  M1 ( 1V)     |          0| 114313|
[02/16 00:39:47   4334s] #  M2 ( 2H)     |     125282| 152039|
[02/16 00:39:47   4334s] #  M3 ( 3V)     |     238110|  20691|
[02/16 00:39:47   4334s] #  M4 ( 4H)     |      98929|   5089|
[02/16 00:39:47   4334s] #  M5 ( 5V)     |     100299|    242|
[02/16 00:39:47   4334s] #  M6 ( 6H)     |        858|      6|
[02/16 00:39:47   4334s] #  M7 ( 7V)     |        103|      0|
[02/16 00:39:47   4334s] #  M8 ( 8H)     |          0|      0|
[02/16 00:39:47   4334s] #  M9 ( 9V)     |          0|      0|
[02/16 00:39:47   4334s] #  Pad (10H)    |          0|      0|
[02/16 00:39:47   4334s] #---------------+-----------+-------+
[02/16 00:39:47   4334s] #  Total        |     563582| 292380|
[02/16 00:39:47   4334s] #---------------+-----------+-------+
[02/16 00:39:47   4334s] #
[02/16 00:39:47   4334s] # Total half perimeter of net bounding box: 536346 um.
[02/16 00:39:47   4335s] #detailRoute Statistics:
[02/16 00:39:47   4335s] #Cpu time = 00:15:21
[02/16 00:39:47   4335s] #Elapsed time = 00:02:25
[02/16 00:39:47   4335s] #Increased memory = 30.84 (MB)
[02/16 00:39:47   4335s] #Total memory = 3932.27 (MB)
[02/16 00:39:47   4335s] #Peak memory = 4623.96 (MB)
[02/16 00:39:47   4335s] ### global_detail_route design signature (47): route=1979138342 flt_obj=0 vio=1905142130 shield_wire=1
[02/16 00:39:47   4335s] ### Time Record (DB Export) is installed.
[02/16 00:39:47   4335s] ### export design design signature (48): route=1979138342 fixed_route=627494635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2026470408 dirty_area=0 del_dirty_area=0 cell=510358514 placement=1134794583 pin_access=558730506 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=627494635 sns=627494635 ppa_info=749608449
[02/16 00:39:48   4337s] ### Time Record (DB Export) is uninstalled.
[02/16 00:39:48   4337s] ### Time Record (Post Callback) is installed.
[02/16 00:39:48   4337s] ### Time Record (Post Callback) is uninstalled.
[02/16 00:39:48   4337s] #
[02/16 00:39:48   4337s] #globalDetailRoute statistics:
[02/16 00:39:48   4337s] #Cpu time = 00:16:42
[02/16 00:39:48   4337s] #Elapsed time = 00:03:03
[02/16 00:39:48   4337s] #Increased memory = 11.23 (MB)
[02/16 00:39:48   4337s] #Total memory = 3884.59 (MB)
[02/16 00:39:48   4337s] #Peak memory = 4623.96 (MB)
[02/16 00:39:48   4337s] #Number of warnings = 9
[02/16 00:39:48   4337s] #Total number of warnings = 26
[02/16 00:39:48   4337s] #Number of fails = 0
[02/16 00:39:48   4337s] #Total number of fails = 0
[02/16 00:39:48   4337s] #Complete globalDetailRoute on Mon Feb 16 00:39:48 2026
[02/16 00:39:48   4337s] #
[02/16 00:39:48   4338s] ### import design signature (49): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=558730506 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[02/16 00:39:48   4338s] ### Time Record (globalDetailRoute) is uninstalled.
[02/16 00:39:48   4338s] % End globalDetailRoute (date=02/16 00:39:48, total cpu=0:16:43, real=0:03:03, peak res=4462.3M, current mem=3856.0M)
[02/16 00:39:49   4338s] #Default setup view is reset to view_tt.
[02/16 00:39:49   4338s] #Default setup view is reset to view_tt.
[02/16 00:39:49   4338s] AAE_INFO: Post Route call back at the end of routeDesign
[02/16 00:39:49   4338s] #routeDesign: cpu time = 00:16:44, elapsed time = 00:03:04, memory = 3817.67 (MB), peak = 4623.96 (MB)
[02/16 00:39:49   4338s] ### Time Record (routeDesign) is uninstalled.
[02/16 00:39:49   4338s] #
[02/16 00:39:49   4338s] #  Scalability Statistics
[02/16 00:39:49   4338s] #
[02/16 00:39:49   4338s] #----------------------------+---------+-------------+------------+
[02/16 00:39:49   4338s] #  routeDesign               | cpu time| elapsed time| scalability|
[02/16 00:39:49   4338s] #----------------------------+---------+-------------+------------+
[02/16 00:39:49   4338s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[02/16 00:39:49   4338s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[02/16 00:39:49   4338s] #  Timing Data Generation    | 00:00:46|     00:00:15|         3.2|
[02/16 00:39:49   4338s] #  DB Import                 | 00:00:02|     00:00:01|         1.2|
[02/16 00:39:49   4338s] #  DB Export                 | 00:00:03|     00:00:01|         2.0|
[02/16 00:39:49   4338s] #  Cell Pin Access           | 00:00:01|     00:00:00|         1.0|
[02/16 00:39:49   4338s] #  Data Preparation          | 00:00:02|     00:00:01|         1.5|
[02/16 00:39:49   4338s] #  Global Routing            | 00:00:14|     00:00:13|         1.1|
[02/16 00:39:49   4338s] #  Track Assignment          | 00:00:14|     00:00:07|         2.0|
[02/16 00:39:49   4338s] #  Detail Routing            | 00:13:02|     00:02:01|         6.4|
[02/16 00:39:49   4338s] #  Post Route Wire Spreading | 00:02:18|     00:00:23|         6.1|
[02/16 00:39:49   4338s] #  Entire Command            | 00:16:44|     00:03:04|         5.5|
[02/16 00:39:49   4338s] #----------------------------+---------+-------------+------------+
[02/16 00:39:49   4338s] #
[02/16 00:39:49   4338s] 
[02/16 00:39:49   4338s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:39:49   4338s] Severity  ID               Count  Summary                                  
[02/16 00:39:49   4338s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[02/16 00:39:49   4338s] WARNING   NRAG-41              1  The M1 user tracks are removed and regen...
[02/16 00:39:49   4338s] WARNING   NRAG-44              2  Track pitch is too small compared with l...
[02/16 00:39:49   4338s] WARNING   NRDB-778             3  No multicut vias which meet all area rul...
[02/16 00:39:49   4338s] WARNING   NRDB-2322            1  There are no valid layers for shielding....
[02/16 00:39:49   4338s] WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
[02/16 00:39:49   4338s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/16 00:39:49   4338s] *** Message Summary: 10 warning(s), 0 error(s)
[02/16 00:39:49   4338s] 
[02/16 00:39:49   4338s] #% End routeDesign (date=02/16 00:39:49, total cpu=0:16:44, real=0:03:04, peak res=4462.3M, current mem=3817.7M)
[02/16 00:39:49   4338s] <CMD> editPowerVia -delete_vias 1
[02/16 00:39:49   4338s] #% Begin editPowerVia (date=02/16 00:39:49, mem=3817.7M)
[02/16 00:39:49   4338s] 
[02/16 00:39:49   4338s] The editPowerVia deleted 1548 vias from the design.
[02/16 00:39:49   4338s] ViaGen deleted 1548 vias.
[02/16 00:39:49   4338s] +--------+----------------+
[02/16 00:39:49   4338s] |  Layer |     Deleted    |
[02/16 00:39:49   4338s] +--------+----------------+
[02/16 00:39:49   4338s] |   V3   |      1540      |
[02/16 00:39:49   4338s] |   V6   |        8       |
[02/16 00:39:49   4338s] +--------+----------------+
[02/16 00:39:49   4338s] #% End editPowerVia (date=02/16 00:39:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=3817.7M, current mem=3817.7M)
[02/16 00:39:49   4338s] <CMD> editPowerVia -bottom_layer M1 -top_layer M4 -add_vias 1
[02/16 00:39:49   4338s] #% Begin editPowerVia (date=02/16 00:39:49, mem=3817.7M)
[02/16 00:39:49   4338s] 
[02/16 00:39:49   4339s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:39:49   4339s] Multi Thread begin for M1 horizontal
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (12.82, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (12.82, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (25.63, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (25.63, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (38.59, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (38.59, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (51.55, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (51.55, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (64.51, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (64.51, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (77.47, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (77.47, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (90.43, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (90.43, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (103.39, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (103.39, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (116.35, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (116.35, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (129.31, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (129.31, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (142.27, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (142.27, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (155.23, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (155.23, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (168.19, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (168.19, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (181.15, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (181.15, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (194.11, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (194.11, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (207.07, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (207.07, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (220.03, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (220.03, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (232.99, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (232.99, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (245.95, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (245.95, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (258.91, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-610' for more detail.
[02/16 00:39:49   4339s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M3 at (258.91, 6.21).
[02/16 00:39:49   4339s] Type 'man IMPPP-528' for more detail.
[02/16 00:39:49   4339s] **WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
[02/16 00:39:49   4339s] To increase the message display limit, refer to the product command reference manual.
[02/16 00:39:49   4339s] **WARN: (EMS-27):	Message (IMPPP-528) has exceeded the current message display limit of 20.
[02/16 00:39:49   4339s] To increase the message display limit, refer to the product command reference manual.
[02/16 00:39:49   4339s] Viagen work status, 5% finished
[02/16 00:39:49   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 25.60) (364.10, 25.67).
[02/16 00:39:49   4339s] Viagen work status, 10% finished
[02/16 00:39:49   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 51.52) (364.10, 51.59).
[02/16 00:39:49   4339s] Viagen work status, 15% finished
[02/16 00:39:50   4339s] Viagen work status, 20% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 77.44) (364.10, 77.51).
[02/16 00:39:50   4339s] Viagen work status, 25% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 103.36) (364.10, 103.43).
[02/16 00:39:50   4339s] Viagen work status, 30% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 129.28) (364.10, 129.35).
[02/16 00:39:50   4339s] Viagen work status, 35% finished
[02/16 00:39:50   4339s] Viagen work status, 40% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 155.20) (364.10, 155.27).
[02/16 00:39:50   4339s] Viagen work status, 45% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 181.12) (364.10, 181.19).
[02/16 00:39:50   4339s] Viagen work status, 50% finished
[02/16 00:39:50   4339s] Viagen work status, 55% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 207.04) (364.10, 207.11).
[02/16 00:39:50   4339s] Viagen work status, 60% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 232.96) (364.10, 233.03).
[02/16 00:39:50   4339s] Viagen work status, 65% finished
[02/16 00:39:50   4339s] Viagen work status, 70% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 258.88) (364.10, 258.95).
[02/16 00:39:50   4339s] Viagen work status, 75% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 284.80) (364.10, 284.87).
[02/16 00:39:50   4339s] Viagen work status, 80% finished
[02/16 00:39:50   4339s] Viagen work status, 85% finished
[02/16 00:39:50   4339s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 310.72) (364.10, 310.79).
[02/16 00:39:50   4339s] Viagen work status, 90% finished
[02/16 00:39:50   4340s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 336.64) (364.10, 336.71).
[02/16 00:39:50   4340s] Viagen work status, 95% finished
[02/16 00:39:50   4340s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M4 at (6.19, 362.56) (364.10, 362.63).
[02/16 00:39:50   4340s] Viagen work status, 100% finished
[02/16 00:39:50   4340s] Multi Thread begin for M3 vertical
[02/16 00:39:50   4340s] Viagen work status, 5% finished
[02/16 00:39:50   4340s] Viagen work status, 10% finished
[02/16 00:39:50   4340s] Viagen work status, 15% finished
[02/16 00:39:50   4340s] Viagen work status, 20% finished
[02/16 00:39:50   4340s] Viagen work status, 25% finished
[02/16 00:39:50   4340s] Viagen work status, 30% finished
[02/16 00:39:50   4340s] Viagen work status, 35% finished
[02/16 00:39:50   4340s] Viagen work status, 40% finished
[02/16 00:39:50   4340s] Viagen work status, 45% finished
[02/16 00:39:50   4340s] Viagen work status, 50% finished
[02/16 00:39:50   4340s] Viagen work status, 55% finished
[02/16 00:39:50   4340s] Viagen work status, 60% finished
[02/16 00:39:50   4340s] Viagen work status, 65% finished
[02/16 00:39:50   4340s] Viagen work status, 70% finished
[02/16 00:39:51   4340s] Viagen work status, 75% finished
[02/16 00:39:51   4340s] Viagen work status, 80% finished
[02/16 00:39:51   4340s] Viagen work status, 85% finished
[02/16 00:39:51   4340s] Viagen work status, 90% finished
[02/16 00:39:51   4340s] Viagen work status, 95% finished
[02/16 00:39:51   4340s] Viagen work status, 100% finished
[02/16 00:39:51   4340s] Multi Thread begin for M4 horizontal
[02/16 00:39:51   4340s] Viagen work status, 5% finished
[02/16 00:39:51   4340s] Viagen work status, 10% finished
[02/16 00:39:51   4340s] Viagen work status, 15% finished
[02/16 00:39:51   4340s] Viagen work status, 20% finished
[02/16 00:39:51   4340s] Viagen work status, 25% finished
[02/16 00:39:51   4340s] Viagen work status, 30% finished
[02/16 00:39:51   4340s] Viagen work status, 35% finished
[02/16 00:39:51   4340s] Viagen work status, 40% finished
[02/16 00:39:51   4340s] Viagen work status, 45% finished
[02/16 00:39:51   4340s] Viagen work status, 50% finished
[02/16 00:39:51   4340s] Viagen work status, 55% finished
[02/16 00:39:51   4340s] Viagen work status, 60% finished
[02/16 00:39:51   4340s] Viagen work status, 65% finished
[02/16 00:39:51   4340s] Viagen work status, 70% finished
[02/16 00:39:51   4340s] Viagen work status, 75% finished
[02/16 00:39:51   4340s] Viagen work status, 80% finished
[02/16 00:39:51   4340s] Viagen work status, 85% finished
[02/16 00:39:51   4340s] Viagen work status, 90% finished
[02/16 00:39:51   4340s] Viagen work status, 95% finished
[02/16 00:39:51   4340s] Viagen work status, 100% finished
[02/16 00:39:51   4340s] ViaGen created 1540 vias, deleted 0 via to avoid violation.
[02/16 00:39:51   4340s] +--------+----------------+----------------+
[02/16 00:39:51   4340s] |  Layer |     Created    |     Deleted    |
[02/16 00:39:51   4340s] +--------+----------------+----------------+
[02/16 00:39:51   4340s] |   V3   |      1540      |        0       |
[02/16 00:39:51   4340s] +--------+----------------+----------------+
[02/16 00:39:51   4340s] #% End editPowerVia (date=02/16 00:39:51, total cpu=0:00:01.7, real=0:00:02.0, peak res=3817.7M, current mem=3817.4M)
[02/16 00:39:51   4340s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[02/16 00:39:51   4340s] <CMD> optDesign -postRoute
[02/16 00:39:51   4340s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3817.4M, totSessionCpu=1:12:20 **
[02/16 00:39:51   4340s] 
[02/16 00:39:51   4340s] Active Setup views: view_tt 
[02/16 00:39:51   4340s] *** optDesign #3 [begin] () : totSession cpu/real = 1:12:20.5/0:22:42.0 (3.2), mem = 5920.5M
[02/16 00:39:51   4340s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:39:51   4340s] GigaOpt running with 8 threads.
[02/16 00:39:51   4340s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:12:20.5/0:22:42.0 (3.2), mem = 5920.5M
[02/16 00:39:51   4340s] **INFO: User settings:
[02/16 00:39:51   4340s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[02/16 00:39:51   4340s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[02/16 00:39:51   4340s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[02/16 00:39:51   4340s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[02/16 00:39:51   4340s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[02/16 00:39:51   4340s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 7
[02/16 00:39:51   4340s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[02/16 00:39:51   4340s] setNanoRouteMode -route_with_si_driven                                                    true
[02/16 00:39:51   4340s] setNanoRouteMode -route_with_timing_driven                                                true
[02/16 00:39:51   4340s] setDesignMode -bottomRoutingLayer                                                         2
[02/16 00:39:51   4340s] setDesignMode -process                                                                    45
[02/16 00:39:51   4340s] setDesignMode -topRoutingLayer                                                            7
[02/16 00:39:51   4340s] setExtractRCMode -coupling_c_th                                                           0.1
[02/16 00:39:51   4340s] setExtractRCMode -engine                                                                  preRoute
[02/16 00:39:51   4340s] setExtractRCMode -relative_c_th                                                           1
[02/16 00:39:51   4340s] setExtractRCMode -total_c_th                                                              0
[02/16 00:39:51   4340s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[02/16 00:39:51   4340s] setDelayCalMode -enable_high_fanout                                                       true
[02/16 00:39:51   4340s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[02/16 00:39:51   4340s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[02/16 00:39:51   4340s] setDelayCalMode -engine                                                                   aae
[02/16 00:39:51   4340s] setDelayCalMode -ignoreNetLoad                                                            false
[02/16 00:39:51   4340s] setDelayCalMode -socv_accuracy_mode                                                       low
[02/16 00:39:51   4340s] setOptMode -opt_view_pruning_hold_views_active_list                                       { view_tt }
[02/16 00:39:51   4340s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_tt }
[02/16 00:39:51   4340s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { view_tt}
[02/16 00:39:51   4340s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_tt}
[02/16 00:39:51   4340s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_tt}
[02/16 00:39:51   4340s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  200
[02/16 00:39:51   4340s] setOptMode -opt_drv_margin                                                                0
[02/16 00:39:51   4340s] setOptMode -opt_drv                                                                       true
[02/16 00:39:51   4340s] setOptMode -opt_hold_target_slack                                                         0.02
[02/16 00:39:51   4340s] setOptMode -opt_resize_flip_flops                                                         true
[02/16 00:39:51   4340s] setOptMode -opt_preserve_all_sequential                                                   false
[02/16 00:39:51   4340s] setOptMode -opt_setup_target_slack                                                        0.02
[02/16 00:39:51   4340s] setSIMode -separate_delta_delay_on_data                                                   true
[02/16 00:39:51   4340s] setPlaceMode -place_detail_dpt_flow                                                       true
[02/16 00:39:51   4340s] setAnalysisMode -analysisType                                                             onChipVariation
[02/16 00:39:51   4340s] setAnalysisMode -checkType                                                                setup
[02/16 00:39:51   4340s] setAnalysisMode -clkSrcPath                                                               true
[02/16 00:39:51   4340s] setAnalysisMode -clockPropagation                                                         sdcControl
[02/16 00:39:51   4340s] setAnalysisMode -cppr                                                                     both
[02/16 00:39:51   4340s] setAnalysisMode -usefulSkew                                                               true
[02/16 00:39:51   4340s] 
[02/16 00:39:51   4340s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 00:39:51   4340s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/16 00:39:51   4343s] 
[02/16 00:39:51   4343s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:39:51   4343s] Summary for sequential cells identification: 
[02/16 00:39:51   4343s]   Identified SBFF number: 34
[02/16 00:39:51   4343s]   Identified MBFF number: 0
[02/16 00:39:51   4343s]   Identified SB Latch number: 12
[02/16 00:39:51   4343s]   Identified MB Latch number: 0
[02/16 00:39:51   4343s]   Not identified SBFF number: 0
[02/16 00:39:51   4343s]   Not identified MBFF number: 0
[02/16 00:39:51   4343s]   Not identified SB Latch number: 0
[02/16 00:39:51   4343s]   Not identified MB Latch number: 0
[02/16 00:39:51   4343s]   Number of sequential cells which are not FFs: 20
[02/16 00:39:51   4343s]  Visiting view : view_tt
[02/16 00:39:51   4343s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:39:51   4343s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:39:51   4343s]  Visiting view : view_tt
[02/16 00:39:51   4343s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:39:51   4343s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:39:51   4343s] TLC MultiMap info (StdDelay):
[02/16 00:39:51   4343s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:39:51   4343s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:39:51   4343s]  Setting StdDelay to: 6.1ps
[02/16 00:39:51   4343s] 
[02/16 00:39:51   4343s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:39:51   4343s] Need call spDPlaceInit before registerPrioInstLoc.
[02/16 00:39:51   4343s] Switching SI Aware to true by default in postroute mode   
[02/16 00:39:51   4343s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[02/16 00:39:51   4343s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/16 00:39:51   4343s] OPERPROF: Starting DPlace-Init at level 1, MEM:5920.5M, EPOCH TIME: 1771223991.809725
[02/16 00:39:51   4343s] Processing tracks to init pin-track alignment.
[02/16 00:39:51   4343s] z: 1, totalTracks: 0
[02/16 00:39:51   4343s] z: 3, totalTracks: 1
[02/16 00:39:51   4343s] z: 5, totalTracks: 1
[02/16 00:39:51   4343s] z: 7, totalTracks: 1
[02/16 00:39:51   4343s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:39:51   4343s] #spOpts: rpCkHalo=4 
[02/16 00:39:51   4343s] Initializing Route Infrastructure for color support ...
[02/16 00:39:51   4343s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5920.5M, EPOCH TIME: 1771223991.810060
[02/16 00:39:51   4343s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5920.5M, EPOCH TIME: 1771223991.810739
[02/16 00:39:51   4343s] Route Infrastructure Initialized for color support successfully.
[02/16 00:39:51   4343s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:39:51   4343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:39:51   4343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:39:51   4343s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:39:51   4343s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5920.5M, EPOCH TIME: 1771223991.841763
[02/16 00:39:51   4343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:39:51   4343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:39:51   4343s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5920.5M, EPOCH TIME: 1771223991.843546
[02/16 00:39:51   4343s] Max number of tech site patterns supported in site array is 256.
[02/16 00:39:51   4343s] Core basic site is asap7sc7p5t
[02/16 00:39:51   4343s] Processing tracks to init pin-track alignment.
[02/16 00:39:51   4343s] z: 1, totalTracks: 0
[02/16 00:39:51   4343s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:39:51   4343s] z: 3, totalTracks: 1
[02/16 00:39:51   4343s] z: 5, totalTracks: 1
[02/16 00:39:51   4343s] z: 7, totalTracks: 1
[02/16 00:39:51   4343s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:39:51   4343s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:39:51   4343s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:39:51   4343s] SiteArray: use 2,969,600 bytes
[02/16 00:39:51   4343s] SiteArray: current memory after site array memory allocation 5932.5M
[02/16 00:39:51   4343s] SiteArray: FP blocked sites are writable
[02/16 00:39:51   4343s] Keep-away cache is enable on metals: 1-10
[02/16 00:39:51   4343s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:39:51   4343s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5932.5M, EPOCH TIME: 1771223991.873701
[02/16 00:39:51   4343s] Process 1983 (called=3191 computed=15) wires and vias for routing blockage analysis
[02/16 00:39:51   4343s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.012, REAL:0.007, MEM:5932.5M, EPOCH TIME: 1771223991.880405
[02/16 00:39:51   4343s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:39:51   4343s] Atter site array init, number of instance map data is 0.
[02/16 00:39:51   4343s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.064, REAL:0.041, MEM:5932.5M, EPOCH TIME: 1771223991.884304
[02/16 00:39:51   4343s] 
[02/16 00:39:51   4343s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:39:51   4343s] 
[02/16 00:39:51   4343s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:39:51   4343s] OPERPROF:     Starting CMU at level 3, MEM:5932.5M, EPOCH TIME: 1771223991.896823
[02/16 00:39:51   4343s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:5932.5M, EPOCH TIME: 1771223991.900174
[02/16 00:39:51   4343s] 
[02/16 00:39:51   4343s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:39:51   4343s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.092, REAL:0.068, MEM:5932.5M, EPOCH TIME: 1771223991.909345
[02/16 00:39:51   4343s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5932.5M, EPOCH TIME: 1771223991.909520
[02/16 00:39:51   4343s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5932.5M, EPOCH TIME: 1771223991.909777
[02/16 00:39:51   4343s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5932.5MB).
[02/16 00:39:51   4343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.124, MEM:5932.5M, EPOCH TIME: 1771223991.933748
[02/16 00:39:51   4343s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5932.5M, EPOCH TIME: 1771223991.933866
[02/16 00:39:51   4343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:39:51   4343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:39:51   4343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:39:51   4343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:39:51   4343s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.252, REAL:0.054, MEM:5932.5M, EPOCH TIME: 1771223991.987451
[02/16 00:39:51   4343s] 
[02/16 00:39:51   4343s] Creating Lib Analyzer ...
[02/16 00:39:52   4343s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:39:52   4343s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:39:52   4343s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:39:52   4343s] 
[02/16 00:39:52   4343s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:39:52   4344s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:12:25 mem=5932.5M
[02/16 00:39:52   4344s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:12:25 mem=5932.5M
[02/16 00:39:52   4344s] Creating Lib Analyzer, finished. 
[02/16 00:39:53   4344s] Effort level <high> specified for reg2reg path_group
[02/16 00:39:53   4345s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[02/16 00:39:53   4345s] Info: IPO magic value 0x90F9BEEF.
[02/16 00:39:53   4345s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/16 00:39:53   4345s]       SynthesisEngine workers will not check out additional licenses.
[02/16 00:40:21   4345s] **INFO: Using Advanced Metric Collection system.
[02/16 00:40:21   4345s] **optDesign ... cpu = 0:00:05, real = 0:00:30, mem = 3974.4M, totSessionCpu=1:12:25 **
[02/16 00:40:21   4345s] Existing Dirty Nets : 0
[02/16 00:40:21   4345s] New Signature Flow (optDesignCheckOptions) ....
[02/16 00:40:21   4345s] #Taking db snapshot
[02/16 00:40:21   4345s] #Taking db snapshot ... done
[02/16 00:40:21   4345s] OPERPROF: Starting checkPlace at level 1, MEM:5932.5M, EPOCH TIME: 1771224021.943772
[02/16 00:40:21   4345s] Processing tracks to init pin-track alignment.
[02/16 00:40:21   4345s] z: 1, totalTracks: 0
[02/16 00:40:21   4345s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:40:21   4345s] z: 3, totalTracks: 1
[02/16 00:40:21   4345s] z: 5, totalTracks: 1
[02/16 00:40:21   4345s] z: 7, totalTracks: 1
[02/16 00:40:21   4345s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/16 00:40:21   4345s] Initializing Route Infrastructure for color support ...
[02/16 00:40:21   4345s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5932.5M, EPOCH TIME: 1771224021.944585
[02/16 00:40:21   4345s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5932.5M, EPOCH TIME: 1771224021.945942
[02/16 00:40:21   4345s] Route Infrastructure Initialized for color support successfully.
[02/16 00:40:22   4345s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:40:22   4345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:22   4345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:22   4345s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:40:22   4345s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5932.5M, EPOCH TIME: 1771224022.002163
[02/16 00:40:22   4345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:22   4345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:22   4345s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5932.5M, EPOCH TIME: 1771224022.006421
[02/16 00:40:22   4345s] Max number of tech site patterns supported in site array is 256.
[02/16 00:40:22   4345s] Core basic site is asap7sc7p5t
[02/16 00:40:22   4345s] Processing tracks to init pin-track alignment.
[02/16 00:40:22   4345s] z: 1, totalTracks: 0
[02/16 00:40:22   4345s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:40:22   4345s] z: 3, totalTracks: 1
[02/16 00:40:22   4345s] z: 5, totalTracks: 1
[02/16 00:40:22   4345s] z: 7, totalTracks: 1
[02/16 00:40:22   4345s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:40:22   4345s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:40:22   4345s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:40:22   4345s] SiteArray: use 2,969,600 bytes
[02/16 00:40:22   4345s] SiteArray: current memory after site array memory allocation 5932.5M
[02/16 00:40:22   4345s] SiteArray: FP blocked sites are writable
[02/16 00:40:22   4346s] Keep-away cache is enable on metals: 1-10
[02/16 00:40:22   4346s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:40:22   4346s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5932.5M, EPOCH TIME: 1771224022.121980
[02/16 00:40:22   4346s] Process 1983 (called=3191 computed=6) wires and vias for routing blockage analysis
[02/16 00:40:22   4346s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.030, MEM:5932.5M, EPOCH TIME: 1771224022.151738
[02/16 00:40:22   4346s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:40:22   4346s] Atter site array init, number of instance map data is 0.
[02/16 00:40:22   4346s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.117, REAL:0.150, MEM:5932.5M, EPOCH TIME: 1771224022.156268
[02/16 00:40:22   4346s] 
[02/16 00:40:22   4346s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:40:22   4346s] 
[02/16 00:40:22   4346s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:40:22   4346s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.142, REAL:0.188, MEM:5932.5M, EPOCH TIME: 1771224022.189900
[02/16 00:40:22   4346s] Begin checking placement ... (start mem=5932.5M, init mem=5932.5M)
[02/16 00:40:22   4346s] Begin checking exclusive groups violation ...
[02/16 00:40:22   4346s] There are 0 groups to check, max #box is 0, total #box is 0
[02/16 00:40:22   4346s] Finished checking exclusive groups violations. Found 0 Vio.
[02/16 00:40:22   4346s] 
[02/16 00:40:22   4346s] Running CheckPlace using 8 threads!...
[02/16 00:40:23   4347s] 
[02/16 00:40:23   4347s] ...checkPlace MT is done!
[02/16 00:40:23   4348s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5900.5M, EPOCH TIME: 1771224023.219476
[02/16 00:40:23   4348s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.068, REAL:0.069, MEM:5900.5M, EPOCH TIME: 1771224023.288117
[02/16 00:40:23   4348s] *info: Placed = 33560          (Fixed = 84)
[02/16 00:40:23   4348s] *info: Unplaced = 0           
[02/16 00:40:23   4348s] Placement Density:56.99%(72921/127946)
[02/16 00:40:23   4348s] Placement Density (including fixed std cells):56.99%(72921/127946)
[02/16 00:40:23   4348s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:40:23   4348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:40:23   4348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:23   4348s] # Resetting pin-track-align track data.
[02/16 00:40:23   4348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:23   4348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:23   4348s] Finished checkPlace (total: cpu=0:00:02.3, real=0:00:02.0; vio checks: cpu=0:00:02.1, real=0:00:01.0; mem=5900.5M)
[02/16 00:40:23   4348s] OPERPROF: Finished checkPlace at level 1, CPU:2.281, REAL:1.390, MEM:5900.5M, EPOCH TIME: 1771224023.333668
[02/16 00:40:23   4348s] #optDebug: { P: 45 W: 8201 FE: standard PE: none LDR: 1}
[02/16 00:40:23   4348s]  Initial DC engine is -> aae
[02/16 00:40:23   4348s]  
[02/16 00:40:23   4348s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/16 00:40:23   4348s]  
[02/16 00:40:23   4348s]  
[02/16 00:40:23   4348s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/16 00:40:23   4348s]  
[02/16 00:40:23   4348s] Reset EOS DB
[02/16 00:40:23   4348s] Ignoring AAE DB Resetting ...
[02/16 00:40:23   4348s]  Set Options for AAE Based Opt flow 
[02/16 00:40:23   4348s] *** optDesign -postRoute ***
[02/16 00:40:23   4348s] DRC Margin: user margin 0.0; extra margin 0
[02/16 00:40:23   4348s] Setup Target Slack: user slack 0.02
[02/16 00:40:23   4348s] Hold Target Slack: user slack 0.02
[02/16 00:40:23   4348s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/16 00:40:23   4348s] Opt: RC extraction mode changed to 'detail'
[02/16 00:40:23   4348s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:40:23   4348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:23   4348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:23   4348s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5900.5M, EPOCH TIME: 1771224023.619877
[02/16 00:40:23   4348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:23   4348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:23   4348s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5900.5M, EPOCH TIME: 1771224023.624117
[02/16 00:40:23   4348s] Max number of tech site patterns supported in site array is 256.
[02/16 00:40:23   4348s] Core basic site is asap7sc7p5t
[02/16 00:40:23   4348s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:40:23   4348s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:40:23   4348s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:40:23   4348s] SiteArray: use 2,969,600 bytes
[02/16 00:40:23   4348s] SiteArray: current memory after site array memory allocation 5932.5M
[02/16 00:40:23   4348s] SiteArray: FP blocked sites are writable
[02/16 00:40:23   4348s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5932.5M, EPOCH TIME: 1771224023.717437
[02/16 00:40:23   4348s] Process 1983 (called=3191 computed=6) wires and vias for routing blockage analysis
[02/16 00:40:23   4348s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.018, REAL:0.032, MEM:5932.5M, EPOCH TIME: 1771224023.749136
[02/16 00:40:23   4348s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:40:23   4348s] Atter site array init, number of instance map data is 0.
[02/16 00:40:23   4348s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.123, REAL:0.134, MEM:5932.5M, EPOCH TIME: 1771224023.757806
[02/16 00:40:23   4348s] 
[02/16 00:40:23   4348s] 
[02/16 00:40:23   4348s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:40:23   4348s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.168, REAL:0.212, MEM:5932.5M, EPOCH TIME: 1771224023.831630
[02/16 00:40:23   4348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:40:23   4348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:40:23   4348s] 
[02/16 00:40:23   4348s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:40:23   4348s] Deleting Lib Analyzer.
[02/16 00:40:23   4348s] 
[02/16 00:40:23   4348s] TimeStamp Deleting Cell Server End ...
[02/16 00:40:23   4348s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:40:23   4348s] 
[02/16 00:40:23   4348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:40:23   4348s] Summary for sequential cells identification: 
[02/16 00:40:23   4348s]   Identified SBFF number: 34
[02/16 00:40:23   4348s]   Identified MBFF number: 0
[02/16 00:40:23   4348s]   Identified SB Latch number: 12
[02/16 00:40:23   4348s]   Identified MB Latch number: 0
[02/16 00:40:23   4348s]   Not identified SBFF number: 0
[02/16 00:40:23   4348s]   Not identified MBFF number: 0
[02/16 00:40:23   4348s]   Not identified SB Latch number: 0
[02/16 00:40:23   4348s]   Not identified MB Latch number: 0
[02/16 00:40:23   4348s]   Number of sequential cells which are not FFs: 20
[02/16 00:40:23   4348s]  Visiting view : view_tt
[02/16 00:40:23   4348s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:40:23   4348s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:40:23   4348s]  Visiting view : view_tt
[02/16 00:40:23   4348s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:40:23   4348s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:40:23   4348s] TLC MultiMap info (StdDelay):
[02/16 00:40:23   4348s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:40:23   4348s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:40:23   4348s]  Setting StdDelay to: 6.1ps
[02/16 00:40:23   4348s] 
[02/16 00:40:23   4348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:40:24   4349s] 
[02/16 00:40:24   4349s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:40:24   4349s] 
[02/16 00:40:24   4349s] TimeStamp Deleting Cell Server End ...
[02/16 00:40:24   4349s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:08.6/0:00:33.2 (0.3), totSession cpu/real = 1:12:29.0/0:23:15.2 (3.1), mem = 5932.5M
[02/16 00:40:24   4349s] 
[02/16 00:40:24   4349s] =============================================================================================
[02/16 00:40:24   4349s]  Step TAT Report : InitOpt #1 / optDesign #3                                    23.14-s088_1
[02/16 00:40:24   4349s] =============================================================================================
[02/16 00:40:24   4349s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:40:24   4349s] ---------------------------------------------------------------------------------------------
[02/16 00:40:24   4349s] [ CellServerInit         ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/16 00:40:24   4349s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   2.9 % )     0:00:01.0 /  0:00:01.0    1.1
[02/16 00:40:24   4349s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:40:24   4349s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:40:24   4349s] [ CheckPlace             ]      1   0:00:01.4  (   4.2 % )     0:00:01.4 /  0:00:02.3    1.6
[02/16 00:40:24   4349s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.2
[02/16 00:40:24   4349s] [ MISC                   ]          0:00:30.6  (  92.2 % )     0:00:30.6 /  0:00:05.0    0.2
[02/16 00:40:24   4349s] ---------------------------------------------------------------------------------------------
[02/16 00:40:24   4349s]  InitOpt #1 TOTAL                   0:00:33.2  ( 100.0 % )     0:00:33.2 /  0:00:08.6    0.3
[02/16 00:40:24   4349s] ---------------------------------------------------------------------------------------------
[02/16 00:40:24   4349s] ** INFO : this run is activating 'postRoute' automaton
[02/16 00:40:24   4349s] **INFO: flowCheckPoint #1 InitialSummary
[02/16 00:40:24   4349s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/16 00:40:24   4349s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33560 and nets=36541 using extraction engine 'postRoute' at effort level 'low' .
[02/16 00:40:24   4349s] PostRoute (effortLevel low) RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:40:24   4349s] RC Extraction called in multi-corner(1) mode.
[02/16 00:40:24   4349s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:40:24   4349s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:40:24   4349s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/16 00:40:24   4349s] * Layer Id             : 1 - M1
[02/16 00:40:24   4349s]       Thickness        : 0.6
[02/16 00:40:24   4349s]       Min Width        : 0.072
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] * Layer Id             : 2 - M2
[02/16 00:40:24   4349s]       Thickness        : 0.6
[02/16 00:40:24   4349s]       Min Width        : 0.072
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] * Layer Id             : 3 - M3
[02/16 00:40:24   4349s]       Thickness        : 0.6
[02/16 00:40:24   4349s]       Min Width        : 0.072
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] * Layer Id             : 4 - M4
[02/16 00:40:24   4349s]       Thickness        : 0.6
[02/16 00:40:24   4349s]       Min Width        : 0.096
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] * Layer Id             : 5 - M5
[02/16 00:40:24   4349s]       Thickness        : 0.6
[02/16 00:40:24   4349s]       Min Width        : 0.096
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] * Layer Id             : 6 - M6
[02/16 00:40:24   4349s]       Thickness        : 0.6
[02/16 00:40:24   4349s]       Min Width        : 0.128
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] * Layer Id             : 7 - M7
[02/16 00:40:24   4349s]       Thickness        : 0.6
[02/16 00:40:24   4349s]       Min Width        : 0.128
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] * Layer Id             : 8 - M8
[02/16 00:40:24   4349s]       Thickness        : 0.6
[02/16 00:40:24   4349s]       Min Width        : 0.16
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] * Layer Id             : 9 - M9
[02/16 00:40:24   4349s]       Thickness        : 0.6
[02/16 00:40:24   4349s]       Min Width        : 0.16
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] * Layer Id             : 10 - M10
[02/16 00:40:24   4349s]       Thickness        : 1
[02/16 00:40:24   4349s]       Min Width        : 8
[02/16 00:40:24   4349s]       Layer Dielectric : 4.1
[02/16 00:40:24   4349s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d  -basic
[02/16 00:40:24   4349s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/16 00:40:24   4349s]       RC Corner Indexes            0   
[02/16 00:40:24   4349s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:40:24   4349s] Coupling Cap. Scaling Factor : 1.00000 
[02/16 00:40:24   4349s] Resistance Scaling Factor    : 1.00000 
[02/16 00:40:24   4349s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:40:24   4349s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:40:24   4349s] Shrink Factor                : 1.00000
[02/16 00:40:25   4350s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:40:25   4350s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:40:25   4350s] eee: pegSigSF=1.070000
[02/16 00:40:25   4350s] Initializing multi-corner resistance tables ...
[02/16 00:40:25   4350s] eee: Grid unit RC data computation started
[02/16 00:40:25   4350s] eee: Grid unit RC data computation completed
[02/16 00:40:25   4350s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:40:25   4350s] eee: l=2 avDens=0.155812 usedTrk=11697.590263 availTrk=75075.000000 sigTrk=11697.590263
[02/16 00:40:25   4350s] eee: l=3 avDens=0.274953 usedTrk=24065.225494 availTrk=87525.000000 sigTrk=24065.225494
[02/16 00:40:25   4350s] eee: l=4 avDens=0.176408 usedTrk=11391.560407 availTrk=64575.000000 sigTrk=11391.560407
[02/16 00:40:25   4350s] eee: l=5 avDens=0.183085 usedTrk=9289.258797 availTrk=50737.500000 sigTrk=9289.258797
[02/16 00:40:25   4350s] eee: l=6 avDens=0.010711 usedTrk=115.675603 availTrk=10800.000000 sigTrk=115.675603
[02/16 00:40:25   4350s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:40:25   4350s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:40:25   4350s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:40:25   4350s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:40:25   4350s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:40:25   4350s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.275011 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:40:25   4350s] eee: NetCapCache creation started. (Current Mem: 5932.508M) 
[02/16 00:40:26   4350s] eee: NetCapCache completed. (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  Curr Mem: 5932.508M) 
[02/16 00:40:26   4350s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:40:26   4350s] eee: Metal Layers Info:
[02/16 00:40:26   4350s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:40:26   4350s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:40:26   4350s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:40:26   4350s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:40:26   4350s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:40:26   4350s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:40:26   4350s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:40:26   4350s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:40:26   4350s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:40:26   4350s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:40:26   4350s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:40:26   4350s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:40:26   4350s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:40:26   4350s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:40:26   4350s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:40:26   4350s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:40:26   4350s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:40:26   4351s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5932.5M)
[02/16 00:40:27   4351s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for storing RC.
[02/16 00:40:28   4353s] Extracted 10.0007% (CPU Time= 0:00:03.5  MEM= 5956.5M)
[02/16 00:40:29   4354s] Extracted 20.0006% (CPU Time= 0:00:04.1  MEM= 5956.5M)
[02/16 00:40:29   4354s] Extracted 30.0005% (CPU Time= 0:00:04.5  MEM= 5956.5M)
[02/16 00:40:30   4355s] Extracted 40.0008% (CPU Time= 0:00:05.0  MEM= 5956.5M)
[02/16 00:40:30   4355s] Extracted 50.0006% (CPU Time= 0:00:05.3  MEM= 5956.5M)
[02/16 00:40:31   4355s] Extracted 60.0005% (CPU Time= 0:00:05.9  MEM= 5956.5M)
[02/16 00:40:31   4356s] Extracted 70.0008% (CPU Time= 0:00:06.6  MEM= 5956.5M)
[02/16 00:40:32   4357s] Extracted 80.0007% (CPU Time= 0:00:07.6  MEM= 5956.5M)
[02/16 00:40:33   4358s] Extracted 90.0005% (CPU Time= 0:00:08.5  MEM= 5956.5M)
[02/16 00:40:35   4360s] Extracted 100% (CPU Time= 0:00:10.1  MEM= 5956.5M)
[02/16 00:40:35   4360s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:40:35   4360s] Number of Extracted Resistors     : 558191
[02/16 00:40:35   4360s] Number of Extracted Ground Cap.   : 565090
[02/16 00:40:35   4360s] Number of Extracted Coupling Cap. : 1259760
[02/16 00:40:35   4360s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 5932.508M)
[02/16 00:40:35   4360s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 00:40:36   4360s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5932.5M)
[02/16 00:40:36   4360s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb_Filter.rcdb.d' for storing RC.
[02/16 00:40:36   4361s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 5932.508M)
[02/16 00:40:36   4361s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5932.508M)
[02/16 00:40:36   4361s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 5932.508M)
[02/16 00:40:36   4361s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d) for hinst (top) of cell (systolic_top_ARRAY_SIZE8);
[02/16 00:40:36   4362s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=5932.508M)
[02/16 00:40:36   4362s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 0 access done (mem: 5932.508M)
[02/16 00:40:36   4362s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.2  Real Time: 0:00:12.0  MEM: 5932.508M)
[02/16 00:40:36   4362s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 5932.508M)
[02/16 00:40:36   4362s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5932.5M)
[02/16 00:40:36   4362s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:40:37   4362s] eee: pegSigSF=1.070000
[02/16 00:40:37   4362s] Initializing multi-corner resistance tables ...
[02/16 00:40:37   4362s] eee: Grid unit RC data computation started
[02/16 00:40:37   4362s] eee: Grid unit RC data computation completed
[02/16 00:40:37   4362s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:40:37   4362s] eee: l=2 avDens=0.155812 usedTrk=11697.590263 availTrk=75075.000000 sigTrk=11697.590263
[02/16 00:40:37   4362s] eee: l=3 avDens=0.274953 usedTrk=24065.225494 availTrk=87525.000000 sigTrk=24065.225494
[02/16 00:40:37   4362s] eee: l=4 avDens=0.176408 usedTrk=11391.560407 availTrk=64575.000000 sigTrk=11391.560407
[02/16 00:40:37   4362s] eee: l=5 avDens=0.183085 usedTrk=9289.258797 availTrk=50737.500000 sigTrk=9289.258797
[02/16 00:40:37   4362s] eee: l=6 avDens=0.010711 usedTrk=115.675603 availTrk=10800.000000 sigTrk=115.675603
[02/16 00:40:37   4362s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:40:37   4362s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:40:37   4362s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:40:37   4362s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:40:37   4362s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:40:37   4362s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.275011 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:40:37   4362s] eee: NetCapCache creation started. (Current Mem: 5932.508M) 
[02/16 00:40:37   4362s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 5932.508M) 
[02/16 00:40:37   4362s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:40:37   4362s] eee: Metal Layers Info:
[02/16 00:40:37   4362s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:40:37   4362s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:40:37   4362s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:40:37   4362s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:40:37   4362s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:40:37   4362s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:40:37   4362s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:40:37   4362s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:40:37   4362s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:40:37   4362s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:40:37   4362s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:40:37   4362s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:40:37   4362s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:40:37   4362s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:40:37   4362s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:40:37   4362s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:40:37   4362s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:40:37   4362s] ** INFO: Initializing Glitch Interface
[02/16 00:40:37   4362s] AAE DB initialization (MEM=4034.546875 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/16 00:40:37   4362s] ** INFO: Initializing Glitch Cache
[02/16 00:40:37   4362s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 1:12:42.8/0:23:28.3 (3.1), mem = 5936.5M
[02/16 00:40:37   4362s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[02/16 00:40:37   4362s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[02/16 00:40:38   4367s] Starting delay calculation for Hold views
[02/16 00:40:38   4367s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:40:38   4367s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[02/16 00:40:38   4367s] AAE DB initialization (MEM=4060.898438 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/16 00:40:38   4367s] #################################################################################
[02/16 00:40:38   4367s] # Design Stage: PostRoute
[02/16 00:40:38   4367s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:40:38   4367s] # Design Mode: 45nm
[02/16 00:40:38   4367s] # Analysis Mode: MMMC OCV 
[02/16 00:40:38   4367s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:40:38   4367s] # Signoff Settings: SI Off 
[02/16 00:40:38   4367s] #################################################################################
[02/16 00:40:38   4368s] Calculate late delays in OCV mode...
[02/16 00:40:38   4368s] Calculate early delays in OCV mode...
[02/16 00:40:39   4368s] Topological Sorting (REAL = 0:00:01.0, MEM = 5934.5M, InitMEM = 5934.5M)
[02/16 00:40:39   4368s] Start delay calculation (fullDC) (8 T). (MEM=4060.96)
[02/16 00:40:39   4368s] Start AAE Lib Loading. (MEM=4087.937500)
[02/16 00:40:39   4368s] End AAE Lib Loading. (MEM=4103.078125 CPU=0:00:00.1 Real=0:00:00.0)
[02/16 00:40:39   4368s] End AAE Lib Interpolated Model. (MEM=4103.078125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:40:42   4390s] Total number of fetched objects 35615
[02/16 00:40:43   4391s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[02/16 00:40:43   4391s] End delay calculation. (MEM=4185.41 CPU=0:00:21.8 REAL=0:00:04.0)
[02/16 00:40:43   4392s] End delay calculation (fullDC). (MEM=4087.83 CPU=0:00:24.3 REAL=0:00:04.0)
[02/16 00:40:43   4392s] *** CDM Built up (cpu=0:00:24.8  real=0:00:05.0  mem= 6999.8M) ***
[02/16 00:40:44   4397s] *** Done Building Timing Graph (cpu=0:00:29.8 real=0:00:06.0 totSessionCpu=1:13:17 mem=6935.8M)
[02/16 00:40:44   4397s] Done building cte hold timing graph (HoldAware) cpu=0:00:34.5 real=0:00:07.0 totSessionCpu=1:13:17 mem=6935.8M ***
[02/16 00:40:46   4400s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[02/16 00:40:46   4400s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/16 00:40:47   4405s] Starting delay calculation for Setup views
[02/16 00:40:47   4405s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:40:47   4405s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:40:47   4405s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:40:47   4405s] #################################################################################
[02/16 00:40:47   4405s] # Design Stage: PostRoute
[02/16 00:40:47   4405s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:40:47   4405s] # Design Mode: 45nm
[02/16 00:40:47   4405s] # Analysis Mode: MMMC OCV 
[02/16 00:40:47   4405s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:40:47   4405s] # Signoff Settings: SI On 
[02/16 00:40:47   4405s] #################################################################################
[02/16 00:40:47   4407s] Setting infinite Tws ...
[02/16 00:40:47   4407s] First Iteration Infinite Tw... 
[02/16 00:40:47   4407s] Calculate early delays in OCV mode...
[02/16 00:40:48   4407s] Calculate late delays in OCV mode...
[02/16 00:40:48   4407s] Topological Sorting (REAL = 0:00:00.0, MEM = 6940.1M, InitMEM = 6940.1M)
[02/16 00:40:48   4407s] Start delay calculation (fullDC) (8 T). (MEM=4049.52)
[02/16 00:40:48   4407s] End AAE Lib Interpolated Model. (MEM=4072.125000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:40:57   4469s] Total number of fetched objects 35615
[02/16 00:40:57   4469s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:40:58   4471s] End Timing Check Calculation. (CPU Time=0:00:01.9, Real Time=0:00:01.0)
[02/16 00:40:58   4471s] End delay calculation. (MEM=4135.57 CPU=0:01:02 REAL=0:00:10.0)
[02/16 00:40:58   4471s] End delay calculation (fullDC). (MEM=4135.57 CPU=0:01:04 REAL=0:00:10.0)
[02/16 00:40:58   4471s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:40:58   4471s] *** CDM Built up (cpu=0:01:06  real=0:00:11.0  mem= 7447.7M) ***
[02/16 00:40:59   4478s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4144.9M)
[02/16 00:40:59   4478s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:40:59   4479s] Loading CTE timing window is completed (CPU = 0:00:01.3, REAL = 0:00:00.0, MEM = 4144.9M)
[02/16 00:40:59   4479s] 
[02/16 00:40:59   4479s] Executing IPO callback for view pruning ..
[02/16 00:41:00   4479s] Starting SI iteration 2
[02/16 00:41:00   4480s] Calculate early delays in OCV mode...
[02/16 00:41:00   4481s] Calculate late delays in OCV mode...
[02/16 00:41:00   4481s] Start delay calculation (fullDC) (8 T). (MEM=4193.84)
[02/16 00:41:00   4481s] End AAE Lib Interpolated Model. (MEM=4193.843750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:41:01   4485s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform -threshold 0' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[02/16 00:41:01   4485s] Type 'man IMPESI-3140' for more detail.
[02/16 00:41:03   4496s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2198. 
[02/16 00:41:03   4496s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:41:03   4496s] Total number of fetched objects 35615
[02/16 00:41:03   4496s] AAE_INFO-618: Total number of nets in the design is 36541,  10.2 percent of the nets selected for SI analysis
[02/16 00:41:03   4496s] End delay calculation. (MEM=4254.93 CPU=0:00:15.1 REAL=0:00:03.0)
[02/16 00:41:03   4496s] End delay calculation (fullDC). (MEM=4254.93 CPU=0:00:15.1 REAL=0:00:03.0)
[02/16 00:41:03   4496s] *** CDM Built up (cpu=0:00:15.2  real=0:00:03.0  mem= 7071.9M) ***
[02/16 00:41:04   4502s] 
[02/16 00:41:04   4502s] Creating Lib Analyzer ...
[02/16 00:41:04   4502s] 
[02/16 00:41:04   4502s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:41:04   4502s] Summary for sequential cells identification: 
[02/16 00:41:04   4502s]   Identified SBFF number: 34
[02/16 00:41:04   4502s]   Identified MBFF number: 0
[02/16 00:41:04   4502s]   Identified SB Latch number: 12
[02/16 00:41:04   4502s]   Identified MB Latch number: 0
[02/16 00:41:04   4502s]   Not identified SBFF number: 0
[02/16 00:41:04   4502s]   Not identified MBFF number: 0
[02/16 00:41:04   4502s]   Not identified SB Latch number: 0
[02/16 00:41:04   4502s]   Not identified MB Latch number: 0
[02/16 00:41:04   4502s]   Number of sequential cells which are not FFs: 20
[02/16 00:41:04   4502s]  Visiting view : view_tt
[02/16 00:41:04   4502s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:41:04   4502s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:41:04   4502s]  Visiting view : view_tt
[02/16 00:41:04   4502s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:41:04   4502s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:41:04   4502s] TLC MultiMap info (StdDelay):
[02/16 00:41:04   4502s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:41:04   4502s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:41:04   4502s]  Setting StdDelay to: 6.1ps
[02/16 00:41:04   4502s] 
[02/16 00:41:04   4502s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:41:04   4502s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:41:04   4502s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:41:04   4502s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:41:04   4502s] 
[02/16 00:41:04   4502s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:41:05   4503s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:15:03 mem=7093.9M
[02/16 00:41:05   4503s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:15:03 mem=7093.9M
[02/16 00:41:05   4503s] Creating Lib Analyzer, finished. 
[02/16 00:41:06   4511s] *** Done Building Timing Graph (cpu=0:01:46 real=0:00:19.0 totSessionCpu=1:15:11 mem=7061.9M)
[02/16 00:41:06   4511s] End AAE Lib Interpolated Model. (MEM=4247.250000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:41:06   4511s] ** INFO: Initializing Glitch Interface
[02/16 00:41:06   4511s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7581.9M, EPOCH TIME: 1771224066.954882
[02/16 00:41:06   4511s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:06   4511s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:06   4511s] 
[02/16 00:41:06   4511s] 
[02/16 00:41:06   4511s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:41:07   4511s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.056, REAL:0.049, MEM:7581.9M, EPOCH TIME: 1771224067.003979
[02/16 00:41:07   4511s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[02/16 00:41:07   4511s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:07   4511s] ** INFO: Initializing Glitch Interface
[02/16 00:41:07   4513s] 
OptSummary:

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.081  |  0.051  | -0.081  |
|           TNS (ns):| -0.244  |  0.000  | -0.244  |
|    Violating Paths:|   11    |    0    |   11    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.004   |      5 (5)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.994%
------------------------------------------------------------------

[02/16 00:41:07   4513s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:02:30.6/0:00:30.3 (5.0), totSession cpu/real = 1:15:13.4/0:23:58.5 (3.1), mem = 7613.9M
[02/16 00:41:07   4513s] 
[02/16 00:41:07   4513s] =============================================================================================
[02/16 00:41:07   4513s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              23.14-s088_1
[02/16 00:41:07   4513s] =============================================================================================
[02/16 00:41:07   4513s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:41:07   4513s] ---------------------------------------------------------------------------------------------
[02/16 00:41:07   4513s] [ ViewPruning            ]      7   0:00:01.4  (   4.5 % )     0:00:02.3 /  0:00:08.8    3.8
[02/16 00:41:07   4513s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.8 /  0:00:02.0    2.4
[02/16 00:41:07   4513s] [ DrvReport              ]      1   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:01.4    2.5
[02/16 00:41:07   4513s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.1
[02/16 00:41:07   4513s] [ HoldTimerInit          ]      1   0:00:00.3  (   1.2 % )     0:00:01.2 /  0:00:02.9    2.4
[02/16 00:41:07   4513s] [ UpdateTimingGraph      ]      3   0:00:03.4  (  11.2 % )     0:00:25.8 /  0:02:15.9    5.3
[02/16 00:41:07   4513s] [ FullDelayCalc          ]      3   0:00:18.0  (  59.6 % )     0:00:18.0 /  0:01:45.8    5.9
[02/16 00:41:07   4513s] [ TimingUpdate           ]      5   0:00:03.0  (  10.0 % )     0:00:03.0 /  0:00:16.4    5.4
[02/16 00:41:07   4513s] [ TimingReport           ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.5    2.8
[02/16 00:41:07   4513s] [ IncrTimingUpdate       ]      2   0:00:00.7  (   2.4 % )     0:00:00.7 /  0:00:02.4    3.3
[02/16 00:41:07   4513s] [ MISC                   ]          0:00:02.4  (   8.0 % )     0:00:02.4 /  0:00:09.8    4.0
[02/16 00:41:07   4513s] ---------------------------------------------------------------------------------------------
[02/16 00:41:07   4513s]  BuildHoldData #1 TOTAL             0:00:30.3  ( 100.0 % )     0:00:30.3 /  0:02:30.6    5.0
[02/16 00:41:07   4513s] ---------------------------------------------------------------------------------------------
[02/16 00:41:07   4513s] **optDesign ... cpu = 0:02:53, real = 0:01:16, mem = 4222.1M, totSessionCpu=1:15:13 **
[02/16 00:41:07   4513s] Begin: Collecting metrics
[02/16 00:41:07   4513s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.051 | -0.081 |  -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
 ------------------------------------------------------------------------------------------------ 
[02/16 00:41:08   4513s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4222.1M, current mem=4222.1M)

[02/16 00:41:08   4513s] End: Collecting metrics
[02/16 00:41:08   4513s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/16 00:41:08   4513s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/16 00:41:08   4513s] Setting latch borrow mode to budget during optimization.
[02/16 00:41:09   4523s] Info: Done creating the CCOpt slew target map.
[02/16 00:41:09   4523s] **INFO: flowCheckPoint #2 OptimizationPass1
[02/16 00:41:09   4523s] Glitch fixing enabled
[02/16 00:41:09   4523s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 1:15:23.5/0:24:00.7 (3.1), mem = 7581.9M
[02/16 00:41:09   4523s] Running CCOpt-PRO on entire clock network
[02/16 00:41:09   4523s] Leaving CCOpt scope - Initializing power interface...
[02/16 00:41:09   4523s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:41:10   4523s] Net route status summary:
[02/16 00:41:10   4523s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=85, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:41:10   4523s]   Non-clock: 36456 (unrouted=2571, trialRouted=0, noStatus=0, routed=33885, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:41:10   4523s] -effortLevel low                           # enums={low medium high signoff}, default=undefined
[02/16 00:41:10   4523s] Clock tree cells fixed by user: 0 out of 84 (0%)
[02/16 00:41:10   4523s] PRO...
[02/16 00:41:10   4523s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/16 00:41:10   4523s] Initializing clock structures...
[02/16 00:41:10   4523s]   Creating own balancer
[02/16 00:41:10   4523s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/16 00:41:10   4523s]   Removing CTS place status from clock tree and sinks.
[02/16 00:41:10   4523s]   Removed CTS place status from 84 clock cells (out of 86 ) and 0 clock sinks (out of 0 ).
[02/16 00:41:10   4523s]   Initializing legalizer
[02/16 00:41:10   4523s]   Using cell based legalization.
[02/16 00:41:10   4523s]   Leaving CCOpt scope - Initializing placement interface...
[02/16 00:41:10   4523s] OPERPROF: Starting DPlace-Init at level 1, MEM:7581.9M, EPOCH TIME: 1771224070.098284
[02/16 00:41:10   4523s] Processing tracks to init pin-track alignment.
[02/16 00:41:10   4523s] z: 1, totalTracks: 0
[02/16 00:41:10   4523s] z: 3, totalTracks: 1
[02/16 00:41:10   4523s] z: 5, totalTracks: 1
[02/16 00:41:10   4523s] z: 7, totalTracks: 1
[02/16 00:41:10   4523s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:41:10   4523s] #spOpts: rpCkHalo=4 
[02/16 00:41:10   4523s] Initializing Route Infrastructure for color support ...
[02/16 00:41:10   4523s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7581.9M, EPOCH TIME: 1771224070.098631
[02/16 00:41:10   4523s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7581.9M, EPOCH TIME: 1771224070.099277
[02/16 00:41:10   4523s] Route Infrastructure Initialized for color support successfully.
[02/16 00:41:10   4523s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7581.9M, EPOCH TIME: 1771224070.133108
[02/16 00:41:10   4523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:10   4523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:10   4523s] 
[02/16 00:41:10   4523s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:41:10   4523s] 
[02/16 00:41:10   4523s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:41:10   4523s] 
[02/16 00:41:10   4523s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:41:10   4523s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.064, REAL:0.057, MEM:7581.9M, EPOCH TIME: 1771224070.189893
[02/16 00:41:10   4523s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7581.9M, EPOCH TIME: 1771224070.190058
[02/16 00:41:10   4523s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7581.9M, EPOCH TIME: 1771224070.190248
[02/16 00:41:10   4523s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7581.9MB).
[02/16 00:41:10   4523s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.112, REAL:0.105, MEM:7581.9M, EPOCH TIME: 1771224070.203074
[02/16 00:41:10   4523s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:41:10   4523s] Set min layer with design mode ( 2 )
[02/16 00:41:10   4523s] Set max layer with design mode ( 7 )
[02/16 00:41:10   4523s] [PSP]    Load db... (mem=6.4M)
[02/16 00:41:10   4523s] [PSP]    Read data from FE... (mem=6.4M)
[02/16 00:41:10   4523s] (I)      Number of ignored instance 0
[02/16 00:41:10   4523s] (I)      Number of inbound cells 0
[02/16 00:41:10   4523s] (I)      Number of opened ILM blockages 0
[02/16 00:41:10   4523s] (I)      Number of instances temporarily fixed by detailed placement 4424
[02/16 00:41:10   4523s] (I)      numMoveCells=29136, numMacros=0  numNoFlopBlockages=0  numPads=333  numMultiRowHeightInsts=0
[02/16 00:41:10   4523s] (I)      cell height: 4320, count: 33560
[02/16 00:41:10   4523s] (I)      rowRegion is not equal to core box, resetting core box
[02/16 00:41:10   4523s] (I)      rowRegion : (24768, 24768) - (1456416, 1454688)
[02/16 00:41:10   4523s] (I)      coreBox   : (24768, 24768) - (1456704, 1456704)
[02/16 00:41:10   4523s] [PSP]    Done Read data from FE (cpu=0.053s, mem=6.4M)
[02/16 00:41:10   4523s] 
[02/16 00:41:10   4523s] [PSP]    Done Load db (cpu=0.053s, mem=6.4M)
[02/16 00:41:10   4523s] 
[02/16 00:41:10   4523s] [PSP]    Constructing placeable region... (mem=6.4M)
[02/16 00:41:10   4523s] (I)      Constructing bin map
[02/16 00:41:10   4523s] (I)      Initialize bin information with width=43200 height=43200
[02/16 00:41:10   4523s] (I)      Done constructing bin map
[02/16 00:41:10   4523s] [PSP]    Compute region effective width... (mem=6.4M)
[02/16 00:41:10   4523s] [PSP]    Done Compute region effective width (cpu=0.001s, mem=6.4M)
[02/16 00:41:10   4523s] 
[02/16 00:41:10   4523s] [PSP]    Done Constructing placeable region (cpu=0.021s, mem=6.4M)
[02/16 00:41:10   4523s] 
[02/16 00:41:10   4523s]   Legalizer reserving space for clock trees
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_SL
[02/16 00:41:10   4523s]   Reconstructing clock tree datastructures, skew aware...
[02/16 00:41:10   4523s]     Validating CTS configuration...
[02/16 00:41:10   4523s]     Checking module port directions...
[02/16 00:41:10   4523s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:41:10   4523s]     Non-default CCOpt properties:
[02/16 00:41:10   4523s]       Public non-default CCOpt properties:
[02/16 00:41:10   4523s]         adjacent_rows_legal: true (default: false)
[02/16 00:41:10   4523s]         cell_density is set for at least one object
[02/16 00:41:10   4523s]         cell_halo_rows: 0 (default: 1)
[02/16 00:41:10   4523s]         cell_halo_sites: 0 (default: 4)
[02/16 00:41:10   4523s]         route_type is set for at least one object
[02/16 00:41:10   4523s]         target_insertion_delay is set for at least one object
[02/16 00:41:10   4523s]         target_skew is set for at least one object
[02/16 00:41:10   4523s]       Private non-default CCOpt properties:
[02/16 00:41:10   4523s]         allow_non_fterm_identical_swaps: 0 (default: true)
[02/16 00:41:10   4523s]         clock_nets_detailed_routed: 1 (default: false)
[02/16 00:41:10   4523s]         force_design_routing_status: 1 (default: auto)
[02/16 00:41:10   4523s]         last_virtual_delay_scaling_factor is set for at least one object
[02/16 00:41:10   4523s]         pro_enable_post_commit_delay_update: 1 (default: false)
[02/16 00:41:10   4523s]         use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
[02/16 00:41:10   4523s]     Route type trimming info:
[02/16 00:41:10   4523s]       No route type modifications were made.
[02/16 00:41:10   4523s]     SIAware is enabled.
[02/16 00:41:10   4523s] End AAE Lib Interpolated Model. (MEM=4243.222656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: HB2xp67_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_SL
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_L
[02/16 00:41:10   4523s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_L
[02/16 00:41:10   4524s]     Library trimming buffers in power domain auto-default and half-corner dc_typical:both.late removed 14 of 27 cells
[02/16 00:41:10   4524s]     Original list had 27 cells:
[02/16 00:41:10   4524s]     BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx10_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/16 00:41:10   4524s]     New trimmed list has 13 cells:
[02/16 00:41:10   4524s]     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_L
[02/16 00:41:10   4524s]     Library trimming inverters in power domain auto-default and half-corner dc_typical:both.late removed 30 of 42 cells
[02/16 00:41:10   4524s]     Original list had 42 cells:
[02/16 00:41:10   4524s]     CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L INVx13_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L INVx11_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L INVx8_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L INVx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL INVx6_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L INVx6_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL INVx5_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L INVx5_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/16 00:41:10   4524s]     New trimmed list has 12 cells:
[02/16 00:41:10   4524s]     CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_SL
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_L
[02/16 00:41:10   4524s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_SL
[02/16 00:41:13   4526s]     Clock tree balancer configuration for clock_tree clk:
[02/16 00:41:13   4526s]     Non-default CCOpt properties:
[02/16 00:41:13   4526s]       Public non-default CCOpt properties:
[02/16 00:41:13   4526s]         cell_density: 1 (default: 0.75)
[02/16 00:41:13   4526s]         route_type (leaf): default_route_type_leaf (default: default)
[02/16 00:41:13   4526s]         route_type (top): default_route_type_nonleaf (default: default)
[02/16 00:41:13   4526s]         route_type (trunk): default_route_type_nonleaf (default: default)
[02/16 00:41:13   4526s]       No private non-default CCOpt properties
[02/16 00:41:13   4526s]     For power domain auto-default:
[02/16 00:41:13   4526s]       Buffers:     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[02/16 00:41:13   4526s]       Inverters:   CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[02/16 00:41:13   4526s]       Clock gates: ICGx8DC_ASAP7_75t_SL ICGx8DC_ASAP7_75t_L ICGx6p67DC_ASAP7_75t_SL ICGx6p67DC_ASAP7_75t_L ICGx5p33DC_ASAP7_75t_SL ICGx5p33DC_ASAP7_75t_L ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4DC_ASAP7_75t_SL ICGx4_ASAP7_75t_SL ICGx4DC_ASAP7_75t_L ICGx4_ASAP7_75t_L ICGx3_ASAP7_75t_SL ICGx2p67DC_ASAP7_75t_SL ICGx3_ASAP7_75t_L ICGx2p67DC_ASAP7_75t_L ICGx2_ASAP7_75t_SL ICGx2_ASAP7_75t_L ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L
[02/16 00:41:13   4526s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 127944.749um^2
[02/16 00:41:13   4526s]     Top Routing info:
[02/16 00:41:13   4526s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:41:13   4526s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/16 00:41:13   4526s]     Trunk Routing info:
[02/16 00:41:13   4526s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:41:13   4526s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:41:13   4526s]     Leaf Routing info:
[02/16 00:41:13   4526s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:41:13   4526s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:41:13   4526s]     For timing_corner dc_typical:both, late and power domain auto-default:
[02/16 00:41:13   4526s]       Slew time target (leaf):    44.3ps
[02/16 00:41:13   4526s]       Slew time target (trunk):   44.3ps
[02/16 00:41:13   4526s]       Slew time target (top):     44.6ps (Note: no nets are considered top nets in this clock tree)
[02/16 00:41:13   4526s]       Buffer unit delay: 20.7ps
[02/16 00:41:13   4526s]       Buffer max distance: 183.737um
[02/16 00:41:13   4526s]     Fastest wire driving cells and distances:
[02/16 00:41:13   4526s]       Buffer    : {lib_cell:BUFx16f_ASAP7_75t_SL, fastest_considered_half_corner=dc_typical:both.late, optimalDrivingDistance=169.905um, saturatedSlew=33.7ps, speed=5516.396um per ns, cellArea=30.206um^2 per 1000um}
[02/16 00:41:13   4526s]       Inverter  : {lib_cell:CKINVDCx20_ASAP7_75t_SL, fastest_considered_half_corner=dc_typical:both.late, optimalDrivingDistance=143.530um, saturatedSlew=34.7ps, speed=6834.738um per ns, cellArea=61.762um^2 per 1000um}
[02/16 00:41:13   4526s]       Clock gate: {lib_cell:ICGx8DC_ASAP7_75t_SL, fastest_considered_half_corner=dc_typical:both.late, optimalDrivingDistance=112.061um, saturatedSlew=34.6ps, speed=4212.819um per ns, cellArea=99.923um^2 per 1000um}
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Logic Sizing Table:
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     ----------------------------------------------------------
[02/16 00:41:13   4526s]     Cell    Instance count    Source    Eligible library cells
[02/16 00:41:13   4526s]     ----------------------------------------------------------
[02/16 00:41:13   4526s]       (empty table)
[02/16 00:41:13   4526s]     ----------------------------------------------------------
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Clock tree balancer configuration for skew_group clk/func_mode:
[02/16 00:41:13   4526s]      Created from constraint modes: {[func_mode]}
[02/16 00:41:13   4526s]       Sources:                     pin clk
[02/16 00:41:13   4526s]       Total number of sinks:       4424
[02/16 00:41:13   4526s]       Delay constrained sinks:     4424
[02/16 00:41:13   4526s]       Constrains:                  default
[02/16 00:41:13   4526s]       Non-leaf sinks:              0
[02/16 00:41:13   4526s]       Ignore pins:                 0
[02/16 00:41:13   4526s]      Timing corner dc_typical:both.late:
[02/16 00:41:13   4526s]       Skew target:                 20.7ps
[02/16 00:41:13   4526s]     Primary reporting skew groups are:
[02/16 00:41:13   4526s]     skew_group clk/func_mode with 4424 clock sinks
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Constraint summary
[02/16 00:41:13   4526s]     ==================
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Transition constraints are active in the following delay corners:
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     dc_typical:both.late
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Cap constraints are active in the following delay corners:
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     dc_typical:both.late
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Transition constraint summary:
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     -------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     Delay corner                      Target (ps)    Num pins    Target source    Clock tree(s)
[02/16 00:41:13   4526s]     -------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     dc_typical:both.late (primary)         -            -              -                -
[02/16 00:41:13   4526s]                   -                      44.3          4594      auto computed    all
[02/16 00:41:13   4526s]     -------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Capacitance constraint summary:
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     ------------------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     Delay corner                      Limit (fF)    Num nets    Target source                Clock tree(s)
[02/16 00:41:13   4526s]     ------------------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     dc_typical:both.late (primary)        -            -                    -                      -
[02/16 00:41:13   4526s]                   -                      46.080         1       library_or_sdc_constraint    all
[02/16 00:41:13   4526s]                   -                     184.320         1       library_or_sdc_constraint    all
[02/16 00:41:13   4526s]                   -                     368.640        18       library_or_sdc_constraint    all
[02/16 00:41:13   4526s]                   -                     737.280        38       library_or_sdc_constraint    all
[02/16 00:41:13   4526s]                   -                    1474.560        27       library_or_sdc_constraint    all
[02/16 00:41:13   4526s]     ------------------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Clock DAG hash initial state: 583742acf60b3fbc 4352db41437e017b
[02/16 00:41:13   4526s]     CTS services accumulated run-time stats initial state:
[02/16 00:41:13   4526s]       delay calculator: calls=54171, total_wall_time=6.595s, mean_wall_time=0.122ms
[02/16 00:41:13   4526s]       legalizer: calls=10126, total_wall_time=0.550s, mean_wall_time=0.054ms
[02/16 00:41:13   4526s]       steiner router: calls=40437, total_wall_time=12.771s, mean_wall_time=0.316ms
[02/16 00:41:13   4526s]     Clock DAG stats initial state:
[02/16 00:41:13   4526s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:41:13   4526s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:41:13   4526s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:41:13   4526s]       cell areas       : b=457.229um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.229um^2
[02/16 00:41:13   4526s]       hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5449.356um, total=7358.580um
[02/16 00:41:13   4526s]     Clock DAG library cell distribution initial state {count}:
[02/16 00:41:13   4526s]        Bufs: BUFx24_ASAP7_75t_SL: 27 BUFx16f_ASAP7_75t_SL: 38 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:41:13   4526s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:41:13   4526s] UM:*                                                                   InitialState
[02/16 00:41:13   4526s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:41:13   4526s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Layer information for route type default_route_type_leaf:
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     --------------------------------------------------------------------
[02/16 00:41:13   4526s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/16 00:41:13   4526s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/16 00:41:13   4526s]     --------------------------------------------------------------------
[02/16 00:41:13   4526s]     M1       N            V          1.056         0.397         0.419
[02/16 00:41:13   4526s]     M2       N            H          1.056         0.397         0.419
[02/16 00:41:13   4526s]     M3       Y            V          1.056         0.397         0.419
[02/16 00:41:13   4526s]     M4       Y            H          0.792         0.320         0.254
[02/16 00:41:13   4526s]     M5       N            V          0.458         0.320         0.147
[02/16 00:41:13   4526s]     M6       N            H          0.594         0.265         0.158
[02/16 00:41:13   4526s]     M7       N            V          0.594         0.265         0.158
[02/16 00:41:13   4526s]     M8       N            H          0.475         0.233         0.111
[02/16 00:41:13   4526s]     M9       N            V          0.475         0.233         0.111
[02/16 00:41:13   4526s]     Pad      N            H          0.009         0.463         0.004
[02/16 00:41:13   4526s]     --------------------------------------------------------------------
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:41:13   4526s]     Unshielded; Mask Constraint: 0; Source: route_type.
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Layer information for route type default_route_type_nonleaf:
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     --------------------------------------------------------------------
[02/16 00:41:13   4526s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/16 00:41:13   4526s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/16 00:41:13   4526s]     --------------------------------------------------------------------
[02/16 00:41:13   4526s]     M1       N            V          1.056         0.732         0.772
[02/16 00:41:13   4526s]     M2       N            H          1.056         0.732         0.772
[02/16 00:41:13   4526s]     M3       Y            V          1.056         0.732         0.772
[02/16 00:41:13   4526s]     M4       Y            H          0.792         0.572         0.453
[02/16 00:41:13   4526s]     M5       N            V          0.458         0.572         0.262
[02/16 00:41:13   4526s]     M6       N            H          0.594         0.454         0.270
[02/16 00:41:13   4526s]     M7       N            V          0.594         0.454         0.270
[02/16 00:41:13   4526s]     M8       N            H          0.475         0.382         0.182
[02/16 00:41:13   4526s]     M9       N            V          0.475         0.382         0.182
[02/16 00:41:13   4526s]     Pad      N            H          0.009         0.465         0.004
[02/16 00:41:13   4526s]     --------------------------------------------------------------------
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:41:13   4526s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Layer information for route type default_route_type_nonleaf:
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     --------------------------------------------------------------------
[02/16 00:41:13   4526s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/16 00:41:13   4526s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/16 00:41:13   4526s]     --------------------------------------------------------------------
[02/16 00:41:13   4526s]     M1       N            V          1.056         0.397         0.419
[02/16 00:41:13   4526s]     M2       N            H          1.056         0.397         0.419
[02/16 00:41:13   4526s]     M3       Y            V          1.056         0.397         0.419
[02/16 00:41:13   4526s]     M4       Y            H          0.792         0.320         0.254
[02/16 00:41:13   4526s]     M5       N            V          0.458         0.320         0.147
[02/16 00:41:13   4526s]     M6       N            H          0.594         0.265         0.158
[02/16 00:41:13   4526s]     M7       N            V          0.594         0.265         0.158
[02/16 00:41:13   4526s]     M8       N            H          0.475         0.233         0.111
[02/16 00:41:13   4526s]     M9       N            V          0.475         0.233         0.111
[02/16 00:41:13   4526s]     Pad      N            H          0.009         0.463         0.004
[02/16 00:41:13   4526s]     --------------------------------------------------------------------
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Via selection for estimated routes (rule default):
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     -------------------------------------------------------------
[02/16 00:41:13   4526s]     Layer     Via Cell    Res.     Cap.     RC       Top of Stack
[02/16 00:41:13   4526s]     Range                 (Ohm)    (fF)     (fs)     Only
[02/16 00:41:13   4526s]     -------------------------------------------------------------
[02/16 00:41:13   4526s]     M1-M2     VIA12       4.000    0.000    0.000    false
[02/16 00:41:13   4526s]     M2-M3     VIA23       4.000    0.000    0.000    false
[02/16 00:41:13   4526s]     M3-M4     VIA34       4.000    0.000    0.000    false
[02/16 00:41:13   4526s]     M4-M5     VIA45       4.000    0.000    0.000    false
[02/16 00:41:13   4526s]     M5-M6     VIA56       4.000    0.000    0.000    false
[02/16 00:41:13   4526s]     M6-M7     VIA67       4.000    0.000    0.000    false
[02/16 00:41:13   4526s]     M7-M8     VIA78       4.000    0.000    0.000    false
[02/16 00:41:13   4526s]     M8-M9     VIA89       4.000    0.000    0.000    false
[02/16 00:41:13   4526s]     M9-Pad    VIA9Pad     4.000    0.000    0.000    false
[02/16 00:41:13   4526s]     -------------------------------------------------------------
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[02/16 00:41:13   4526s]     No ideal or dont_touch nets found in the clock tree
[02/16 00:41:13   4526s]     No dont_touch hnets found in the clock tree
[02/16 00:41:13   4526s]     No dont_touch hpins found in the clock network.
[02/16 00:41:13   4526s]     Checking for illegal sizes of clock logic instances...
[02/16 00:41:13   4526s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Filtering reasons for cell type: buffer
[02/16 00:41:13   4526s]     =======================================
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     Clock trees    Power domain    Reason              Library cells
[02/16 00:41:13   4526s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     all            auto-default    Library trimming    { BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L
[02/16 00:41:13   4526s]                                                          BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L
[02/16 00:41:13   4526s]                                                          BUFx4f_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx6f_ASAP7_75t_L
[02/16 00:41:13   4526s]                                                          BUFx8_ASAP7_75t_L HB2xp67_ASAP7_75t_SL }
[02/16 00:41:13   4526s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Filtering reasons for cell type: inverter
[02/16 00:41:13   4526s]     =========================================
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     --------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     Clock trees    Power domain    Reason              Library cells
[02/16 00:41:13   4526s]     --------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     all            auto-default    Library trimming    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L
[02/16 00:41:13   4526s]                                                          CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL
[02/16 00:41:13   4526s]                                                          CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L
[02/16 00:41:13   4526s]                                                          CKINVDCx20_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL
[02/16 00:41:13   4526s]                                                          CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L
[02/16 00:41:13   4526s]                                                          CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL
[02/16 00:41:13   4526s]                                                          INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L
[02/16 00:41:13   4526s]                                                          INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L
[02/16 00:41:13   4526s]                                                          INVx8_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_SL }
[02/16 00:41:13   4526s]     --------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     
[02/16 00:41:13   4526s]     Validating CTS configuration done. (took cpu=0:00:03.0 real=0:00:03.0)
[02/16 00:41:13   4526s]     CCOpt configuration status: all checks passed.
[02/16 00:41:13   4526s]   Reconstructing clock tree datastructures, skew aware done.
[02/16 00:41:13   4526s] Initializing clock structures done.
[02/16 00:41:13   4526s] PRO...
[02/16 00:41:13   4526s]   PRO active optimizations:
[02/16 00:41:13   4526s]    - DRV fixing with sizing
[02/16 00:41:13   4526s]   
[02/16 00:41:13   4526s]   Detected clock skew data from CTS
[02/16 00:41:13   4526s]   ProEngine running partially connected to DB
[02/16 00:41:13   4526s]   Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:41:13   4527s]   Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:41:13   4527s]   Clock DAG hash PRO initial state: 583742acf60b3fbc 4352db41437e017b 3e673fb6b77b168 f338c9f5a8e5f0d0 4e15b8e9a52829
[02/16 00:41:13   4527s]   CTS services accumulated run-time stats PRO initial state:
[02/16 00:41:13   4527s]     delay calculator: calls=54256, total_wall_time=6.620s, mean_wall_time=0.122ms
[02/16 00:41:13   4527s]     legalizer: calls=10126, total_wall_time=0.550s, mean_wall_time=0.054ms
[02/16 00:41:13   4527s]     steiner router: calls=40437, total_wall_time=12.771s, mean_wall_time=0.316ms
[02/16 00:41:13   4527s]   Clock DAG stats PRO initial state:
[02/16 00:41:13   4527s]     cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:41:13   4527s]     sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:41:13   4527s]     misc counts      : r=1, pp=0, mci=0
[02/16 00:41:13   4527s]     cell areas       : b=457.229um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.229um^2
[02/16 00:41:13   4527s]     cell capacitance : b=205.259fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=205.259fF
[02/16 00:41:13   4527s]     sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:41:13   4527s]     wire capacitance : top=0.000fF, trunk=499.373fF, leaf=3453.965fF, total=3953.338fF
[02/16 00:41:13   4527s]     wire lengths     : top=0.000um, trunk=2250.016um, leaf=14077.088um, total=16327.104um
[02/16 00:41:13   4527s]     hp wire lengths  : top=0.000um, trunk=1909.224um, leaf=5449.356um, total=7358.580um
[02/16 00:41:13   4527s]   Clock DAG net violations PRO initial state:
[02/16 00:41:13   4527s]     Remaining Transition : {count=68, worst=[30.7ps, 12.4ps, 12.2ps, 11.8ps, 10.4ps, 10.2ps, 10.1ps, 9.0ps, 8.7ps, 8.5ps, ...]} avg=5.8ps sd=4.2ps sum=393.7ps
[02/16 00:41:13   4527s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/16 00:41:13   4527s]     Trunk : target=44.3ps count=15 avg=39.8ps sd=13.4ps min=9.7ps max=75.0ps {1 <= 26.6ps, 2 <= 35.4ps, 4 <= 39.9ps, 4 <= 42.1ps, 2 <= 44.3ps} {0 <= 46.5ps, 0 <= 48.7ps, 1 <= 53.2ps, 0 <= 66.5ps, 1 > 66.5ps}
[02/16 00:41:13   4527s]     Leaf  : target=44.3ps count=70 avg=49.3ps sd=3.2ps min=43.0ps max=56.7ps {0 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 0 <= 42.1ps, 4 <= 44.3ps} {11 <= 46.5ps, 17 <= 48.7ps, 31 <= 53.2ps, 7 <= 66.5ps, 0 > 66.5ps}
[02/16 00:41:13   4527s]   Clock DAG library cell distribution PRO initial state {count}:
[02/16 00:41:13   4527s]      Bufs: BUFx24_ASAP7_75t_SL: 27 BUFx16f_ASAP7_75t_SL: 38 BUFx12f_ASAP7_75t_SL: 13 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 BUFx8_ASAP7_75t_SL: 1 BUFx6f_ASAP7_75t_SL: 1 
[02/16 00:41:13   4527s]   Primary reporting skew groups PRO initial state:
[02/16 00:41:13   4527s]         min path sink: u_array_gen_row[5].gen_col[5].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/16 00:41:13   4527s]         max path sink: u_array_gen_row[3].gen_col[2].u_pe_u_mac_acc_reg_reg[24]/CLK
[02/16 00:41:13   4527s]   Skew group summary PRO initial state:
[02/16 00:41:13   4527s]     skew_group clk/func_mode: insertion delay [min=91.1, max=120.8, avg=104.4, sd=6.8, skn=0.749, kur=-0.648], skew [29.7 vs 20.7*], 90% {95.9, 116.6} (wid=16.4 ws=13.9) (gid=108.0 gs=28.2)
[02/16 00:41:13   4527s]   Recomputing CTS skew targets...
[02/16 00:41:13   4527s]   Resolving skew group constraints...
[02/16 00:41:13   4527s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/16 00:41:13   4527s]   Resolving skew group constraints done.
[02/16 00:41:13   4527s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/16 00:41:13   4527s]   PRO Fixing DRVs...
[02/16 00:41:13   4527s]     Clock DAG hash before 'PRO Fixing DRVs': 583742acf60b3fbc 4352db41437e017b 3e673fb6b77b168 f338c9f5a8e5f0d0 4e15b8e9a52829
[02/16 00:41:13   4527s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[02/16 00:41:13   4527s]       delay calculator: calls=54256, total_wall_time=6.620s, mean_wall_time=0.122ms
[02/16 00:41:13   4527s]       legalizer: calls=10126, total_wall_time=0.550s, mean_wall_time=0.054ms
[02/16 00:41:13   4527s]       steiner router: calls=40437, total_wall_time=12.771s, mean_wall_time=0.316ms
[02/16 00:41:13   4527s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:41:14   4528s]     CCOpt-PRO: considered: 85, tested: 85, violation detected: 68, violation ignored (due to small violation): 0, cannot run: 0, attempted: 68, unsuccessful: 0, sized: 42
[02/16 00:41:14   4528s]     
[02/16 00:41:14   4528s]     Statistics: Fix DRVs (cell sizing):
[02/16 00:41:14   4528s]     ===================================
[02/16 00:41:14   4528s]     
[02/16 00:41:14   4528s]     Cell changes by Net Type:
[02/16 00:41:14   4528s]     
[02/16 00:41:14   4528s]     -----------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:14   4528s]     Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[02/16 00:41:14   4528s]     -----------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:14   4528s]     top                0                    0                    0            0                    0                    0
[02/16 00:41:14   4528s]     trunk              2 [2.9%]             2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[02/16 00:41:14   4528s]     leaf              66 [97.1%]           40 (60.6%)            0            0                   40 (60.6%)           26 (39.4%)
[02/16 00:41:14   4528s]     -----------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:14   4528s]     Total             68 [100.0%]          42 (61.8%)            0            0                   42 (61.8%)           26 (38.2%)
[02/16 00:41:14   4528s]     -----------------------------------------------------------------------------------------------------------------------------
[02/16 00:41:14   4528s]     
[02/16 00:41:14   4528s]     Upsized: 42, Downsized: 0, Sized but same area: 0, Unchanged: 26, Area change: 74.183um^2 (16.224%)
[02/16 00:41:14   4528s]     Max. move: 1.728um (CTS_ccl_a_buf_00005 and 63 others), Min. move: 0.000um, Avg. move: 0.146um
[02/16 00:41:14   4528s]     
[02/16 00:41:15   4528s]     Clock DAG hash after 'PRO Fixing DRVs': ba039852e94ab212 fdd0863ffbf6b63d 3e673fb6b77b168 1f77fcdbcf1a8a50 726a3c78dc37444e
[02/16 00:41:15   4528s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[02/16 00:41:15   4528s]       delay calculator: calls=56398, total_wall_time=6.721s, mean_wall_time=0.119ms
[02/16 00:41:15   4528s]       legalizer: calls=10251, total_wall_time=0.559s, mean_wall_time=0.055ms
[02/16 00:41:15   4528s]       steiner router: calls=42205, total_wall_time=12.785s, mean_wall_time=0.303ms
[02/16 00:41:15   4528s]     Clock DAG stats after 'PRO Fixing DRVs':
[02/16 00:41:15   4528s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:41:15   4528s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:41:15   4528s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:41:15   4528s]       cell areas       : b=531.412um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=531.412um^2
[02/16 00:41:15   4528s]       cell capacitance : b=208.471fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=208.471fF
[02/16 00:41:15   4528s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:41:15   4528s]       wire capacitance : top=0.000fF, trunk=499.373fF, leaf=3453.965fF, total=3953.338fF
[02/16 00:41:15   4528s]       wire lengths     : top=0.000um, trunk=2250.016um, leaf=14077.088um, total=16327.104um
[02/16 00:41:15   4528s]       hp wire lengths  : top=0.000um, trunk=1906.632um, leaf=5451.732um, total=7358.364um
[02/16 00:41:15   4528s]     Clock DAG net violations after 'PRO Fixing DRVs':
[02/16 00:41:15   4528s]       Remaining Transition : {count=47, worst=[12.2ps, 10.2ps, 8.3ps, 7.7ps, 7.4ps, 7.4ps, 7.1ps, 6.9ps, 6.4ps, 6.4ps, ...]} avg=4.2ps sd=2.6ps sum=195.1ps
[02/16 00:41:15   4528s]       Capacitance          : {count=1, worst=[0.615fF]} avg=0.615fF sd=0.000fF sum=0.615fF
[02/16 00:41:15   4528s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[02/16 00:41:15   4528s]       Trunk : target=44.3ps count=15 avg=36.5ps sd=8.3ps min=10.0ps max=43.6ps {1 <= 26.6ps, 2 <= 35.4ps, 6 <= 39.9ps, 4 <= 42.1ps, 2 <= 44.3ps}
[02/16 00:41:15   4528s]       Leaf  : target=44.3ps count=70 avg=46.5ps sd=3.6ps min=39.9ps max=56.5ps {0 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 9 <= 42.1ps, 14 <= 44.3ps} {14 <= 46.5ps, 15 <= 48.7ps, 16 <= 53.2ps, 2 <= 66.5ps, 0 > 66.5ps}
[02/16 00:41:15   4528s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[02/16 00:41:15   4528s]        Bufs: BUFx24_ASAP7_75t_SL: 62 BUFx16f_ASAP7_75t_SL: 9 BUFx12f_ASAP7_75t_SL: 9 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 
[02/16 00:41:15   4528s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[02/16 00:41:15   4528s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[0]/CLK
[02/16 00:41:15   4528s]           max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[8]/CLK
[02/16 00:41:15   4528s]     Skew group summary after 'PRO Fixing DRVs':
[02/16 00:41:15   4528s]       skew_group clk/func_mode: insertion delay [min=88.8, max=106.7], skew [17.9 vs 20.9]
[02/16 00:41:15   4528s]     Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:41:15   4528s]   PRO Fixing DRVs done. (took cpu=0:00:01.2 real=0:00:01.1)
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   Slew Diagnostics: After DRV fixing
[02/16 00:41:15   4528s]   ==================================
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   Global Causes:
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   -------------------------------------
[02/16 00:41:15   4528s]   Cause
[02/16 00:41:15   4528s]   -------------------------------------
[02/16 00:41:15   4528s]   DRV fixing with buffering is disabled
[02/16 00:41:15   4528s]   -------------------------------------
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   Top 5 overslews:
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   ---------------------------------------------------------------------------------------
[02/16 00:41:15   4528s]   Overslew    Causes                                                Driving Pin
[02/16 00:41:15   4528s]   ---------------------------------------------------------------------------------------
[02/16 00:41:15   4528s]    12.2ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00022/Y
[02/16 00:41:15   4528s]    10.2ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00024/Y
[02/16 00:41:15   4528s]     8.3ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00068/Y
[02/16 00:41:15   4528s]     7.7ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00019/Y
[02/16 00:41:15   4528s]     7.4ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00045/Y
[02/16 00:41:15   4528s]   ---------------------------------------------------------------------------------------
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   Slew diagnostics counts from the 47 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   ------------------------------------------
[02/16 00:41:15   4528s]   Cause                           Occurences
[02/16 00:41:15   4528s]   ------------------------------------------
[02/16 00:41:15   4528s]   Inst already optimally sized        26
[02/16 00:41:15   4528s]   Gate sizing inadequate              21
[02/16 00:41:15   4528s]   ------------------------------------------
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   Violation diagnostics counts from the 48 nodes that have violations:
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   ------------------------------------------
[02/16 00:41:15   4528s]   Cause                           Occurences
[02/16 00:41:15   4528s]   ------------------------------------------
[02/16 00:41:15   4528s]   Inst already optimally sized        26
[02/16 00:41:15   4528s]   Gate sizing inadequate              21
[02/16 00:41:15   4528s]   ------------------------------------------
[02/16 00:41:15   4528s]   
[02/16 00:41:15   4528s]   Reconnecting optimized routes...
[02/16 00:41:15   4528s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:41:15   4528s]   Set dirty flag on 42 instances, 84 nets
[02/16 00:41:15   4528s]   Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:41:15   4529s]   SIAware is enabled.
[02/16 00:41:15   4529s] End AAE Lib Interpolated Model. (MEM=4296.957031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:41:15   4529s]   Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:41:15   4529s]   Clock DAG hash PRO final: ba039852e94ab212 fdd0863ffbf6b63d 3e673fb6b77b168 14e7a9fe2d7c0ca4 5f78c88cf0323493
[02/16 00:41:15   4529s]   CTS services accumulated run-time stats PRO final:
[02/16 00:41:15   4529s]     delay calculator: calls=56483, total_wall_time=6.754s, mean_wall_time=0.120ms
[02/16 00:41:15   4529s]     legalizer: calls=10251, total_wall_time=0.559s, mean_wall_time=0.055ms
[02/16 00:41:15   4529s]     steiner router: calls=42205, total_wall_time=12.785s, mean_wall_time=0.303ms
[02/16 00:41:15   4529s]   Clock DAG stats PRO final:
[02/16 00:41:15   4529s]     cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:41:15   4529s]     sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:41:15   4529s]     misc counts      : r=1, pp=0, mci=0
[02/16 00:41:15   4529s]     cell areas       : b=531.412um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=531.412um^2
[02/16 00:41:15   4529s]     cell capacitance : b=208.471fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=208.471fF
[02/16 00:41:15   4529s]     sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:41:15   4529s]     wire capacitance : top=0.000fF, trunk=499.373fF, leaf=3453.965fF, total=3953.338fF
[02/16 00:41:15   4529s]     wire lengths     : top=0.000um, trunk=2250.016um, leaf=14077.088um, total=16327.104um
[02/16 00:41:15   4529s]     hp wire lengths  : top=0.000um, trunk=1906.632um, leaf=5451.732um, total=7358.364um
[02/16 00:41:15   4529s]   Clock DAG net violations PRO final:
[02/16 00:41:15   4529s]     Remaining Transition : {count=47, worst=[12.2ps, 10.2ps, 8.3ps, 7.7ps, 7.4ps, 7.4ps, 7.1ps, 6.9ps, 6.4ps, 6.4ps, ...]} avg=4.2ps sd=2.6ps sum=195.1ps
[02/16 00:41:15   4529s]     Capacitance          : {count=1, worst=[0.615fF]} avg=0.615fF sd=0.000fF sum=0.615fF
[02/16 00:41:15   4529s]   Clock DAG primary half-corner transition distribution PRO final:
[02/16 00:41:15   4529s]     Trunk : target=44.3ps count=15 avg=36.5ps sd=8.3ps min=10.0ps max=43.6ps {1 <= 26.6ps, 2 <= 35.4ps, 6 <= 39.9ps, 4 <= 42.1ps, 2 <= 44.3ps}
[02/16 00:41:15   4529s]     Leaf  : target=44.3ps count=70 avg=46.5ps sd=3.6ps min=39.9ps max=56.5ps {0 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 9 <= 42.1ps, 14 <= 44.3ps} {14 <= 46.5ps, 15 <= 48.7ps, 16 <= 53.2ps, 2 <= 66.5ps, 0 > 66.5ps}
[02/16 00:41:15   4529s]   Clock DAG library cell distribution PRO final {count}:
[02/16 00:41:15   4529s]      Bufs: BUFx24_ASAP7_75t_SL: 62 BUFx16f_ASAP7_75t_SL: 9 BUFx12f_ASAP7_75t_SL: 9 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 
[02/16 00:41:15   4529s]   Primary reporting skew groups PRO final:
[02/16 00:41:15   4529s]         min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[0]/CLK
[02/16 00:41:15   4529s]         max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[8]/CLK
[02/16 00:41:15   4529s]   Skew group summary PRO final:
[02/16 00:41:15   4529s]     skew_group clk/func_mode: insertion delay [min=88.8, max=106.7, avg=97.9, sd=3.3, skn=0.030, kur=-0.241], skew [17.9 vs 20.9], 100% {88.8, 106.7} (wid=16.7 ws=14.2) (gid=94.0 gs=13.1)
[02/16 00:41:15   4529s]   Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:41:15   4529s] PRO done.
[02/16 00:41:15   4529s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/16 00:41:15   4529s] numClockCells = 86, numClockCellsFixed = 0, numClockCellsRestored = 42, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/16 00:41:15   4529s] Net route status summary:
[02/16 00:41:15   4529s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=85, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:41:15   4529s]   Non-clock: 36456 (unrouted=2571, trialRouted=0, noStatus=0, routed=33885, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:41:15   4529s] Updating delays...
[02/16 00:41:26   4598s] Updating delays done.
[02/16 00:41:26   4598s] PRO done. (took cpu=0:01:15 real=0:00:16.7)
[02/16 00:41:26   4598s] (I)      Release Steiner core (key=)
[02/16 00:41:26   4598s] Leaving CCOpt scope - Cleaning up placement interface...
[02/16 00:41:26   4598s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8034.1M, EPOCH TIME: 1771224086.735310
[02/16 00:41:26   4598s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4424).
[02/16 00:41:26   4598s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:26   4599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:26   4599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:26   4599s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.330, REAL:0.072, MEM:8034.1M, EPOCH TIME: 1771224086.806978
[02/16 00:41:26   4599s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:41:26   4599s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:01:15.6/0:00:16.9 (4.5), totSession cpu/real = 1:16:39.1/0:24:17.6 (3.2), mem = 8034.1M
[02/16 00:41:26   4599s] 
[02/16 00:41:26   4599s] =============================================================================================
[02/16 00:41:26   4599s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   23.14-s088_1
[02/16 00:41:26   4599s] =============================================================================================
[02/16 00:41:26   4599s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:41:26   4599s] ---------------------------------------------------------------------------------------------
[02/16 00:41:26   4599s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:41:26   4599s] [ OptimizationStep       ]      1   0:00:05.7  (  33.6 % )     0:00:16.9 /  0:01:15.6    4.5
[02/16 00:41:26   4599s] [ PostCommitDelayUpdate  ]      1   0:00:00.5  (   3.1 % )     0:00:11.1 /  0:01:09.2    6.2
[02/16 00:41:26   4599s] [ IncrDelayCalc          ]     45   0:00:10.6  (  62.7 % )     0:00:10.6 /  0:01:08.7    6.5
[02/16 00:41:26   4599s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:41:26   4599s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:41:26   4599s] ---------------------------------------------------------------------------------------------
[02/16 00:41:26   4599s]  ClockDrv #1 TOTAL                  0:00:16.9  ( 100.0 % )     0:00:16.9 /  0:01:15.6    4.5
[02/16 00:41:26   4599s] ---------------------------------------------------------------------------------------------
[02/16 00:41:27   4601s] Begin: Collecting metrics
[02/16 00:41:27   4601s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.051 | -0.081 |  -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
| ccopt_pro       |           |        |     |             | 0:00:18  |        7904 |      |     |
 ------------------------------------------------------------------------------------------------ 
[02/16 00:41:27   4601s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4301.1M, current mem=4301.1M)

[02/16 00:41:27   4601s] End: Collecting metrics
[02/16 00:41:27   4601s] Deleting Lib Analyzer.
[02/16 00:41:27   4601s] **INFO: Start fixing DRV (Mem = 7726.10M) ...
[02/16 00:41:27   4601s] Begin: GigaOpt DRV Optimization
[02/16 00:41:27   4601s] Glitch fixing enabled
[02/16 00:41:27   4601s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[02/16 00:41:27   4601s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:16:41.8/0:24:18.6 (3.2), mem = 7726.1M
[02/16 00:41:28   4601s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:41:28   4601s] End AAE Lib Interpolated Model. (MEM=4295.011719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:41:28   4601s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.36
[02/16 00:41:28   4601s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:41:28   4601s] 
[02/16 00:41:28   4601s] Creating Lib Analyzer ...
[02/16 00:41:28   4602s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:41:28   4602s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:41:28   4602s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:41:28   4602s] 
[02/16 00:41:28   4602s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:41:28   4602s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:16:43 mem=7712.1M
[02/16 00:41:28   4602s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:16:43 mem=7712.1M
[02/16 00:41:28   4602s] Creating Lib Analyzer, finished. 
[02/16 00:41:28   4602s] #optDebug: Start CG creation (mem=7712.1M)
[02/16 00:41:28   4602s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:41:28   4602s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:41:29   4603s] ToF 291.6977um
[02/16 00:41:29   4603s] (cpu=0:00:00.4, mem=7712.1M)
[02/16 00:41:29   4603s]  ...processing cgPrt (cpu=0:00:00.4, mem=7712.1M)
[02/16 00:41:29   4603s]  ...processing cgEgp (cpu=0:00:00.4, mem=7712.1M)
[02/16 00:41:29   4603s]  ...processing cgPbk (cpu=0:00:00.4, mem=7712.1M)
[02/16 00:41:29   4603s]  ...processing cgNrb(cpu=0:00:00.4, mem=7712.1M)
[02/16 00:41:29   4603s]  ...processing cgObs (cpu=0:00:00.4, mem=7712.1M)
[02/16 00:41:29   4603s]  ...processing cgCon (cpu=0:00:00.4, mem=7712.1M)
[02/16 00:41:29   4603s]  ...processing cgPdm (cpu=0:00:00.4, mem=7712.1M)
[02/16 00:41:29   4603s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=7712.1M)
[02/16 00:41:29   4603s] 
[02/16 00:41:29   4603s] Active Setup views: view_tt 
[02/16 00:41:29   4603s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7712.1M, EPOCH TIME: 1771224089.605478
[02/16 00:41:29   4603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:29   4603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:29   4603s] 
[02/16 00:41:29   4603s] 
[02/16 00:41:29   4603s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:41:29   4603s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.034, REAL:0.029, MEM:7712.1M, EPOCH TIME: 1771224089.634905
[02/16 00:41:29   4603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:41:29   4603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:29   4603s] [oiPhyDebug] optDemand 1167926584320.00, spDemand 1167926584320.00.
[02/16 00:41:29   4603s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33560
[02/16 00:41:29   4603s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[02/16 00:41:29   4603s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:16:44 mem=7712.1M
[02/16 00:41:29   4603s] OPERPROF: Starting DPlace-Init at level 1, MEM:7712.1M, EPOCH TIME: 1771224089.664491
[02/16 00:41:29   4603s] Processing tracks to init pin-track alignment.
[02/16 00:41:29   4603s] z: 1, totalTracks: 0
[02/16 00:41:29   4603s] z: 3, totalTracks: 1
[02/16 00:41:29   4603s] z: 5, totalTracks: 1
[02/16 00:41:29   4603s] z: 7, totalTracks: 1
[02/16 00:41:29   4603s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:41:29   4603s] #spOpts: rpCkHalo=4 
[02/16 00:41:29   4603s] Initializing Route Infrastructure for color support ...
[02/16 00:41:29   4603s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7712.1M, EPOCH TIME: 1771224089.665154
[02/16 00:41:29   4603s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7712.1M, EPOCH TIME: 1771224089.666283
[02/16 00:41:29   4603s] Route Infrastructure Initialized for color support successfully.
[02/16 00:41:29   4603s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7712.1M, EPOCH TIME: 1771224089.694974
[02/16 00:41:29   4603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:29   4603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:29   4603s] 
[02/16 00:41:29   4603s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:41:29   4603s] 
[02/16 00:41:29   4603s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:41:29   4603s] 
[02/16 00:41:29   4603s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:41:29   4603s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.038, REAL:0.032, MEM:7712.1M, EPOCH TIME: 1771224089.726733
[02/16 00:41:29   4603s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7712.1M, EPOCH TIME: 1771224089.726850
[02/16 00:41:29   4603s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7712.1M, EPOCH TIME: 1771224089.727048
[02/16 00:41:29   4603s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7712.1MB).
[02/16 00:41:29   4603s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.070, MEM:7712.1M, EPOCH TIME: 1771224089.734480
[02/16 00:41:29   4603s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/16 00:41:29   4604s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33560
[02/16 00:41:29   4604s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:16:44 mem=7712.1M
[02/16 00:41:29   4604s] ### Creating RouteCongInterface, started
[02/16 00:41:29   4604s] {MMLU 0 85 35615}
[02/16 00:41:29   4604s] [oiLAM] Zs 7, 11
[02/16 00:41:29   4604s] ### Creating LA Mngr. totSessionCpu=1:16:44 mem=7712.1M
[02/16 00:41:29   4604s] ### Creating LA Mngr, finished. totSessionCpu=1:16:44 mem=7712.1M
[02/16 00:41:30   4604s] ### Creating RouteCongInterface, finished
[02/16 00:41:30   4604s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:41:30   4604s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:41:30   4604s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:41:30   4604s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:41:30   4604s] AoF 916.5797um
[02/16 00:41:30   4604s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[02/16 00:41:30   4604s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
[02/16 00:41:30   4604s] [GPS-DRV] Optimizer inputs ============================= 
[02/16 00:41:30   4604s] [GPS-DRV] drvFixingStage: Small Scale
[02/16 00:41:30   4604s] [GPS-DRV] costLowerBound: 0.1
[02/16 00:41:30   4604s] [GPS-DRV] setupTNSCost  : 0.3
[02/16 00:41:30   4604s] [GPS-DRV] maxIter       : 10
[02/16 00:41:30   4604s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/16 00:41:30   4604s] [GPS-DRV] Optimizer parameters ============================= 
[02/16 00:41:30   4604s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/16 00:41:30   4604s] [GPS-DRV] maxDensity (design): 0.95
[02/16 00:41:30   4604s] [GPS-DRV] maxLocalDensity: 0.96
[02/16 00:41:30   4604s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/16 00:41:30   4604s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 916.58um x 1
[02/16 00:41:30   4604s] [GPS-DRV] isCPECostingOn: false
[02/16 00:41:30   4604s] [GPS-DRV] MaintainWNS: 1
[02/16 00:41:30   4604s] [GPS-DRV] All active and enabled setup views
[02/16 00:41:30   4604s] [GPS-DRV]     view_tt
[02/16 00:41:30   4604s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:41:30   4604s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:41:30   4604s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/16 00:41:30   4604s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/16 00:41:30   4604s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7840.1M, EPOCH TIME: 1771224090.749990
[02/16 00:41:30   4604s] Found 0 hard placement blockage before merging.
[02/16 00:41:30   4604s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:7840.1M, EPOCH TIME: 1771224090.750587
[02/16 00:41:30   4605s] ** INFO: Initializing Glitch Interface
[02/16 00:41:30   4605s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[02/16 00:41:30   4605s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/16 00:41:31   4606s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:41:31   4606s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/16 00:41:31   4606s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:41:31   4606s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/16 00:41:31   4606s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:41:31   4607s] Info: violation cost 0.539708 (cap = 0.478216, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.061493)
[02/16 00:41:31   4608s] |     0|     0|     0.00|     5|     5|    -0.00|     0|     0|     0|     0|     2|     2|    -0.08|    -0.24|       0|       0|       0| 57.05%|          |         |
[02/16 00:41:32   4610s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:41:32   4610s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.09|    -0.23|       0|       0|       7| 57.05%| 0:00:01.0|  7856.1M|
[02/16 00:41:33   4610s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:41:33   4610s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.09|    -0.23|       0|       0|       0| 57.05%| 0:00:01.0|  7856.1M|
[02/16 00:41:33   4610s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:41:33   4610s] Bottom Preferred Layer:
[02/16 00:41:33   4610s] +-----------+------------+----------+
[02/16 00:41:33   4610s] |   Layer   |    CLK     |   Rule   |
[02/16 00:41:33   4610s] +-----------+------------+----------+
[02/16 00:41:33   4610s] | M3 (z=3)  |         85 | default  |
[02/16 00:41:33   4610s] +-----------+------------+----------+
[02/16 00:41:33   4610s] Via Pillar Rule:
[02/16 00:41:33   4610s]     None
[02/16 00:41:33   4610s] Finished writing unified metrics of routing constraints.
[02/16 00:41:33   4610s] 
[02/16 00:41:33   4610s] *** Finish DRV Fixing (cpu=0:00:05.8 real=0:00:03.0 mem=7856.1M) ***
[02/16 00:41:33   4610s] 
[02/16 00:41:33   4610s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:41:33   4610s] Total-nets :: 33970, Stn-nets :: 54, ratio :: 0.158964 %, Total-len 563582, Stn-len 9769
[02/16 00:41:33   4610s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33560
[02/16 00:41:33   4610s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7728.1M, EPOCH TIME: 1771224093.299903
[02/16 00:41:33   4610s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:41:33   4610s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:33   4611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:33   4611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:33   4611s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.250, REAL:0.059, MEM:7728.1M, EPOCH TIME: 1771224093.358607
[02/16 00:41:33   4611s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.36
[02/16 00:41:33   4611s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:09.3/0:00:05.5 (1.7), totSession cpu/real = 1:16:51.1/0:24:24.1 (3.1), mem = 7728.1M
[02/16 00:41:33   4611s] 
[02/16 00:41:33   4611s] =============================================================================================
[02/16 00:41:33   4611s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     23.14-s088_1
[02/16 00:41:33   4611s] =============================================================================================
[02/16 00:41:33   4611s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:41:33   4611s] ---------------------------------------------------------------------------------------------
[02/16 00:41:33   4611s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.4 /  0:00:01.6    3.9
[02/16 00:41:33   4611s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  13.2 % )     0:00:00.7 /  0:00:00.8    1.1
[02/16 00:41:33   4611s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:41:33   4611s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.3 % )     0:00:00.2 /  0:00:00.4    2.2
[02/16 00:41:33   4611s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:41:33   4611s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.2
[02/16 00:41:33   4611s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:41:33   4611s] [ ChannelGraphInit       ]      1   0:00:00.4  (   8.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/16 00:41:33   4611s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.8 /  0:00:03.8    2.2
[02/16 00:41:33   4611s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:01.9    2.6
[02/16 00:41:33   4611s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:41:33   4611s] [ OptEval                ]      1   0:00:00.5  (   9.0 % )     0:00:00.5 /  0:00:00.8    1.7
[02/16 00:41:33   4611s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:41:33   4611s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:01.0    4.8
[02/16 00:41:33   4611s] [ IncrDelayCalc          ]      6   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:01.0    4.9
[02/16 00:41:33   4611s] [ AAESlewUpdate          ]      1   0:00:00.1  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:41:33   4611s] [ DrvFindVioNets         ]      3   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:01.1    6.4
[02/16 00:41:33   4611s] [ DrvComputeSummary      ]      3   0:00:00.7  (  12.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:41:33   4611s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:41:33   4611s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:41:33   4611s] [ IncrTimingUpdate       ]      3   0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:01.6    4.2
[02/16 00:41:33   4611s] [ MISC                   ]          0:00:01.5  (  27.9 % )     0:00:01.5 /  0:00:01.7    1.1
[02/16 00:41:33   4611s] ---------------------------------------------------------------------------------------------
[02/16 00:41:33   4611s]  DrvOpt #1 TOTAL                    0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:09.3    1.7
[02/16 00:41:33   4611s] ---------------------------------------------------------------------------------------------
[02/16 00:41:33   4611s] **INFO: Skipping refine place as no non-legal commits were detected
[02/16 00:41:33   4611s] End: GigaOpt DRV Optimization
[02/16 00:41:33   4611s] **optDesign ... cpu = 0:04:31, real = 0:01:42, mem = 4415.7M, totSessionCpu=1:16:51 **
[02/16 00:41:33   4611s] Begin: Collecting metrics
[02/16 00:41:33   4611s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.051 |   -0.081 |           |       -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
| ccopt_pro       |           |          |           |          |             | 0:00:18  |        7904 |      |     |
| drv_eco_fixing  |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:06  |        7728 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[02/16 00:41:33   4611s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4415.8M, current mem=4415.8M)

[02/16 00:41:33   4611s] End: Collecting metrics
[02/16 00:41:33   4611s] *info:
[02/16 00:41:33   4611s] **INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 7728.10M).
[02/16 00:41:33   4611s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7728.1M, EPOCH TIME: 1771224093.677189
[02/16 00:41:33   4611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:33   4611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:33   4611s] 
[02/16 00:41:33   4611s] 
[02/16 00:41:33   4611s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:41:33   4611s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.042, REAL:0.036, MEM:7728.1M, EPOCH TIME: 1771224093.713277
[02/16 00:41:33   4611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:41:33   4611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:33   4612s] ** INFO: Initializing Glitch Interface
[02/16 00:41:34   4613s] 
OptSummary:

------------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.10min mem=7728.1M)
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  |  0.078  | -0.086  |
|           TNS (ns):| -0.231  |  0.000  | -0.231  |
|    Violating Paths:|    8    |    0    |    8    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.053%
------------------------------------------------------------------

[02/16 00:41:34   4613s] **optDesign ... cpu = 0:04:33, real = 0:01:43, mem = 4410.7M, totSessionCpu=1:16:53 **
[02/16 00:41:34   4613s] ** INFO: Initializing Glitch Interface
[02/16 00:41:34   4614s]   DRV Snapshot: (REF)
[02/16 00:41:34   4614s]          Tran DRV: 0 (0)
[02/16 00:41:34   4614s]           Cap DRV: 0 (0)
[02/16 00:41:34   4614s]        Fanout DRV: 0 (0)
[02/16 00:41:34   4614s]            Glitch: 0 (0)
[02/16 00:41:34   4614s] *** Timing NOT met, worst failing slack is -0.086
[02/16 00:41:34   4614s] *** Check timing (0:00:00.0)
[02/16 00:41:34   4614s] Deleting Lib Analyzer.
[02/16 00:41:34   4614s] Begin: GigaOpt Optimization in WNS mode
[02/16 00:41:34   4614s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[02/16 00:41:35   4614s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:41:35   4614s] End AAE Lib Interpolated Model. (MEM=4415.902344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:41:35   4614s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:16:54.7/0:24:25.9 (3.1), mem = 7728.1M
[02/16 00:41:35   4614s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.37
[02/16 00:41:35   4614s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:41:35   4614s] 
[02/16 00:41:35   4614s] Creating Lib Analyzer ...
[02/16 00:41:35   4614s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:41:35   4614s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:41:35   4614s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:41:35   4614s] 
[02/16 00:41:35   4614s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:41:35   4615s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:16:55 mem=7728.1M
[02/16 00:41:35   4615s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:16:56 mem=7728.1M
[02/16 00:41:35   4615s] Creating Lib Analyzer, finished. 
[02/16 00:41:36   4615s] 
[02/16 00:41:36   4615s] Active Setup views: view_tt 
[02/16 00:41:36   4615s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7728.1M, EPOCH TIME: 1771224096.238086
[02/16 00:41:36   4615s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:36   4615s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:36   4615s] 
[02/16 00:41:36   4615s] 
[02/16 00:41:36   4615s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:41:36   4615s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.040, REAL:0.035, MEM:7728.1M, EPOCH TIME: 1771224096.272729
[02/16 00:41:36   4615s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:41:36   4615s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:36   4615s] [oiPhyDebug] optDemand 1167963909120.00, spDemand 1167963909120.00.
[02/16 00:41:36   4615s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33560
[02/16 00:41:36   4615s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[02/16 00:41:36   4615s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:16:56 mem=7728.1M
[02/16 00:41:36   4615s] OPERPROF: Starting DPlace-Init at level 1, MEM:7728.1M, EPOCH TIME: 1771224096.293963
[02/16 00:41:36   4615s] Processing tracks to init pin-track alignment.
[02/16 00:41:36   4615s] z: 1, totalTracks: 0
[02/16 00:41:36   4615s] z: 3, totalTracks: 1
[02/16 00:41:36   4615s] z: 5, totalTracks: 1
[02/16 00:41:36   4615s] z: 7, totalTracks: 1
[02/16 00:41:36   4615s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:41:36   4615s] #spOpts: rpCkHalo=4 
[02/16 00:41:36   4615s] Initializing Route Infrastructure for color support ...
[02/16 00:41:36   4615s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7728.1M, EPOCH TIME: 1771224096.294197
[02/16 00:41:36   4615s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7728.1M, EPOCH TIME: 1771224096.294723
[02/16 00:41:36   4615s] Route Infrastructure Initialized for color support successfully.
[02/16 00:41:36   4616s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7728.1M, EPOCH TIME: 1771224096.318584
[02/16 00:41:36   4616s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:36   4616s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:41:36   4616s] 
[02/16 00:41:36   4616s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:41:36   4616s] 
[02/16 00:41:36   4616s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:41:36   4616s] 
[02/16 00:41:36   4616s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:41:36   4616s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.039, REAL:0.033, MEM:7728.1M, EPOCH TIME: 1771224096.351512
[02/16 00:41:36   4616s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7728.1M, EPOCH TIME: 1771224096.351681
[02/16 00:41:36   4616s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7728.1M, EPOCH TIME: 1771224096.351856
[02/16 00:41:36   4616s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7728.1MB).
[02/16 00:41:36   4616s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.072, MEM:7728.1M, EPOCH TIME: 1771224096.365586
[02/16 00:41:36   4616s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/16 00:41:36   4616s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33560
[02/16 00:41:36   4616s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:16:56 mem=7728.1M
[02/16 00:41:36   4616s] ### Creating RouteCongInterface, started
[02/16 00:41:36   4616s] ### Creating RouteCongInterface, finished
[02/16 00:41:37   4617s] *info: 85 clock nets excluded
[02/16 00:41:37   4617s] *info: 924 no-driver nets excluded.
[02/16 00:41:37   4617s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.156106.7
[02/16 00:41:37   4617s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/16 00:41:37   4617s] ** GigaOpt Optimizer WNS Slack -0.086 TNS Slack -0.231 Density 57.05
[02/16 00:41:37   4617s] Optimizer WNS Pass 0
[02/16 00:41:37   4617s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.086|-0.231|
|reg2reg   | 0.078| 0.000|
|HEPG      | 0.078| 0.000|
|All Paths |-0.086|-0.231|
+----------+------+------+

[02/16 00:41:37   4617s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7856.1M, EPOCH TIME: 1771224097.901146
[02/16 00:41:37   4617s] Found 0 hard placement blockage before merging.
[02/16 00:41:37   4617s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:7856.1M, EPOCH TIME: 1771224097.901854
[02/16 00:41:38   4619s] Active Path Group: default 
[02/16 00:41:38   4619s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:41:38   4619s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:41:38   4619s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:41:38   4619s] |  -0.086|   -0.086|  -0.231|   -0.231|   57.05%|   0:00:00.0| 7856.1M|   view_tt|  default| rd_data[3][15]                                     |
[02/16 00:41:52   4646s] |   0.002|    0.002|   0.000|    0.000|   57.06%|   0:00:14.0| 8016.7M|   view_tt|  default| rd_data[3][16]                                     |
[02/16 00:41:53   4646s] |   0.010|    0.010|   0.000|    0.000|   57.06%|   0:00:01.0| 8016.7M|   view_tt|  default| rd_data[1][5]                                      |
[02/16 00:41:53   4649s] |   0.014|    0.014|   0.000|    0.000|   57.06%|   0:00:00.0| 8016.7M|   view_tt|  default| rd_data[2][10]                                     |
[02/16 00:41:54   4650s] |   0.018|    0.018|   0.000|    0.000|   57.07%|   0:00:01.0| 8016.7M|   view_tt|  default| rd_data[0][6]                                      |
[02/16 00:42:01   4666s] |   0.020|    0.024|   0.000|    0.000|   57.07%|   0:00:07.0| 8074.0M|        NA|       NA| NA                                                 |
[02/16 00:42:01   4666s] |   0.020|    0.024|   0.000|    0.000|   57.07%|   0:00:00.0| 8074.0M|   view_tt|       NA| NA                                                 |
[02/16 00:42:01   4666s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:42:01   4666s] 
[02/16 00:42:01   4666s] *** Finish Core Optimize Step (cpu=0:00:46.2 real=0:00:23.0 mem=8074.0M) ***
[02/16 00:42:01   4666s] 
[02/16 00:42:01   4666s] *** Finished Optimize Step Cumulative (cpu=0:00:46.3 real=0:00:23.0 mem=8074.0M) ***
[02/16 00:42:01   4666s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:42:01   4666s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.024|0.000|
|reg2reg   |0.078|0.000|
|HEPG      |0.078|0.000|
|All Paths |0.024|0.000|
+----------+-----+-----+

[02/16 00:42:02   4666s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 57.07
[02/16 00:42:02   4666s] Update Timing Windows (Threshold 0.010) ...
[02/16 00:42:02   4666s] Re Calculate Delays on 7 Nets
[02/16 00:42:02   4666s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.012|0.000|
|reg2reg   |0.078|0.000|
|HEPG      |0.078|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

[02/16 00:42:02   4667s] Bottom Preferred Layer:
[02/16 00:42:02   4667s] +-----------+------------+----------+
[02/16 00:42:02   4667s] |   Layer   |    CLK     |   Rule   |
[02/16 00:42:02   4667s] +-----------+------------+----------+
[02/16 00:42:02   4667s] | M3 (z=3)  |         85 | default  |
[02/16 00:42:02   4667s] +-----------+------------+----------+
[02/16 00:42:02   4667s] Via Pillar Rule:
[02/16 00:42:02   4667s]     None
[02/16 00:42:02   4667s] Finished writing unified metrics of routing constraints.
[02/16 00:42:02   4667s] 
[02/16 00:42:02   4667s] *** Finish Post Route Setup Fixing (cpu=0:00:49.4 real=0:00:25.0 mem=8074.0M) ***
[02/16 00:42:02   4667s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.156106.7
[02/16 00:42:02   4667s] Total-nets :: 33970, Stn-nets :: 54, ratio :: 0.158964 %, Total-len 563582, Stn-len 9769
[02/16 00:42:02   4667s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33560
[02/16 00:42:02   4667s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7946.0M, EPOCH TIME: 1771224122.694989
[02/16 00:42:02   4667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:42:02   4667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:02   4667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:02   4667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:02   4667s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.226, REAL:0.050, MEM:7946.0M, EPOCH TIME: 1771224122.745439
[02/16 00:42:02   4667s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.37
[02/16 00:42:02   4667s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:52.6/0:00:27.7 (1.9), totSession cpu/real = 1:17:47.3/0:24:53.5 (3.1), mem = 7946.0M
[02/16 00:42:02   4667s] 
[02/16 00:42:02   4667s] =============================================================================================
[02/16 00:42:02   4667s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     23.14-s088_1
[02/16 00:42:02   4667s] =============================================================================================
[02/16 00:42:02   4667s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:42:02   4667s] ---------------------------------------------------------------------------------------------
[02/16 00:42:02   4667s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:42:02   4667s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   2.7 % )     0:00:00.8 /  0:00:00.8    1.1
[02/16 00:42:02   4667s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:02   4667s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.5    2.2
[02/16 00:42:02   4667s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:42:02   4667s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.3
[02/16 00:42:02   4667s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:02   4667s] [ TransformInit          ]      1   0:00:00.9  (   3.3 % )     0:00:00.9 /  0:00:00.9    1.0
[02/16 00:42:02   4667s] [ OptimizationStep       ]      1   0:00:00.1  (   0.4 % )     0:00:23.4 /  0:00:46.3    2.0
[02/16 00:42:02   4667s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.1 % )     0:00:23.3 /  0:00:46.2    2.0
[02/16 00:42:02   4667s] [ OptGetWeight           ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/16 00:42:02   4667s] [ OptEval                ]     10   0:00:22.2  (  80.2 % )     0:00:22.2 /  0:00:41.3    1.9
[02/16 00:42:02   4667s] [ OptCommit              ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:02   4667s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:04.3    4.5
[02/16 00:42:02   4667s] [ IncrDelayCalc          ]     41   0:00:00.9  (   3.3 % )     0:00:00.9 /  0:00:04.2    4.6
[02/16 00:42:02   4667s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.4
[02/16 00:42:02   4667s] [ SetupOptGetWorkingSet  ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.4
[02/16 00:42:02   4667s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:02   4667s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:02   4667s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:42:02   4667s] [ IncrTimingUpdate       ]     16   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.6    4.1
[02/16 00:42:02   4667s] [ MISC                   ]          0:00:01.7  (   6.3 % )     0:00:01.7 /  0:00:03.4    2.0
[02/16 00:42:02   4667s] ---------------------------------------------------------------------------------------------
[02/16 00:42:02   4667s]  WnsOpt #1 TOTAL                    0:00:27.7  ( 100.0 % )     0:00:27.7 /  0:00:52.6    1.9
[02/16 00:42:02   4667s] ---------------------------------------------------------------------------------------------
[02/16 00:42:02   4667s] **INFO: Skipping refine place as no non-legal commits were detected
[02/16 00:42:02   4667s] Begin: Collecting metrics
[02/16 00:42:02   4667s] 
	GigaOpt Setup Optimization summary:
[02/16 00:42:02   4667s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:03  |        7856 |
	| wns_pass_0       |     0.078 |    0.024 |         0 |        0 |       57.07 | 0:00:25  |        8074 |
	| timing_update_0  |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:00  |        8074 |
	| end_setup_fixing |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:00  |        8074 |
	 ------------------------------------------------------------------------------------------------------- 
[02/16 00:42:02   4667s] 
[02/16 00:42:03   4667s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.051 |   -0.081 |           |       -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
| ccopt_pro       |           |          |           |          |             | 0:00:18  |        7904 |      |     |
| drv_eco_fixing  |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:06  |        7728 |    0 |   0 |
| wns_fixing      |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:28  |        8074 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[02/16 00:42:03   4667s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=5182.0M, current mem=4508.2M)

[02/16 00:42:03   4667s] End: Collecting metrics
[02/16 00:42:03   4667s] End: GigaOpt Optimization in WNS mode
[02/16 00:42:03   4667s] Skipping post route harden opt
[02/16 00:42:03   4667s] Deleting Lib Analyzer.
[02/16 00:42:03   4667s] Begin: GigaOpt Optimization in TNS mode
[02/16 00:42:03   4667s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow -usefulSkew
[02/16 00:42:03   4667s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:42:03   4667s] End AAE Lib Interpolated Model. (MEM=4508.210938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:42:03   4667s] *** TnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:17:48.0/0:24:54.1 (3.1), mem = 7946.0M
[02/16 00:42:03   4667s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.38
[02/16 00:42:03   4667s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:42:03   4667s] 
[02/16 00:42:03   4667s] Creating Lib Analyzer ...
[02/16 00:42:03   4668s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:42:03   4668s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:42:03   4668s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:42:03   4668s] 
[02/16 00:42:03   4668s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:42:03   4668s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:17:49 mem=7946.0M
[02/16 00:42:04   4668s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:17:49 mem=7946.0M
[02/16 00:42:04   4668s] Creating Lib Analyzer, finished. 
[02/16 00:42:04   4669s] 
[02/16 00:42:04   4669s] Active Setup views: view_tt 
[02/16 00:42:04   4669s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7946.0M, EPOCH TIME: 1771224124.436527
[02/16 00:42:04   4669s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:04   4669s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:04   4669s] 
[02/16 00:42:04   4669s] 
[02/16 00:42:04   4669s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:42:04   4669s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.038, REAL:0.033, MEM:7946.0M, EPOCH TIME: 1771224124.469335
[02/16 00:42:04   4669s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:42:04   4669s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:04   4669s] [oiPhyDebug] optDemand 1168251310080.00, spDemand 1168251310080.00.
[02/16 00:42:04   4669s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33560
[02/16 00:42:04   4669s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[02/16 00:42:04   4669s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:17:49 mem=7946.0M
[02/16 00:42:04   4669s] OPERPROF: Starting DPlace-Init at level 1, MEM:7946.0M, EPOCH TIME: 1771224124.489800
[02/16 00:42:04   4669s] Processing tracks to init pin-track alignment.
[02/16 00:42:04   4669s] z: 1, totalTracks: 0
[02/16 00:42:04   4669s] z: 3, totalTracks: 1
[02/16 00:42:04   4669s] z: 5, totalTracks: 1
[02/16 00:42:04   4669s] z: 7, totalTracks: 1
[02/16 00:42:04   4669s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:42:04   4669s] #spOpts: rpCkHalo=4 
[02/16 00:42:04   4669s] Initializing Route Infrastructure for color support ...
[02/16 00:42:04   4669s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7946.0M, EPOCH TIME: 1771224124.490042
[02/16 00:42:04   4669s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7946.0M, EPOCH TIME: 1771224124.490576
[02/16 00:42:04   4669s] Route Infrastructure Initialized for color support successfully.
[02/16 00:42:04   4669s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7946.0M, EPOCH TIME: 1771224124.518717
[02/16 00:42:04   4669s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:04   4669s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:04   4669s] 
[02/16 00:42:04   4669s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:42:04   4669s] 
[02/16 00:42:04   4669s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:42:04   4669s] 
[02/16 00:42:04   4669s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:42:04   4669s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.057, REAL:0.051, MEM:7946.0M, EPOCH TIME: 1771224124.569987
[02/16 00:42:04   4669s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7946.0M, EPOCH TIME: 1771224124.570126
[02/16 00:42:04   4669s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7946.0M, EPOCH TIME: 1771224124.570292
[02/16 00:42:04   4669s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7946.0MB).
[02/16 00:42:04   4669s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.090, MEM:7946.0M, EPOCH TIME: 1771224124.580099
[02/16 00:42:04   4669s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/16 00:42:04   4669s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33560
[02/16 00:42:04   4669s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:17:50 mem=7946.0M
[02/16 00:42:04   4669s] ### Creating RouteCongInterface, started
[02/16 00:42:04   4669s] ### Creating RouteCongInterface, finished
[02/16 00:42:05   4670s] *info: 85 clock nets excluded
[02/16 00:42:05   4670s] *info: 924 no-driver nets excluded.
[02/16 00:42:05   4670s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.156106.8
[02/16 00:42:05   4670s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/16 00:42:05   4670s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 57.07
[02/16 00:42:05   4670s] Optimizer TNS Opt
[02/16 00:42:05   4670s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.012|0.000|
|reg2reg   |0.078|0.000|
|HEPG      |0.078|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

[02/16 00:42:06   4671s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:8074.0M, EPOCH TIME: 1771224126.032610
[02/16 00:42:06   4671s] Found 0 hard placement blockage before merging.
[02/16 00:42:06   4671s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:8074.0M, EPOCH TIME: 1771224126.033179
[02/16 00:42:06   4672s] Active Path Group: default 
[02/16 00:42:06   4672s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:42:06   4672s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:42:06   4672s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:42:06   4672s] |   0.012|    0.012|   0.000|    0.000|   57.07%|   0:00:00.0| 8074.0M|   view_tt|  default| rd_data[0][6]                                      |
[02/16 00:42:07   4674s] |   0.020|    0.022|   0.000|    0.000|   57.07%|   0:00:01.0| 8074.0M|        NA|       NA| NA                                                 |
[02/16 00:42:07   4674s] |   0.020|    0.022|   0.000|    0.000|   57.07%|   0:00:00.0| 8074.0M|   view_tt|       NA| NA                                                 |
[02/16 00:42:07   4674s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:42:07   4674s] 
[02/16 00:42:07   4674s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=8074.0M) ***
[02/16 00:42:08   4674s] 
[02/16 00:42:08   4674s] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=8074.0M) ***
[02/16 00:42:08   4674s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:42:08   4674s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.022|0.000|
|reg2reg   |0.078|0.000|
|HEPG      |0.078|0.000|
|All Paths |0.022|0.000|
+----------+-----+-----+

[02/16 00:42:08   4675s] Update Timing Windows (Threshold 0.010) ...
[02/16 00:42:08   4675s] Re Calculate Delays on 0 Nets
[02/16 00:42:08   4675s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.022|0.000|
|reg2reg   |0.078|0.000|
|HEPG      |0.078|0.000|
|All Paths |0.022|0.000|
+----------+-----+-----+

[02/16 00:42:08   4675s] Bottom Preferred Layer:
[02/16 00:42:08   4675s] +-----------+------------+----------+
[02/16 00:42:08   4675s] |   Layer   |    CLK     |   Rule   |
[02/16 00:42:08   4675s] +-----------+------------+----------+
[02/16 00:42:08   4675s] | M3 (z=3)  |         85 | default  |
[02/16 00:42:08   4675s] +-----------+------------+----------+
[02/16 00:42:08   4675s] Via Pillar Rule:
[02/16 00:42:08   4675s]     None
[02/16 00:42:08   4675s] Finished writing unified metrics of routing constraints.
[02/16 00:42:08   4675s] 
[02/16 00:42:08   4675s] *** Finish Post Route Setup Fixing (cpu=0:00:04.7 real=0:00:03.0 mem=8074.0M) ***
[02/16 00:42:08   4675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.156106.8
[02/16 00:42:08   4675s] Total-nets :: 33970, Stn-nets :: 54, ratio :: 0.158964 %, Total-len 563582, Stn-len 9769
[02/16 00:42:08   4675s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33560
[02/16 00:42:08   4675s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7946.0M, EPOCH TIME: 1771224128.680456
[02/16 00:42:08   4675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:42:08   4675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:08   4675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:08   4675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:08   4675s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.305, REAL:0.064, MEM:7946.0M, EPOCH TIME: 1771224128.744945
[02/16 00:42:08   4675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.38
[02/16 00:42:08   4675s] *** TnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:07.9/0:00:05.4 (1.5), totSession cpu/real = 1:17:55.8/0:24:59.5 (3.1), mem = 7946.0M
[02/16 00:42:08   4675s] 
[02/16 00:42:08   4675s] =============================================================================================
[02/16 00:42:08   4675s]  Step TAT Report : TnsOpt #1 / optDesign #3                                     23.14-s088_1
[02/16 00:42:08   4675s] =============================================================================================
[02/16 00:42:08   4675s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:42:08   4675s] ---------------------------------------------------------------------------------------------
[02/16 00:42:08   4675s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:42:08   4675s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  12.7 % )     0:00:00.7 /  0:00:00.7    1.1
[02/16 00:42:08   4675s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:08   4675s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.2 /  0:00:00.5    2.1
[02/16 00:42:08   4675s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:42:08   4675s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.3
[02/16 00:42:08   4675s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:08   4675s] [ TransformInit          ]      1   0:00:00.9  (  16.3 % )     0:00:00.9 /  0:00:00.9    1.0
[02/16 00:42:08   4675s] [ OptimizationStep       ]      1   0:00:00.2  (   3.2 % )     0:00:01.6 /  0:00:02.0    1.2
[02/16 00:42:08   4675s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:01.8    1.3
[02/16 00:42:08   4675s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:08   4675s] [ OptEval                ]      1   0:00:01.4  (  25.8 % )     0:00:01.4 /  0:00:01.8    1.3
[02/16 00:42:08   4675s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:08   4675s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[02/16 00:42:08   4675s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[02/16 00:42:08   4675s] [ AAESlewUpdate          ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:42:08   4675s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:08   4675s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:08   4675s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:42:08   4675s] [ TnsPass                ]      1   0:00:00.5  (   8.6 % )     0:00:02.4 /  0:00:04.2    1.8
[02/16 00:42:08   4675s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:42:08   4675s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[02/16 00:42:08   4675s] [ MISC                   ]          0:00:01.0  (  17.8 % )     0:00:01.0 /  0:00:01.2    1.3
[02/16 00:42:08   4675s] ---------------------------------------------------------------------------------------------
[02/16 00:42:08   4675s]  TnsOpt #1 TOTAL                    0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:07.9    1.5
[02/16 00:42:08   4675s] ---------------------------------------------------------------------------------------------
[02/16 00:42:08   4675s] **INFO: Skipping refine place as no non-legal commits were detected
[02/16 00:42:08   4675s] Begin: Collecting metrics
[02/16 00:42:08   4675s] 
	GigaOpt Setup Optimization summary:
[02/16 00:42:08   4675s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:03  |        8074 |
	| tns_pass_0       |     0.078 |    0.022 |         0 |        0 |       57.07 | 0:00:02  |        8074 |
	| end_setup_fixing |     0.078 |    0.022 |         0 |        0 |       57.07 | 0:00:00  |        8074 |
	 ------------------------------------------------------------------------------------------------------- 
[02/16 00:42:08   4675s] 
[02/16 00:42:09   4676s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.051 |   -0.081 |           |       -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
| ccopt_pro       |           |          |           |          |             | 0:00:18  |        7904 |      |     |
| drv_eco_fixing  |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:06  |        7728 |    0 |   0 |
| wns_fixing      |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:28  |        8074 |      |     |
| tns_fixing      |     0.078 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        8074 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[02/16 00:42:09   4676s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4628.1M, current mem=4478.8M)

[02/16 00:42:09   4676s] End: Collecting metrics
[02/16 00:42:09   4676s] End: GigaOpt Optimization in TNS mode
[02/16 00:42:09   4676s]   Timing Snapshot: (REF)
[02/16 00:42:09   4676s]      Weighted WNS: 0.000
[02/16 00:42:09   4676s]       All  PG WNS: 0.000
[02/16 00:42:09   4676s]       High PG WNS: 0.000
[02/16 00:42:09   4676s]       All  PG TNS: 0.000
[02/16 00:42:09   4676s]       High PG TNS: 0.000
[02/16 00:42:09   4676s]       Low  PG TNS: 0.000
[02/16 00:42:09   4676s]    Category Slack: { [L, 0.002] [H, 0.058] }
[02/16 00:42:09   4676s] 
[02/16 00:42:09   4676s] **INFO: flowCheckPoint #3 OptimizationPreEco
[02/16 00:42:09   4676s] Running postRoute recovery in preEcoRoute mode
[02/16 00:42:09   4676s] **optDesign ... cpu = 0:05:36, real = 0:02:18, mem = 4477.7M, totSessionCpu=1:17:56 **
[02/16 00:42:09   4676s] ** INFO: Initializing Glitch Interface
[02/16 00:42:09   4677s]   DRV Snapshot: (TGT)
[02/16 00:42:09   4677s]          Tran DRV: 0 (0)
[02/16 00:42:09   4677s]           Cap DRV: 0 (0)
[02/16 00:42:09   4677s]        Fanout DRV: 0 (0)
[02/16 00:42:09   4677s]            Glitch: 0 (0)
[02/16 00:42:09   4677s] Checking DRV degradation...
[02/16 00:42:09   4677s] 
[02/16 00:42:09   4677s] Recovery Manager:
[02/16 00:42:09   4677s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:42:09   4677s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:42:09   4677s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:42:09   4677s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:42:09   4677s] 
[02/16 00:42:09   4677s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/16 00:42:09   4677s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=7945.96M, totSessionCpu=1:17:58).
[02/16 00:42:09   4677s] **optDesign ... cpu = 0:05:37, real = 0:02:18, mem = 4477.7M, totSessionCpu=1:17:58 **
[02/16 00:42:09   4677s] 
[02/16 00:42:09   4677s] ** INFO: Initializing Glitch Interface
[02/16 00:42:10   4679s]   DRV Snapshot: (REF)
[02/16 00:42:10   4679s]          Tran DRV: 0 (0)
[02/16 00:42:10   4679s]           Cap DRV: 0 (0)
[02/16 00:42:10   4679s]        Fanout DRV: 0 (0)
[02/16 00:42:10   4679s]            Glitch: 0 (0)
[02/16 00:42:10   4679s] Skipping pre eco harden opt
[02/16 00:42:10   4679s] Running refinePlace -preserveRouting true -hardFence false
[02/16 00:42:10   4679s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:7946.0M, EPOCH TIME: 1771224130.413907
[02/16 00:42:10   4679s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:7946.0M, EPOCH TIME: 1771224130.414029
[02/16 00:42:10   4679s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7946.0M, EPOCH TIME: 1771224130.414135
[02/16 00:42:10   4679s] Processing tracks to init pin-track alignment.
[02/16 00:42:10   4679s] z: 1, totalTracks: 0
[02/16 00:42:10   4679s] z: 3, totalTracks: 1
[02/16 00:42:10   4679s] z: 5, totalTracks: 1
[02/16 00:42:10   4679s] z: 7, totalTracks: 1
[02/16 00:42:10   4679s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:42:10   4679s] #spOpts: rpCkHalo=4 
[02/16 00:42:10   4679s] Initializing Route Infrastructure for color support ...
[02/16 00:42:10   4679s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7946.0M, EPOCH TIME: 1771224130.414451
[02/16 00:42:10   4679s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:7946.0M, EPOCH TIME: 1771224130.415103
[02/16 00:42:10   4679s] Route Infrastructure Initialized for color support successfully.
[02/16 00:42:10   4679s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7946.0M, EPOCH TIME: 1771224130.452308
[02/16 00:42:10   4679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:10   4679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:10   4679s] Processing tracks to init pin-track alignment.
[02/16 00:42:10   4679s] z: 1, totalTracks: 0
[02/16 00:42:10   4679s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:42:10   4679s] z: 3, totalTracks: 1
[02/16 00:42:10   4679s] z: 5, totalTracks: 1
[02/16 00:42:10   4679s] z: 7, totalTracks: 1
[02/16 00:42:10   4679s] 
[02/16 00:42:10   4679s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:42:10   4679s] 
[02/16 00:42:10   4679s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:42:10   4679s] 
[02/16 00:42:10   4679s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:42:10   4679s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.052, REAL:0.044, MEM:7946.0M, EPOCH TIME: 1771224130.496800
[02/16 00:42:10   4679s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7946.0M, EPOCH TIME: 1771224130.496960
[02/16 00:42:10   4679s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7946.0M, EPOCH TIME: 1771224130.497208
[02/16 00:42:10   4679s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7946.0MB).
[02/16 00:42:10   4679s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.093, MEM:7946.0M, EPOCH TIME: 1771224130.507436
[02/16 00:42:10   4679s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.100, REAL:0.093, MEM:7946.0M, EPOCH TIME: 1771224130.507504
[02/16 00:42:10   4679s] TDRefine: refinePlace mode is spiral
[02/16 00:42:10   4679s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:42:10   4679s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.17
[02/16 00:42:10   4679s] OPERPROF:   Starting Refine-Place at level 2, MEM:7946.0M, EPOCH TIME: 1771224130.512844
[02/16 00:42:10   4679s] *** Starting refinePlace (1:17:59 mem=7946.0M) ***
[02/16 00:42:10   4679s] Total net bbox length = 4.913e+05 (1.862e+05 3.051e+05) (ext = 3.012e+04)
[02/16 00:42:10   4679s] 
[02/16 00:42:10   4679s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:42:10   4679s] 
[02/16 00:42:10   4679s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:42:10   4679s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:7946.0M, EPOCH TIME: 1771224130.561200
[02/16 00:42:10   4679s] # Found 42 legal fixed insts to color.
[02/16 00:42:10   4679s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.003, REAL:0.003, MEM:7946.0M, EPOCH TIME: 1771224130.564328
[02/16 00:42:10   4679s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7946.0M, EPOCH TIME: 1771224130.629651
[02/16 00:42:10   4679s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.005, REAL:0.005, MEM:7946.0M, EPOCH TIME: 1771224130.635074
[02/16 00:42:10   4679s] Set min layer with design mode ( 2 )
[02/16 00:42:10   4679s] Set max layer with design mode ( 7 )
[02/16 00:42:10   4679s] Set min layer with design mode ( 2 )
[02/16 00:42:10   4679s] Set max layer with design mode ( 7 )
[02/16 00:42:10   4679s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7946.0M, EPOCH TIME: 1771224130.650869
[02/16 00:42:10   4679s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.003, REAL:0.003, MEM:7946.0M, EPOCH TIME: 1771224130.653469
[02/16 00:42:10   4679s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:7946.0M, EPOCH TIME: 1771224130.653552
[02/16 00:42:10   4679s] Starting refinePlace ...
[02/16 00:42:10   4679s] Set min layer with design mode ( 2 )
[02/16 00:42:10   4679s] Set max layer with design mode ( 7 )
[02/16 00:42:10   4679s] One DDP V2 for no tweak run.
[02/16 00:42:10   4679s] Set min layer with design mode ( 2 )
[02/16 00:42:10   4679s] Set max layer with design mode ( 7 )
[02/16 00:42:10   4679s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:42:10   4679s] DDP markSite nrRow 331 nrJob 331
[02/16 00:42:10   4679s] ** Cut row section cpu time 0:00:00.0.
[02/16 00:42:10   4679s]  ** Cut row section real time 0:00:00.0.
[02/16 00:42:10   4679s]    Spread Effort: high, post-route mode, useDDP on.
[02/16 00:42:11   4681s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.6, real=0:00:01.0, mem=7914.0MB) @(1:17:59 - 1:18:02).
[02/16 00:42:11   4681s] Move report: preRPlace moves 124 insts, mean move: 0.63 um, max move: 2.16 um 
[02/16 00:42:11   4681s] 	Max move on inst (g58248__2346): (61.27, 64.51) --> (60.19, 63.43)
[02/16 00:42:11   4681s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[02/16 00:42:11   4681s] wireLenOptFixPriorityInst 4466 inst fixed
[02/16 00:42:11   4681s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:42:11   4681s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=7914.0MB) @(1:18:02 - 1:18:02).
[02/16 00:42:11   4682s] 
[02/16 00:42:11   4682s]  === Spiral for Logical I: (movable: 33518) ===
[02/16 00:42:11   4682s] 
[02/16 00:42:11   4682s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:42:12   4684s] 
[02/16 00:42:12   4684s]  Info: 0 filler has been deleted!
[02/16 00:42:12   4684s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:42:12   4684s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[02/16 00:42:12   4684s] [CPU] RefinePlace/Commit (cpu=0:00:01.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:42:12   4684s] [CPU] RefinePlace/Legalization (cpu=0:00:02.9, real=0:00:01.0, mem=7914.0MB) @(1:18:02 - 1:18:05).
[02/16 00:42:12   4684s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:42:12   4684s] Move report: Detail placement moves 124 insts, mean move: 0.63 um, max move: 2.16 um 
[02/16 00:42:12   4684s] 	Max move on inst (g58248__2346): (61.27, 64.51) --> (60.19, 63.43)
[02/16 00:42:12   4684s] 	Runtime: CPU: 0:00:05.6 REAL: 0:00:02.0 MEM: 7914.0MB
[02/16 00:42:12   4684s] Statistics of distance of Instance movement in refine placement:
[02/16 00:42:12   4684s]   maximum (X+Y) =         2.16 um
[02/16 00:42:12   4684s]   inst (g58248__2346) with max move: (61.272, 64.512) -> (60.192, 63.432)
[02/16 00:42:12   4684s]   mean    (X+Y) =         0.63 um
[02/16 00:42:12   4684s] Summary Report:
[02/16 00:42:12   4684s] Instances move: 124 (out of 33518 movable)
[02/16 00:42:12   4684s] Instances flipped: 0
[02/16 00:42:12   4684s] Mean displacement: 0.63 um
[02/16 00:42:12   4684s] Max displacement: 2.16 um (Instance: g58248__2346) (61.272, 64.512) -> (60.192, 63.432)
[02/16 00:42:12   4684s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[02/16 00:42:12   4684s] 	Violation at original loc: Overlapping with other instance
[02/16 00:42:12   4684s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:42:12   4684s] Total instances moved : 124
[02/16 00:42:12   4684s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:5.636, REAL:1.923, MEM:7914.0M, EPOCH TIME: 1771224132.576382
[02/16 00:42:12   4684s] Total net bbox length = 4.914e+05 (1.862e+05 3.052e+05) (ext = 3.012e+04)
[02/16 00:42:12   4684s] Runtime: CPU: 0:00:05.8 REAL: 0:00:02.0 MEM: 7914.0MB
[02/16 00:42:12   4684s] [CPU] RefinePlace/total (cpu=0:00:05.8, real=0:00:02.0, mem=7914.0MB) @(1:17:59 - 1:18:05).
[02/16 00:42:12   4684s] *** Finished refinePlace (1:18:05 mem=7914.0M) ***
[02/16 00:42:12   4684s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.17
[02/16 00:42:12   4684s] OPERPROF:   Finished Refine-Place at level 2, CPU:5.819, REAL:2.108, MEM:7914.0M, EPOCH TIME: 1771224132.620405
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 2.16 um
RPlace-Summary:     Max move: inst g58248__2346 cell NAND2xp5_ASAP7_75t_SL loc (61.27, 64.51) -> (60.19, 63.43)
RPlace-Summary:     Average move dist: 0.63
RPlace-Summary:     Number of inst moved: 124
RPlace-Summary:     Number of movable inst: 33518
[02/16 00:42:12   4684s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:42:12   4684s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:7914.0M, EPOCH TIME: 1771224132.625451
[02/16 00:42:12   4684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:42:12   4684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:12   4685s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:12   4685s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:12   4685s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.247, REAL:0.064, MEM:7946.0M, EPOCH TIME: 1771224132.689288
[02/16 00:42:12   4685s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:6.177, REAL:2.276, MEM:7946.0M, EPOCH TIME: 1771224132.689422
[02/16 00:42:12   4685s] {MMLU 0 85 35615}
[02/16 00:42:12   4685s] [oiLAM] Zs 7, 11
[02/16 00:42:12   4685s] ### Creating LA Mngr. totSessionCpu=1:18:05 mem=7946.0M
[02/16 00:42:12   4685s] ### Creating LA Mngr, finished. totSessionCpu=1:18:05 mem=7946.0M
[02/16 00:42:12   4685s] Default Rule : ""
[02/16 00:42:12   4685s] Non Default Rules :
[02/16 00:42:12   4685s] Worst Slack : 0.058 ns
[02/16 00:42:12   4685s] 
[02/16 00:42:12   4685s] Start Layer Assignment ...
[02/16 00:42:12   4685s] WNS(0.058ns) Target(0.200ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/16 00:42:12   4685s] 
[02/16 00:42:13   4685s] Select 16 cadidates out of 36541.
[02/16 00:42:15   4687s] Total Assign Layers on 0 Nets (cpu 0:00:02.3).
[02/16 00:42:15   4687s] GigaOpt: setting up router preferences
[02/16 00:42:15   4687s] GigaOpt: 0 nets assigned router directives
[02/16 00:42:15   4687s] 
[02/16 00:42:15   4687s] Start Assign Priority Nets ...
[02/16 00:42:15   4687s] TargetSlk(0.220ns) MaxAssign(3%) minLen(50um)
[02/16 00:42:15   4687s] Existing Priority Nets 0 (0.0%)
[02/16 00:42:15   4687s] Total Assign Priority Nets 280 (0.8%)
[02/16 00:42:15   4687s] 
[02/16 00:42:15   4687s] Set Prefer Layer Routing Effort ...
[02/16 00:42:15   4687s] Total Net(36539) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[02/16 00:42:15   4687s] 
[02/16 00:42:15   4687s] {MMLU 0 85 35615}
[02/16 00:42:15   4687s] [oiLAM] Zs 7, 11
[02/16 00:42:15   4687s] ### Creating LA Mngr. totSessionCpu=1:18:08 mem=7946.0M
[02/16 00:42:15   4687s] ### Creating LA Mngr, finished. totSessionCpu=1:18:08 mem=7946.0M
[02/16 00:42:15   4687s] Default Rule : ""
[02/16 00:42:15   4687s] Non Default Rules :
[02/16 00:42:15   4688s] Worst Slack : 0.002 ns
[02/16 00:42:15   4688s] 
[02/16 00:42:15   4688s] Start Layer Assignment ...
[02/16 00:42:15   4688s] WNS(0.002ns) Target(0.200ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/16 00:42:15   4688s] 
[02/16 00:42:15   4688s] Select 44 cadidates out of 36541.
[02/16 00:42:19   4692s] Total Assign Layers on 0 Nets (cpu 0:00:04.4).
[02/16 00:42:19   4692s] GigaOpt: setting up router preferences
[02/16 00:42:19   4692s] GigaOpt: 44 nets assigned router directives
[02/16 00:42:19   4692s] 
[02/16 00:42:19   4692s] Start Assign Priority Nets ...
[02/16 00:42:19   4692s] TargetSlk(0.220ns) MaxAssign(3%) minLen(50um)
[02/16 00:42:19   4692s] Existing Priority Nets 0 (0.0%)
[02/16 00:42:19   4692s] Total Assign Priority Nets 622 (1.7%)
[02/16 00:42:19   4692s] Begin: Collecting metrics
[02/16 00:42:20   4692s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.051 |   -0.081 |           |       -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
| ccopt_pro         |           |          |           |          |             | 0:00:18  |        7904 |      |     |
| drv_eco_fixing    |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:06  |        7728 |    0 |   0 |
| wns_fixing        |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:28  |        8074 |      |     |
| tns_fixing        |     0.078 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        8074 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:07  |        7946 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[02/16 00:42:20   4692s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4567.0M, current mem=4485.4M)

[02/16 00:42:20   4692s] End: Collecting metrics
[02/16 00:42:20   4692s] {MMLU 0 85 35615}
[02/16 00:42:20   4692s] [oiLAM] Zs 7, 11
[02/16 00:42:20   4692s] ### Creating LA Mngr. totSessionCpu=1:18:13 mem=7946.0M
[02/16 00:42:20   4692s] ### Creating LA Mngr, finished. totSessionCpu=1:18:13 mem=7946.0M
[02/16 00:42:20   4692s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7946.0M, EPOCH TIME: 1771224140.103383
[02/16 00:42:20   4692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:20   4692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:20   4692s] 
[02/16 00:42:20   4692s] 
[02/16 00:42:20   4692s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:42:20   4692s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.043, REAL:0.035, MEM:7946.0M, EPOCH TIME: 1771224140.138705
[02/16 00:42:20   4692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:42:20   4692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:42:20   4693s] ** INFO: Initializing Glitch Interface
[02/16 00:42:20   4694s] 
OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.078  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:42:20   4694s] **optDesign ... cpu = 0:05:54, real = 0:02:29, mem = 4482.8M, totSessionCpu=1:18:14 **
[02/16 00:42:20   4694s] Begin: Collecting metrics
[02/16 00:42:21   4694s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.051 |   -0.081 |           |       -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
| ccopt_pro         |           |          |           |          |             | 0:00:18  |        7904 |      |     |
| drv_eco_fixing    |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:06  |        7728 |    0 |   0 |
| wns_fixing        |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:28  |        8074 |      |     |
| tns_fixing        |     0.078 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        8074 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:07  |        7946 |      |     |
| pre_route_summary |     0.078 |    0.022 |           |        0 |       57.07 | 0:00:00  |        7946 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[02/16 00:42:21   4694s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4485.4M, current mem=4482.8M)

[02/16 00:42:21   4694s] End: Collecting metrics
[02/16 00:42:21   4694s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[02/16 00:42:21   4694s] ** INFO Cleaning up Glitch Interface
[02/16 00:42:21   4694s] -route_with_eco false                     # bool, default=false
[02/16 00:42:21   4694s] -route_selected_net_only false            # bool, default=false
[02/16 00:42:21   4694s] -route_with_timing_driven true            # bool, default=false, user setting
[02/16 00:42:21   4694s] -route_with_si_driven true                # bool, default=false, user setting
[02/16 00:42:21   4694s] Existing Dirty Nets : 54
[02/16 00:42:21   4694s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/16 00:42:21   4694s] Reset Dirty Nets : 54
[02/16 00:42:21   4694s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 1:18:14.9/0:25:12.1 (3.1), mem = 7946.0M
[02/16 00:42:21   4694s] 
[02/16 00:42:21   4694s] globalDetailRoute
[02/16 00:42:21   4694s] 
[02/16 00:42:21   4694s] #Start globalDetailRoute on Mon Feb 16 00:42:21 2026
[02/16 00:42:21   4694s] #
[02/16 00:42:21   4694s] ### Time Record (globalDetailRoute) is installed.
[02/16 00:42:21   4694s] ### Time Record (Pre Callback) is installed.
[02/16 00:42:21   4694s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 35968 access done (mem: 7945.898M)
[02/16 00:42:21   4694s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:42:21   4694s] ### Time Record (Pre Callback) is uninstalled.
[02/16 00:42:21   4694s] ### Time Record (DB Import) is installed.
[02/16 00:42:21   4694s] ### Time Record (Timing Data Generation) is installed.
[02/16 00:42:21   4694s] ### Time Record (Timing Data Generation) is uninstalled.
[02/16 00:42:21   4695s] ### Net info: total nets: 36541
[02/16 00:42:21   4695s] ### Net info: dirty nets: 0
[02/16 00:42:21   4695s] ### Net info: marked as disconnected nets: 0
[02/16 00:42:22   4697s] ### Net info: fully routed nets: 33970
[02/16 00:42:22   4697s] ### Net info: trivial (< 2 pins) nets: 2571
[02/16 00:42:22   4697s] ### Net info: unrouted nets: 0
[02/16 00:42:22   4697s] ### Net info: re-extraction nets: 0
[02/16 00:42:22   4697s] ### Net info: ignored nets: 0
[02/16 00:42:22   4697s] ### Net info: skip routing nets: 0
[02/16 00:42:22   4697s] ### import design signature (50): route=1827424428 fixed_route=627494635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1212502096 dirty_area=0 del_dirty_area=0 cell=1840123348 placement=1902750842 pin_access=558730506 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=627494635 sns=627494635 ppa_info=749608449
[02/16 00:42:22   4697s] ### Time Record (DB Import) is uninstalled.
[02/16 00:42:22   4697s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[02/16 00:42:22   4697s] #Skip comparing routing design signature in db-snapshot flow
[02/16 00:42:22   4697s] ### Time Record (Data Preparation) is installed.
[02/16 00:42:22   4697s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:42:22   4697s] ### Time Record (Global Routing) is installed.
[02/16 00:42:22   4697s] ### Time Record (Global Routing) is uninstalled.
[02/16 00:42:22   4698s] #Total number of trivial nets (e.g. < 2 pins) = 2571 (skipped).
[02/16 00:42:22   4698s] #Total number of routable nets = 33970.
[02/16 00:42:22   4698s] #Total number of nets in the design = 36541.
[02/16 00:42:22   4698s] #353 routable nets do not have any wires.
[02/16 00:42:22   4698s] #33617 routable nets have routed wires.
[02/16 00:42:22   4698s] #353 nets will be global routed.
[02/16 00:42:22   4698s] #40 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:42:22   4698s] #91 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:42:22   4698s] #Using multithreading with 8 threads.
[02/16 00:42:22   4698s] ### Time Record (Data Preparation) is installed.
[02/16 00:42:22   4698s] #Start routing data preparation on Mon Feb 16 00:42:22 2026
[02/16 00:42:22   4698s] #
[02/16 00:42:22   4698s] ### Time Record (Cell Pin Access) is installed.
[02/16 00:42:22   4698s] #Initial pin access analysis.
[02/16 00:42:22   4698s] #Detail pin access analysis.
[02/16 00:42:22   4698s] ### Time Record (Cell Pin Access) is uninstalled.
[02/16 00:42:22   4698s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[02/16 00:42:22   4698s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:42:22   4698s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:42:22   4698s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:42:22   4698s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:42:22   4698s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:42:22   4698s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:42:22   4698s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:42:22   4698s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:42:22   4698s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:42:22   4698s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:42:22   4698s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:42:22   4698s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[02/16 00:42:22   4698s] #WARNING (NRDB-2322) There are no valid layers for shielding.
[02/16 00:42:22   4698s] #Unexpected stripe layer range. Bottom =8(M8), top =7(M7)
[02/16 00:42:22   4698s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=7(M7), bottom shield layer=7(M7)
[02/16 00:42:22   4698s] #shield_bottom_stripe_layer=7(M7), shield_top_stripe_layer=7(M7)
[02/16 00:42:22   4698s] #pin_access_rlayer=2(M2)
[02/16 00:42:22   4698s] #shield_top_dpt_rlayer=7 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=8 bottom_rlayer=2
[02/16 00:42:22   4698s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/16 00:42:22   4698s] #enable_dpt_layer_shield=F
[02/16 00:42:22   4698s] #has_line_end_grid=F
[02/16 00:42:23   4698s] #Processed 300/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(163 insts marked dirty, reset pre-exisiting dirty flag on 163 insts, 0 nets marked need extraction)
[02/16 00:42:23   4699s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4470.02 (MB), peak = 5182.02 (MB)
[02/16 00:42:23   4699s] #Regenerating Ggrids automatically.
[02/16 00:42:23   4699s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[02/16 00:42:23   4699s] #Using automatically generated G-grids.
[02/16 00:42:23   4699s] #Done routing data preparation.
[02/16 00:42:23   4699s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4480.86 (MB), peak = 5182.02 (MB)
[02/16 00:42:23   4700s] #Selecting nets for post-route si or timing fixing.
[02/16 00:42:23   4700s] #  2 nets with si or timing constraints have been selected for re-routing.
[02/16 00:42:23   4700s] #  2 nets with si or timing constraints already have preferred extra spacing attribute.
[02/16 00:42:23   4700s] #  Routing of 2 nets with si or timing constraints have been deleted. These nets will be re-routed.
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] #Finished routing data preparation on Mon Feb 16 00:42:24 2026
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] #Cpu time = 00:00:02
[02/16 00:42:24   4700s] #Elapsed time = 00:00:02
[02/16 00:42:24   4700s] #Increased memory = 17.70 (MB)
[02/16 00:42:24   4700s] #Total memory = 4480.86 (MB)
[02/16 00:42:24   4700s] #Peak memory = 5182.02 (MB)
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:42:24   4700s] ### Time Record (Global Routing) is installed.
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] #Start global routing on Mon Feb 16 00:42:24 2026
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] #Start global routing initialization on Mon Feb 16 00:42:24 2026
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] #Number of eco nets is 351
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] #Start global routing data preparation on Mon Feb 16 00:42:24 2026
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] ### build_merged_routing_blockage_rect_list starts on Mon Feb 16 00:42:24 2026 with memory = 4480.86 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4700s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:42:24   4700s] #Start routing resource analysis on Mon Feb 16 00:42:24 2026
[02/16 00:42:24   4700s] #
[02/16 00:42:24   4700s] ### init_is_bin_blocked starts on Mon Feb 16 00:42:24 2026 with memory = 4480.86 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4700s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.97 [8]--
[02/16 00:42:24   4700s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Feb 16 00:42:24 2026 with memory = 4484.07 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4702s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:4.4 GB, peak:5.1 GB --6.35 [8]--
[02/16 00:42:24   4702s] ### adjust_flow_cap starts on Mon Feb 16 00:42:24 2026 with memory = 4483.72 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4702s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --2.00 [8]--
[02/16 00:42:24   4702s] ### adjust_flow_per_partial_route_obs starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4702s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.98 [8]--
[02/16 00:42:24   4702s] ### set_via_blocked starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4702s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --2.12 [8]--
[02/16 00:42:24   4702s] ### copy_flow starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4702s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --2.14 [8]--
[02/16 00:42:24   4702s] #Routing resource analysis is done on Mon Feb 16 00:42:24 2026
[02/16 00:42:24   4702s] #
[02/16 00:42:24   4702s] ### report_flow_cap starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4702s] #  Resource Analysis:
[02/16 00:42:24   4702s] #
[02/16 00:42:24   4702s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/16 00:42:24   4702s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/16 00:42:24   4702s] #  --------------------------------------------------------------
[02/16 00:42:24   4702s] #  M2             H        1252        1144       29241     0.00%
[02/16 00:42:24   4702s] #  M3             V        1496        1075       29241     0.00%
[02/16 00:42:24   4702s] #  M4             H        1201         685       29241     0.00%
[02/16 00:42:24   4702s] #  M5             V        1607         279       29241     0.00%
[02/16 00:42:24   4702s] #  M6             H         822          35       29241     3.45%
[02/16 00:42:24   4702s] #  M7             V         826          31       29241     3.45%
[02/16 00:42:24   4702s] #  --------------------------------------------------------------
[02/16 00:42:24   4702s] #  Total                   7206      24.70%      175446     1.15%
[02/16 00:42:24   4702s] #
[02/16 00:42:24   4702s] #  131 nets (0.36%) with 1 preferred extra spacing.
[02/16 00:42:24   4702s] #
[02/16 00:42:24   4702s] #
[02/16 00:42:24   4702s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.23 [8]--
[02/16 00:42:24   4702s] ### analyze_m2_tracks starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4702s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:42:24   4702s] ### report_initial_resource starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4702s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.96 [8]--
[02/16 00:42:24   4702s] ### mark_pg_pins_accessibility starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4702s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.98 [8]--
[02/16 00:42:24   4703s] ### set_net_region starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4703s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:42:24   4703s] #
[02/16 00:42:24   4703s] #Global routing data preparation is done on Mon Feb 16 00:42:24 2026
[02/16 00:42:24   4703s] #
[02/16 00:42:24   4703s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4703s] #
[02/16 00:42:24   4703s] ### prepare_level starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4703s] ### init level 1 starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4703s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.99 [8]--
[02/16 00:42:24   4703s] ### Level 1 hgrid = 171 X 171
[02/16 00:42:24   4703s] ### prepare_level_flow starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4703s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.84 [8]--
[02/16 00:42:24   4703s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.98 [8]--
[02/16 00:42:24   4703s] #
[02/16 00:42:24   4703s] #Global routing initialization is done on Mon Feb 16 00:42:24 2026
[02/16 00:42:24   4703s] #
[02/16 00:42:24   4703s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4703s] #
[02/16 00:42:24   4703s] #start global routing iteration 1...
[02/16 00:42:24   4703s] ### init_flow_edge starts on Mon Feb 16 00:42:24 2026 with memory = 4485.20 (MB), peak = 5182.02 (MB)
[02/16 00:42:24   4703s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.63 [8]--
[02/16 00:42:24   4703s] ### routing at level 1 (topmost level) iter 0
[02/16 00:42:25   4703s] ### measure_qor starts on Mon Feb 16 00:42:25 2026 with memory = 4485.64 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4703s] ### measure_congestion starts on Mon Feb 16 00:42:25 2026 with memory = 4485.64 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4703s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.99 [8]--
[02/16 00:42:25   4703s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --6.11 [8]--
[02/16 00:42:25   4703s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4484.54 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4703s] #
[02/16 00:42:25   4703s] #start global routing iteration 2...
[02/16 00:42:25   4703s] ### routing at level 1 (topmost level) iter 1
[02/16 00:42:25   4703s] ### measure_qor starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4703s] ### measure_congestion starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4703s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.99 [8]--
[02/16 00:42:25   4704s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --4.15 [8]--
[02/16 00:42:25   4704s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] ### route_end starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] #Total number of trivial nets (e.g. < 2 pins) = 2571 (skipped).
[02/16 00:42:25   4704s] #Total number of routable nets = 33970.
[02/16 00:42:25   4704s] #Total number of nets in the design = 36541.
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] #33970 routable nets have routed wires.
[02/16 00:42:25   4704s] #40 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:42:25   4704s] #91 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] #Routed nets constraints summary:
[02/16 00:42:25   4704s] #------------------------------------------------
[02/16 00:42:25   4704s] #        Rules   Pref Extra Space   Unconstrained  
[02/16 00:42:25   4704s] #------------------------------------------------
[02/16 00:42:25   4704s] #      Default                 40             313  
[02/16 00:42:25   4704s] #------------------------------------------------
[02/16 00:42:25   4704s] #        Total                 40             313  
[02/16 00:42:25   4704s] #------------------------------------------------
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] #Routing constraints summary of the whole design:
[02/16 00:42:25   4704s] #------------------------------------------------
[02/16 00:42:25   4704s] #        Rules   Pref Extra Space   Unconstrained  
[02/16 00:42:25   4704s] #------------------------------------------------
[02/16 00:42:25   4704s] #      Default                131           33839  
[02/16 00:42:25   4704s] #------------------------------------------------
[02/16 00:42:25   4704s] #        Total                131           33839  
[02/16 00:42:25   4704s] #------------------------------------------------
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] ### adjust_flow_per_partial_route_obs starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.03 [8]--
[02/16 00:42:25   4704s] ### cal_base_flow starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] ### init_flow_edge starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.82 [8]--
[02/16 00:42:25   4704s] ### cal_flow starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.99 [8]--
[02/16 00:42:25   4704s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.02 [8]--
[02/16 00:42:25   4704s] ### report_overcon starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] #                 OverCon          
[02/16 00:42:25   4704s] #                  #Gcell    %Gcell
[02/16 00:42:25   4704s] #     Layer           (1)   OverCon  Flow/Cap
[02/16 00:42:25   4704s] #  ----------------------------------------------
[02/16 00:42:25   4704s] #  M2            0(0.00%)   (0.00%)     0.48  
[02/16 00:42:25   4704s] #  M3            0(0.00%)   (0.00%)     0.42  
[02/16 00:42:25   4704s] #  M4            0(0.00%)   (0.00%)     0.20  
[02/16 00:42:25   4704s] #  M5            0(0.00%)   (0.00%)     0.15  
[02/16 00:42:25   4704s] #  M6            0(0.00%)   (0.00%)     0.02  
[02/16 00:42:25   4704s] #  M7            0(0.00%)   (0.00%)     0.03  
[02/16 00:42:25   4704s] #  ----------------------------------------------
[02/16 00:42:25   4704s] #     Total      0(0.00%)   (0.00%)
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/16 00:42:25   4704s] #  Overflow after GR: 0.00% H + 0.00% V
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.99 [8]--
[02/16 00:42:25   4704s] ### cal_base_flow starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] ### init_flow_edge starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.63 [8]--
[02/16 00:42:25   4704s] ### cal_flow starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.99 [8]--
[02/16 00:42:25   4704s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.03 [8]--
[02/16 00:42:25   4704s] ### generate_cong_map_content starts on Mon Feb 16 00:42:25 2026 with memory = 4484.85 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --2.71 [8]--
[02/16 00:42:25   4704s] ### update starts on Mon Feb 16 00:42:25 2026 with memory = 4484.95 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] #Complete Global Routing.
[02/16 00:42:25   4704s] #Total number of nets with non-default rule or having extra spacing = 131
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] #  Routing Statistics
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] #---------------+-----------+-------+
[02/16 00:42:25   4704s] #  Layer        | Length(um)|   Vias|
[02/16 00:42:25   4704s] #---------------+-----------+-------+
[02/16 00:42:25   4704s] #  Active ( 0H) |          0|      0|
[02/16 00:42:25   4704s] #  M1 ( 1V)     |          0| 114255|
[02/16 00:42:25   4704s] #  M2 ( 2H)     |     125348| 151997|
[02/16 00:42:25   4704s] #  M3 ( 3V)     |     238144|  20697|
[02/16 00:42:25   4704s] #  M4 ( 4H)     |      98938|   5089|
[02/16 00:42:25   4704s] #  M5 ( 5V)     |     100299|    242|
[02/16 00:42:25   4704s] #  M6 ( 6H)     |        858|      6|
[02/16 00:42:25   4704s] #  M7 ( 7V)     |        103|      0|
[02/16 00:42:25   4704s] #  M8 ( 8H)     |          0|      0|
[02/16 00:42:25   4704s] #  M9 ( 9V)     |          0|      0|
[02/16 00:42:25   4704s] #  Pad (10H)    |          0|      0|
[02/16 00:42:25   4704s] #---------------+-----------+-------+
[02/16 00:42:25   4704s] #  Total        |     563690| 292286|
[02/16 00:42:25   4704s] #---------------+-----------+-------+
[02/16 00:42:25   4704s] #
[02/16 00:42:25   4704s] # Total half perimeter of net bounding box: 536418 um.
[02/16 00:42:25   4704s] ### update cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --3.14 [8]--
[02/16 00:42:25   4704s] ### report_overcon starts on Mon Feb 16 00:42:25 2026 with memory = 4484.95 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:42:25   4704s] ### report_overcon starts on Mon Feb 16 00:42:25 2026 with memory = 4484.95 (MB), peak = 5182.02 (MB)
[02/16 00:42:25   4704s] #Max overcon = 0 track.
[02/16 00:42:25   4704s] #Total overcon = 0.00%.
[02/16 00:42:25   4704s] #Worst layer Gcell overcon rate = 0.00%.
[02/16 00:42:25   4704s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:42:25   4705s] ### route_end cpu:00:00:01, real:00:00:01, mem:4.4 GB, peak:5.1 GB --1.35 [8]--
[02/16 00:42:26   4705s] ### global_route design signature (53): route=277161590 net_attr=1506883043
[02/16 00:42:26   4705s] #
[02/16 00:42:26   4705s] #Global routing statistics:
[02/16 00:42:26   4705s] #Cpu time = 00:00:05
[02/16 00:42:26   4705s] #Elapsed time = 00:00:02
[02/16 00:42:26   4705s] #Increased memory = 3.92 (MB)
[02/16 00:42:26   4705s] #Total memory = 4484.78 (MB)
[02/16 00:42:26   4705s] #Peak memory = 5182.02 (MB)
[02/16 00:42:26   4705s] #
[02/16 00:42:26   4705s] #Finished global routing on Mon Feb 16 00:42:26 2026
[02/16 00:42:26   4705s] #
[02/16 00:42:26   4705s] #
[02/16 00:42:26   4705s] ### Time Record (Global Routing) is uninstalled.
[02/16 00:42:26   4705s] ### Time Record (Data Preparation) is installed.
[02/16 00:42:26   4705s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:42:26   4706s] ### track-assign external-init starts on Mon Feb 16 00:42:26 2026 with memory = 4481.58 (MB), peak = 5182.02 (MB)
[02/16 00:42:26   4706s] ### Time Record (Track Assignment) is installed.
[02/16 00:42:26   4706s] ### Time Record (Data Preparation) is installed.
[02/16 00:42:26   4706s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:42:26   4706s] ### Time Record (Track Assignment) is uninstalled.
[02/16 00:42:26   4706s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.40 [8]--
[02/16 00:42:26   4706s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4481.58 (MB), peak = 5182.02 (MB)
[02/16 00:42:26   4706s] ### track-assign engine-init starts on Mon Feb 16 00:42:26 2026 with memory = 4481.61 (MB), peak = 5182.02 (MB)
[02/16 00:42:26   4706s] ### Time Record (Track Assignment) is installed.
[02/16 00:42:26   4706s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.09 [8]--
[02/16 00:42:26   4706s] ### track-assign core-engine starts on Mon Feb 16 00:42:26 2026 with memory = 4481.61 (MB), peak = 5182.02 (MB)
[02/16 00:42:26   4706s] #Start Track Assignment.
[02/16 00:42:27   4708s] #Done with 62 horizontal wires in 6 hboxes and 30 vertical wires in 6 hboxes.
[02/16 00:42:28   4709s] #Done with 3 horizontal wires in 6 hboxes and 2 vertical wires in 6 hboxes.
[02/16 00:42:29   4710s] #Complete Track Assignment.
[02/16 00:42:29   4710s] #Total number of nets with non-default rule or having extra spacing = 131
[02/16 00:42:29   4710s] #
[02/16 00:42:29   4710s] #  Routing Statistics
[02/16 00:42:29   4710s] #
[02/16 00:42:29   4710s] #---------------+-----------+-------+
[02/16 00:42:29   4710s] #  Layer        | Length(um)|   Vias|
[02/16 00:42:29   4710s] #---------------+-----------+-------+
[02/16 00:42:29   4710s] #  Active ( 0H) |          0|      0|
[02/16 00:42:29   4710s] #  M1 ( 1V)     |          0| 114255|
[02/16 00:42:29   4710s] #  M2 ( 2H)     |     125354| 151997|
[02/16 00:42:29   4710s] #  M3 ( 3V)     |     238150|  20697|
[02/16 00:42:29   4710s] #  M4 ( 4H)     |      98936|   5089|
[02/16 00:42:29   4710s] #  M5 ( 5V)     |     100299|    242|
[02/16 00:42:29   4710s] #  M6 ( 6H)     |        858|      6|
[02/16 00:42:29   4710s] #  M7 ( 7V)     |        103|      0|
[02/16 00:42:29   4710s] #  M8 ( 8H)     |          0|      0|
[02/16 00:42:29   4710s] #  M9 ( 9V)     |          0|      0|
[02/16 00:42:29   4710s] #  Pad (10H)    |          0|      0|
[02/16 00:42:29   4710s] #---------------+-----------+-------+
[02/16 00:42:29   4710s] #  Total        |     563700| 292286|
[02/16 00:42:29   4710s] #---------------+-----------+-------+
[02/16 00:42:29   4710s] #
[02/16 00:42:29   4710s] # Total half perimeter of net bounding box: 536418 um.
[02/16 00:42:29   4710s] ### track_assign design signature (56): route=473576555
[02/16 00:42:29   4710s] ### track-assign core-engine cpu:00:00:04, real:00:00:02, mem:4.4 GB, peak:5.1 GB --1.84 [8]--
[02/16 00:42:29   4710s] ### Time Record (Track Assignment) is uninstalled.
[02/16 00:42:29   4711s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 4480.46 (MB), peak = 5182.02 (MB)
[02/16 00:42:29   4711s] #
[02/16 00:42:29   4711s] #number of short segments in preferred routing layers
[02/16 00:42:29   4711s] #	M3        M4        Total 
[02/16 00:42:29   4711s] #	4         6         10        
[02/16 00:42:29   4711s] #
[02/16 00:42:29   4711s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/16 00:42:29   4711s] #Cpu time = 00:00:14
[02/16 00:42:29   4711s] #Elapsed time = 00:00:07
[02/16 00:42:29   4711s] #Increased memory = 18.14 (MB)
[02/16 00:42:29   4711s] #Total memory = 4481.30 (MB)
[02/16 00:42:29   4711s] #Peak memory = 5182.02 (MB)
[02/16 00:42:29   4711s] #Using multithreading with 8 threads.
[02/16 00:42:30   4711s] ### Time Record (Detail Routing) is installed.
[02/16 00:42:30   4712s] ### Time Record (Data Preparation) is installed.
[02/16 00:42:30   4712s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:42:30   4712s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/16 00:42:30   4713s] #
[02/16 00:42:30   4713s] #Start Detail Routing..
[02/16 00:42:30   4713s] #start initial detail routing ...
[02/16 00:42:30   4713s] ### Design has 0 dirty nets, 1022 dirty-areas)
[02/16 00:42:34   4737s] # ECO: 5.36% of the total area was rechecked for DRC, and 8.16% required routing.
[02/16 00:42:35   4738s] #   number of violations = 28
[02/16 00:42:35   4738s] #
[02/16 00:42:35   4738s] #  By Layer and Type:
[02/16 00:42:35   4738s] #
[02/16 00:42:35   4738s] #---------+-------+-------+------+-------+------+-------+
[02/16 00:42:35   4738s] #  -      | MetSpc| EOLSpc| Short| CutSpc| EolKO| Totals|
[02/16 00:42:35   4738s] #---------+-------+-------+------+-------+------+-------+
[02/16 00:42:35   4738s] #  M1     |      1|      0|     0|      0|     2|      3|
[02/16 00:42:35   4738s] #  M2     |      5|      3|     4|      0|     5|     17|
[02/16 00:42:35   4738s] #  M3     |      0|      0|     2|      1|     0|      3|
[02/16 00:42:35   4738s] #  M4     |      0|      0|     0|      0|     5|      5|
[02/16 00:42:35   4738s] #  Totals |      6|      3|     6|      1|    12|     28|
[02/16 00:42:35   4738s] #---------+-------+-------+------+-------+------+-------+
[02/16 00:42:35   4738s] #
[02/16 00:42:35   4738s] #163 out of 33560 instances (0.5%) need to be verified(marked ipoed), dirty area = 0.4%.
[02/16 00:42:35   4738s] #0.00% of the total area is being checked for drcs
[02/16 00:42:35   4738s] #0.0% of the total area was checked
[02/16 00:42:35   4738s] ### Gcell dirty-map stats: routing = 9.98%, drc-check-only = 5.67%, dirty-area = 1.63%
[02/16 00:42:35   4738s] ### Gcell ext dirty-map stats: fill = 23350[79.85%] (M1 = 21530[73.63%], M2 = 23092[78.97%], M3 = 23074[78.91%], M4 = 18579[63.54%], M5 = 11425[39.07%], M6 = 261[0.89%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:42:35   4738s] #   number of violations = 28
[02/16 00:42:35   4738s] #
[02/16 00:42:35   4738s] #  By Layer and Type:
[02/16 00:42:35   4738s] #
[02/16 00:42:35   4738s] #---------+-------+-------+------+-------+------+-------+
[02/16 00:42:35   4738s] #  -      | MetSpc| EOLSpc| Short| CutSpc| EolKO| Totals|
[02/16 00:42:35   4738s] #---------+-------+-------+------+-------+------+-------+
[02/16 00:42:35   4738s] #  M1     |      1|      0|     0|      0|     2|      3|
[02/16 00:42:35   4738s] #  M2     |      5|      3|     4|      0|     5|     17|
[02/16 00:42:35   4738s] #  M3     |      0|      0|     2|      1|     0|      3|
[02/16 00:42:35   4738s] #  M4     |      0|      0|     0|      0|     5|      5|
[02/16 00:42:35   4738s] #  Totals |      6|      3|     6|      1|    12|     28|
[02/16 00:42:35   4738s] #---------+-------+-------+------+-------+------+-------+
[02/16 00:42:35   4738s] #
[02/16 00:42:35   4738s] #cpu time = 00:00:26, elapsed time = 00:00:05, memory = 4517.91 (MB), peak = 5182.02 (MB)
[02/16 00:42:35   4738s] #start 1st optimization iteration ...
[02/16 00:42:35   4741s] ### Gcell dirty-map stats: routing = 10.02%, drc-check-only = 5.63%, dirty-area = 1.63%
[02/16 00:42:35   4741s] ### Gcell ext dirty-map stats: fill = 23350[79.85%] (M1 = 21530[73.63%], M2 = 23092[78.97%], M3 = 23074[78.91%], M4 = 18579[63.54%], M5 = 11429[39.09%], M6 = 263[0.90%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:42:35   4741s] #   number of violations = 1
[02/16 00:42:35   4741s] #
[02/16 00:42:35   4741s] #  By Layer and Type:
[02/16 00:42:35   4741s] #
[02/16 00:42:35   4741s] #---------+------+-------+
[02/16 00:42:35   4741s] #  -      | EolKO| Totals|
[02/16 00:42:35   4741s] #---------+------+-------+
[02/16 00:42:35   4741s] #  M1     |     1|      1|
[02/16 00:42:35   4741s] #  Totals |     1|      1|
[02/16 00:42:35   4741s] #---------+------+-------+
[02/16 00:42:35   4741s] #
[02/16 00:42:35   4741s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4512.55 (MB), peak = 5182.02 (MB)
[02/16 00:42:35   4741s] #start 2nd optimization iteration ...
[02/16 00:42:35   4741s] ### Gcell dirty-map stats: routing = 10.02%, drc-check-only = 5.63%, dirty-area = 1.63%
[02/16 00:42:35   4741s] ### Gcell ext dirty-map stats: fill = 23350[79.85%] (M1 = 21530[73.63%], M2 = 23092[78.97%], M3 = 23074[78.91%], M4 = 18579[63.54%], M5 = 11429[39.09%], M6 = 263[0.90%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:42:35   4741s] #   number of violations = 1
[02/16 00:42:35   4741s] #
[02/16 00:42:35   4741s] #  By Layer and Type:
[02/16 00:42:35   4741s] #
[02/16 00:42:35   4741s] #---------+------+-------+
[02/16 00:42:35   4741s] #  -      | EolKO| Totals|
[02/16 00:42:35   4741s] #---------+------+-------+
[02/16 00:42:35   4741s] #  M1     |     1|      1|
[02/16 00:42:35   4741s] #  Totals |     1|      1|
[02/16 00:42:35   4741s] #---------+------+-------+
[02/16 00:42:35   4741s] #
[02/16 00:42:35   4741s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4512.62 (MB), peak = 5182.02 (MB)
[02/16 00:42:35   4741s] #start 3rd optimization iteration ...
[02/16 00:42:35   4741s] ### Gcell dirty-map stats: routing = 10.05%, drc-check-only = 5.61%, dirty-area = 1.63%
[02/16 00:42:35   4741s] ### Gcell ext dirty-map stats: fill = 23350[79.85%] (M1 = 21530[73.63%], M2 = 23092[78.97%], M3 = 23074[78.91%], M4 = 18580[63.54%], M5 = 11429[39.09%], M6 = 263[0.90%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:42:35   4741s] #   number of violations = 0
[02/16 00:42:35   4741s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4512.41 (MB), peak = 5182.02 (MB)
[02/16 00:42:36   4742s] #Complete Detail Routing.
[02/16 00:42:36   4742s] #Total number of nets with non-default rule or having extra spacing = 131
[02/16 00:42:36   4742s] #
[02/16 00:42:36   4742s] #  Routing Statistics
[02/16 00:42:36   4742s] #
[02/16 00:42:36   4742s] #---------------+-----------+-------+
[02/16 00:42:36   4742s] #  Layer        | Length(um)|   Vias|
[02/16 00:42:36   4742s] #---------------+-----------+-------+
[02/16 00:42:36   4742s] #  Active ( 0H) |          0|      0|
[02/16 00:42:36   4742s] #  M1 ( 1V)     |          0| 114309|
[02/16 00:42:36   4742s] #  M2 ( 2H)     |     125319| 152209|
[02/16 00:42:36   4742s] #  M3 ( 3V)     |     238181|  20761|
[02/16 00:42:36   4742s] #  M4 ( 4H)     |      98971|   5104|
[02/16 00:42:36   4742s] #  M5 ( 5V)     |     100305|    244|
[02/16 00:42:36   4742s] #  M6 ( 6H)     |        858|      6|
[02/16 00:42:36   4742s] #  M7 ( 7V)     |        103|      0|
[02/16 00:42:36   4742s] #  M8 ( 8H)     |          0|      0|
[02/16 00:42:36   4742s] #  M9 ( 9V)     |          0|      0|
[02/16 00:42:36   4742s] #  Pad (10H)    |          0|      0|
[02/16 00:42:36   4742s] #---------------+-----------+-------+
[02/16 00:42:36   4742s] #  Total        |     563737| 292633|
[02/16 00:42:36   4742s] #---------------+-----------+-------+
[02/16 00:42:36   4742s] #
[02/16 00:42:36   4742s] # Total half perimeter of net bounding box: 536418 um.
[02/16 00:42:36   4742s] #Total number of DRC violations = 0
[02/16 00:42:36   4743s] ### Time Record (Detail Routing) is uninstalled.
[02/16 00:42:36   4743s] #Cpu time = 00:00:31
[02/16 00:42:36   4743s] #Elapsed time = 00:00:06
[02/16 00:42:36   4743s] #Increased memory = -4.34 (MB)
[02/16 00:42:36   4743s] #Total memory = 4476.97 (MB)
[02/16 00:42:36   4743s] #Peak memory = 5182.02 (MB)
[02/16 00:42:36   4743s] ### Time Record (Data Preparation) is installed.
[02/16 00:42:36   4743s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:42:36   4743s] ### Time Record (Post Route Wire Spreading) is installed.
[02/16 00:42:36   4743s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/16 00:42:36   4743s] #
[02/16 00:42:36   4743s] #Start Post Route wire spreading..
[02/16 00:42:36   4743s] ### Time Record (Data Preparation) is installed.
[02/16 00:42:36   4743s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:42:36   4743s] #
[02/16 00:42:36   4743s] #Start data preparation for wire spreading...
[02/16 00:42:36   4743s] #
[02/16 00:42:36   4743s] #Data preparation is done on Mon Feb 16 00:42:36 2026
[02/16 00:42:36   4743s] #
[02/16 00:42:36   4743s] ### track-assign engine-init starts on Mon Feb 16 00:42:36 2026 with memory = 4476.97 (MB), peak = 5182.02 (MB)
[02/16 00:42:36   4744s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.11 [8]--
[02/16 00:42:36   4744s] #
[02/16 00:42:36   4744s] #Start Post Route Wire Spread.
[02/16 00:42:37   4747s] #Done with 0 horizontal wires in 11 hboxes and 0 vertical wires in 11 hboxes.
[02/16 00:42:38   4747s] #Complete Post Route Wire Spread.
[02/16 00:42:38   4747s] #
[02/16 00:42:38   4748s] #Total number of nets with non-default rule or having extra spacing = 131
[02/16 00:42:38   4748s] #
[02/16 00:42:38   4748s] #  Routing Statistics
[02/16 00:42:38   4748s] #
[02/16 00:42:38   4748s] #---------------+-----------+-------+
[02/16 00:42:38   4748s] #  Layer        | Length(um)|   Vias|
[02/16 00:42:38   4748s] #---------------+-----------+-------+
[02/16 00:42:38   4748s] #  Active ( 0H) |          0|      0|
[02/16 00:42:38   4748s] #  M1 ( 1V)     |          0| 114309|
[02/16 00:42:38   4748s] #  M2 ( 2H)     |     125319| 152209|
[02/16 00:42:38   4748s] #  M3 ( 3V)     |     238181|  20761|
[02/16 00:42:38   4748s] #  M4 ( 4H)     |      98971|   5104|
[02/16 00:42:38   4748s] #  M5 ( 5V)     |     100305|    244|
[02/16 00:42:38   4748s] #  M6 ( 6H)     |        858|      6|
[02/16 00:42:38   4748s] #  M7 ( 7V)     |        103|      0|
[02/16 00:42:38   4748s] #  M8 ( 8H)     |          0|      0|
[02/16 00:42:38   4748s] #  M9 ( 9V)     |          0|      0|
[02/16 00:42:38   4748s] #  Pad (10H)    |          0|      0|
[02/16 00:42:38   4748s] #---------------+-----------+-------+
[02/16 00:42:38   4748s] #  Total        |     563737| 292633|
[02/16 00:42:38   4748s] #---------------+-----------+-------+
[02/16 00:42:38   4748s] #
[02/16 00:42:38   4748s] # Total half perimeter of net bounding box: 536418 um.
[02/16 00:42:38   4748s] #   number of violations = 0
[02/16 00:42:38   4748s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 4478.46 (MB), peak = 5182.02 (MB)
[02/16 00:42:38   4748s] #CELL_VIEW systolic_top_ARRAY_SIZE8,init has no DRC violation.
[02/16 00:42:38   4748s] #Total number of DRC violations = 0
[02/16 00:42:38   4748s] #Post Route wire spread is done.
[02/16 00:42:38   4748s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/16 00:42:38   4748s] #Total number of nets with non-default rule or having extra spacing = 131
[02/16 00:42:38   4748s] #
[02/16 00:42:38   4748s] #  Routing Statistics
[02/16 00:42:38   4748s] #
[02/16 00:42:38   4748s] #---------------+-----------+-------+
[02/16 00:42:38   4748s] #  Layer        | Length(um)|   Vias|
[02/16 00:42:38   4748s] #---------------+-----------+-------+
[02/16 00:42:38   4748s] #  Active ( 0H) |          0|      0|
[02/16 00:42:38   4748s] #  M1 ( 1V)     |          0| 114309|
[02/16 00:42:38   4748s] #  M2 ( 2H)     |     125319| 152209|
[02/16 00:42:38   4748s] #  M3 ( 3V)     |     238181|  20761|
[02/16 00:42:38   4748s] #  M4 ( 4H)     |      98971|   5104|
[02/16 00:42:38   4748s] #  M5 ( 5V)     |     100305|    244|
[02/16 00:42:38   4748s] #  M6 ( 6H)     |        858|      6|
[02/16 00:42:38   4748s] #  M7 ( 7V)     |        103|      0|
[02/16 00:42:38   4748s] #  M8 ( 8H)     |          0|      0|
[02/16 00:42:38   4748s] #  M9 ( 9V)     |          0|      0|
[02/16 00:42:38   4748s] #  Pad (10H)    |          0|      0|
[02/16 00:42:38   4748s] #---------------+-----------+-------+
[02/16 00:42:38   4748s] #  Total        |     563737| 292633|
[02/16 00:42:38   4748s] #---------------+-----------+-------+
[02/16 00:42:38   4748s] #
[02/16 00:42:38   4748s] # Total half perimeter of net bounding box: 536418 um.
[02/16 00:42:38   4749s] #detailRoute Statistics:
[02/16 00:42:38   4749s] #Cpu time = 00:00:38
[02/16 00:42:38   4749s] #Elapsed time = 00:00:09
[02/16 00:42:38   4749s] #Increased memory = -2.84 (MB)
[02/16 00:42:38   4749s] #Total memory = 4478.46 (MB)
[02/16 00:42:38   4749s] #Peak memory = 5182.02 (MB)
[02/16 00:42:38   4749s] ### global_detail_route design signature (72): route=1999255229 flt_obj=0 vio=1905142130 shield_wire=1
[02/16 00:42:38   4749s] ### Time Record (DB Export) is installed.
[02/16 00:42:38   4749s] ### export design design signature (73): route=1999255229 fixed_route=627494635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=409023053 dirty_area=0 del_dirty_area=0 cell=1840123348 placement=1902709114 pin_access=1151713640 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=627494635 sns=627494635 ppa_info=749608449
[02/16 00:42:39   4751s] ### Time Record (DB Export) is uninstalled.
[02/16 00:42:39   4751s] ### Time Record (Post Callback) is installed.
[02/16 00:42:39   4751s] ### Time Record (Post Callback) is uninstalled.
[02/16 00:42:39   4751s] #
[02/16 00:42:39   4751s] #globalDetailRoute statistics:
[02/16 00:42:39   4751s] #Cpu time = 00:00:57
[02/16 00:42:39   4751s] #Elapsed time = 00:00:18
[02/16 00:42:39   4751s] #Increased memory = -342.71 (MB)
[02/16 00:42:39   4751s] #Total memory = 4139.59 (MB)
[02/16 00:42:39   4751s] #Peak memory = 5182.02 (MB)
[02/16 00:42:39   4751s] #Number of warnings = 4
[02/16 00:42:39   4751s] #Total number of warnings = 30
[02/16 00:42:39   4751s] #Number of fails = 0
[02/16 00:42:39   4751s] #Total number of fails = 0
[02/16 00:42:39   4751s] #Complete globalDetailRoute on Mon Feb 16 00:42:39 2026
[02/16 00:42:39   4751s] #
[02/16 00:42:39   4751s] ### import design signature (74): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1151713640 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[02/16 00:42:39   4751s] ### Time Record (globalDetailRoute) is uninstalled.
[02/16 00:42:39   4751s] #
[02/16 00:42:39   4751s] #  Scalability Statistics
[02/16 00:42:39   4751s] #
[02/16 00:42:39   4751s] #----------------------------+---------+-------------+------------+
[02/16 00:42:39   4751s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[02/16 00:42:39   4751s] #----------------------------+---------+-------------+------------+
[02/16 00:42:39   4751s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[02/16 00:42:39   4752s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[02/16 00:42:39   4752s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[02/16 00:42:39   4752s] #  DB Import                 | 00:00:03|     00:00:01|         1.0|
[02/16 00:42:39   4752s] #  DB Export                 | 00:00:02|     00:00:01|         1.0|
[02/16 00:42:39   4752s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[02/16 00:42:39   4752s] #  Data Preparation          | 00:00:03|     00:00:02|         1.5|
[02/16 00:42:39   4752s] #  Global Routing            | 00:00:05|     00:00:02|         2.6|
[02/16 00:42:39   4752s] #  Track Assignment          | 00:00:05|     00:00:03|         1.8|
[02/16 00:42:39   4752s] #  Detail Routing            | 00:00:31|     00:00:06|         5.1|
[02/16 00:42:39   4752s] #  Post Route Wire Spreading | 00:00:05|     00:00:02|         2.6|
[02/16 00:42:39   4752s] #  Entire Command            | 00:00:57|     00:00:18|         3.1|
[02/16 00:42:39   4752s] #----------------------------+---------+-------------+------------+
[02/16 00:42:39   4752s] #
[02/16 00:42:39   4752s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:57.2/0:00:18.6 (3.1), totSession cpu/real = 1:19:12.0/0:25:30.6 (3.1), mem = 7808.2M
[02/16 00:42:39   4752s] 
[02/16 00:42:39   4752s] =============================================================================================
[02/16 00:42:39   4752s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   23.14-s088_1
[02/16 00:42:39   4752s] =============================================================================================
[02/16 00:42:39   4752s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:42:39   4752s] ---------------------------------------------------------------------------------------------
[02/16 00:42:39   4752s] [ GlobalRoute            ]      1   0:00:02.0  (  10.5 % )     0:00:02.0 /  0:00:05.1    2.6
[02/16 00:42:39   4752s] [ DetailRoute            ]      1   0:00:06.1  (  32.7 % )     0:00:06.1 /  0:00:31.1    5.1
[02/16 00:42:39   4752s] [ MISC                   ]          0:00:10.5  (  56.7 % )     0:00:10.5 /  0:00:21.0    2.0
[02/16 00:42:39   4752s] ---------------------------------------------------------------------------------------------
[02/16 00:42:39   4752s]  EcoRoute #1 TOTAL                  0:00:18.6  ( 100.0 % )     0:00:18.6 /  0:00:57.2    3.1
[02/16 00:42:39   4752s] ---------------------------------------------------------------------------------------------
[02/16 00:42:39   4752s] **optDesign ... cpu = 0:06:52, real = 0:02:48, mem = 4127.5M, totSessionCpu=1:19:12 **
[02/16 00:42:39   4752s] New Signature Flow (restoreNanoRouteOptions) ....
[02/16 00:42:39   4752s] Begin: Collecting metrics
[02/16 00:42:40   4752s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.051 |   -0.081 |           |       -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
| ccopt_pro         |           |          |           |          |             | 0:00:18  |        7904 |      |     |
| drv_eco_fixing    |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:06  |        7728 |    0 |   0 |
| wns_fixing        |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:28  |        8074 |      |     |
| tns_fixing        |     0.078 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        8074 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:07  |        7946 |      |     |
| pre_route_summary |     0.078 |    0.022 |           |        0 |       57.07 | 0:00:00  |        7946 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:18  |        7808 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[02/16 00:42:40   4752s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4482.8M, current mem=4127.6M)

[02/16 00:42:40   4752s] End: Collecting metrics
[02/16 00:42:40   4752s] **INFO: flowCheckPoint #5 PostEcoSummary
[02/16 00:42:40   4752s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/16 00:42:40   4752s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33560 and nets=36541 using extraction engine 'postRoute' at effort level 'low' .
[02/16 00:42:40   4752s] PostRoute (effortLevel low) RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:42:40   4752s] RC Extraction called in multi-corner(1) mode.
[02/16 00:42:40   4752s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:42:40   4752s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:42:40   4752s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/16 00:42:40   4752s] * Layer Id             : 1 - M1
[02/16 00:42:40   4752s]       Thickness        : 0.6
[02/16 00:42:40   4752s]       Min Width        : 0.072
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] * Layer Id             : 2 - M2
[02/16 00:42:40   4752s]       Thickness        : 0.6
[02/16 00:42:40   4752s]       Min Width        : 0.072
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] * Layer Id             : 3 - M3
[02/16 00:42:40   4752s]       Thickness        : 0.6
[02/16 00:42:40   4752s]       Min Width        : 0.072
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] * Layer Id             : 4 - M4
[02/16 00:42:40   4752s]       Thickness        : 0.6
[02/16 00:42:40   4752s]       Min Width        : 0.096
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] * Layer Id             : 5 - M5
[02/16 00:42:40   4752s]       Thickness        : 0.6
[02/16 00:42:40   4752s]       Min Width        : 0.096
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] * Layer Id             : 6 - M6
[02/16 00:42:40   4752s]       Thickness        : 0.6
[02/16 00:42:40   4752s]       Min Width        : 0.128
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] * Layer Id             : 7 - M7
[02/16 00:42:40   4752s]       Thickness        : 0.6
[02/16 00:42:40   4752s]       Min Width        : 0.128
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] * Layer Id             : 8 - M8
[02/16 00:42:40   4752s]       Thickness        : 0.6
[02/16 00:42:40   4752s]       Min Width        : 0.16
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] * Layer Id             : 9 - M9
[02/16 00:42:40   4752s]       Thickness        : 0.6
[02/16 00:42:40   4752s]       Min Width        : 0.16
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] * Layer Id             : 10 - M10
[02/16 00:42:40   4752s]       Thickness        : 1
[02/16 00:42:40   4752s]       Min Width        : 8
[02/16 00:42:40   4752s]       Layer Dielectric : 4.1
[02/16 00:42:40   4752s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d -maxResLength 200  -basic
[02/16 00:42:40   4752s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/16 00:42:40   4752s]       RC Corner Indexes            0   
[02/16 00:42:40   4752s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:42:40   4752s] Coupling Cap. Scaling Factor : 1.00000 
[02/16 00:42:40   4752s] Resistance Scaling Factor    : 1.00000 
[02/16 00:42:40   4752s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:42:40   4752s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:42:40   4752s] Shrink Factor                : 1.00000
[02/16 00:42:41   4753s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:42:41   4753s] eee: pegSigSF=1.070000
[02/16 00:42:41   4753s] Initializing multi-corner resistance tables ...
[02/16 00:42:41   4753s] eee: Grid unit RC data computation started
[02/16 00:42:41   4753s] eee: Grid unit RC data computation completed
[02/16 00:42:41   4753s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:42:41   4753s] eee: l=2 avDens=0.155858 usedTrk=11701.025070 availTrk=75075.000000 sigTrk=11701.025070
[02/16 00:42:41   4753s] eee: l=3 avDens=0.275028 usedTrk=24071.796615 availTrk=87525.000000 sigTrk=24071.796615
[02/16 00:42:41   4753s] eee: l=4 avDens=0.176467 usedTrk=11395.369294 availTrk=64575.000000 sigTrk=11395.369294
[02/16 00:42:41   4753s] eee: l=5 avDens=0.183094 usedTrk=9289.741018 availTrk=50737.500000 sigTrk=9289.741018
[02/16 00:42:41   4753s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:42:41   4753s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:42:41   4753s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:42:41   4753s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:42:41   4753s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:42:41   4753s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:42:41   4753s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274997 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:42:41   4753s] eee: NetCapCache creation started. (Current Mem: 7808.180M) 
[02/16 00:42:41   4753s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 7808.180M) 
[02/16 00:42:41   4753s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:42:41   4753s] eee: Metal Layers Info:
[02/16 00:42:41   4753s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:42:41   4753s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:42:41   4753s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:42:41   4753s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:42:41   4753s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:42:41   4753s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:42:41   4753s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:42:41   4753s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:42:41   4753s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:42:41   4753s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:42:41   4753s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:42:41   4753s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:42:41   4753s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:42:41   4753s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:42:41   4753s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:42:41   4753s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:42:41   4753s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:42:41   4753s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 7808.2M)
[02/16 00:42:41   4754s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for storing RC.
[02/16 00:42:43   4755s] Extracted 10.0007% (CPU Time= 0:00:02.5  MEM= 7832.2M)
[02/16 00:42:43   4756s] Extracted 20.0005% (CPU Time= 0:00:03.0  MEM= 7832.2M)
[02/16 00:42:44   4756s] Extracted 30.0008% (CPU Time= 0:00:03.5  MEM= 7832.2M)
[02/16 00:42:44   4757s] Extracted 40.0006% (CPU Time= 0:00:03.9  MEM= 7832.2M)
[02/16 00:42:45   4757s] Extracted 50.0008% (CPU Time= 0:00:04.2  MEM= 7832.2M)
[02/16 00:42:45   4758s] Extracted 60.0007% (CPU Time= 0:00:04.9  MEM= 7832.2M)
[02/16 00:42:46   4759s] Extracted 70.0005% (CPU Time= 0:00:05.8  MEM= 7832.2M)
[02/16 00:42:47   4759s] Extracted 80.0008% (CPU Time= 0:00:06.6  MEM= 7832.2M)
[02/16 00:42:48   4760s] Extracted 90.0006% (CPU Time= 0:00:07.3  MEM= 7832.2M)
[02/16 00:42:49   4762s] Extracted 100% (CPU Time= 0:00:08.7  MEM= 7832.2M)
[02/16 00:42:49   4762s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:42:49   4762s] Number of Extracted Resistors     : 558727
[02/16 00:42:49   4762s] Number of Extracted Ground Cap.   : 565579
[02/16 00:42:49   4762s] Number of Extracted Coupling Cap. : 1261036
[02/16 00:42:49   4762s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7808.180M)
[02/16 00:42:49   4762s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 00:42:50   4762s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 7808.2M)
[02/16 00:42:50   4762s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb_Filter.rcdb.d' for storing RC.
[02/16 00:42:50   4763s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 7808.180M)
[02/16 00:42:50   4763s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7808.180M)
[02/16 00:42:50   4763s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7808.180M)
[02/16 00:42:50   4763s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d) for hinst (top) of cell (systolic_top_ARRAY_SIZE8);
[02/16 00:42:50   4763s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=7808.180M)
[02/16 00:42:50   4763s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 0 access done (mem: 7808.180M)
[02/16 00:42:50   4763s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.3  Real Time: 0:00:10.0  MEM: 7808.180M)
[02/16 00:42:50   4763s] **optDesign ... cpu = 0:07:03, real = 0:02:59, mem = 4131.0M, totSessionCpu=1:19:24 **
[02/16 00:42:50   4763s] Starting delay calculation for Setup views
[02/16 00:42:50   4763s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:42:50   4763s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:42:50   4763s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:42:50   4763s] #################################################################################
[02/16 00:42:50   4763s] # Design Stage: PostRoute
[02/16 00:42:50   4763s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:42:50   4763s] # Design Mode: 45nm
[02/16 00:42:50   4763s] # Analysis Mode: MMMC OCV 
[02/16 00:42:50   4763s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:42:50   4763s] # Signoff Settings: SI On 
[02/16 00:42:50   4763s] #################################################################################
[02/16 00:42:51   4768s] Setting infinite Tws ...
[02/16 00:42:51   4768s] First Iteration Infinite Tw... 
[02/16 00:42:51   4768s] Calculate early delays in OCV mode...
[02/16 00:42:51   4768s] Calculate late delays in OCV mode...
[02/16 00:42:51   4768s] Topological Sorting (REAL = 0:00:00.0, MEM = 7768.2M, InitMEM = 7768.2M)
[02/16 00:42:51   4768s] Start delay calculation (fullDC) (8 T). (MEM=4261.42)
[02/16 00:42:51   4768s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:42:52   4768s] eee: pegSigSF=1.070000
[02/16 00:42:52   4768s] Initializing multi-corner resistance tables ...
[02/16 00:42:52   4768s] eee: Grid unit RC data computation started
[02/16 00:42:52   4768s] eee: Grid unit RC data computation completed
[02/16 00:42:52   4768s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:42:52   4768s] eee: l=2 avDens=0.155858 usedTrk=11701.025070 availTrk=75075.000000 sigTrk=11701.025070
[02/16 00:42:52   4768s] eee: l=3 avDens=0.275028 usedTrk=24071.796615 availTrk=87525.000000 sigTrk=24071.796615
[02/16 00:42:52   4768s] eee: l=4 avDens=0.176467 usedTrk=11395.369294 availTrk=64575.000000 sigTrk=11395.369294
[02/16 00:42:52   4768s] eee: l=5 avDens=0.183094 usedTrk=9289.741018 availTrk=50737.500000 sigTrk=9289.741018
[02/16 00:42:52   4768s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:42:52   4768s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:42:52   4768s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:42:52   4768s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:42:52   4768s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:42:52   4768s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:42:52   4768s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274997 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:42:52   4768s] eee: NetCapCache creation started. (Current Mem: 7768.180M) 
[02/16 00:42:52   4769s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 7768.180M) 
[02/16 00:42:52   4769s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:42:52   4769s] eee: Metal Layers Info:
[02/16 00:42:52   4769s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:42:52   4769s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:42:52   4769s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:42:52   4769s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:42:52   4769s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:42:52   4769s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:42:52   4769s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:42:52   4769s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:42:52   4769s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:42:52   4769s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:42:52   4769s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:42:52   4769s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:42:52   4769s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:42:52   4769s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:42:52   4769s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:42:52   4769s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:42:52   4769s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:42:52   4769s] End AAE Lib Interpolated Model. (MEM=4273.035156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:42:52   4769s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7779.789M)
[02/16 00:42:52   4769s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7779.8M)
[02/16 00:42:52   4769s] AAE_INFO: 8 threads acquired from CTE.
[02/16 00:43:02   4830s] Total number of fetched objects 35615
[02/16 00:43:02   4830s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:43:02   4832s] End Timing Check Calculation. (CPU Time=0:00:01.9, Real Time=0:00:00.0)
[02/16 00:43:02   4832s] End delay calculation. (MEM=4363.91 CPU=0:01:02 REAL=0:00:09.0)
[02/16 00:43:02   4832s] End delay calculation (fullDC). (MEM=4363.91 CPU=0:01:04 REAL=0:00:11.0)
[02/16 00:43:02   4832s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:43:02   4832s] *** CDM Built up (cpu=0:01:09  real=0:00:12.0  mem= 7747.8M) ***
[02/16 00:43:04   4839s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4380.3M)
[02/16 00:43:04   4839s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:43:04   4841s] Loading CTE timing window is completed (CPU = 0:00:01.2, REAL = 0:00:00.0, MEM = 4380.3M)
[02/16 00:43:04   4841s] Starting SI iteration 2
[02/16 00:43:04   4842s] Calculate early delays in OCV mode...
[02/16 00:43:04   4842s] Calculate late delays in OCV mode...
[02/16 00:43:04   4842s] Start delay calculation (fullDC) (8 T). (MEM=4407.78)
[02/16 00:43:04   4842s] End AAE Lib Interpolated Model. (MEM=4407.781250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:43:06   4855s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:43:06   4855s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:43:06   4855s] Total number of fetched objects 35615
[02/16 00:43:06   4855s] AAE_INFO-618: Total number of nets in the design is 36541,  9.4 percent of the nets selected for SI analysis
[02/16 00:43:06   4855s] End delay calculation. (MEM=4469.77 CPU=0:00:13.3 REAL=0:00:02.0)
[02/16 00:43:06   4855s] End delay calculation (fullDC). (MEM=4469.77 CPU=0:00:13.3 REAL=0:00:02.0)
[02/16 00:43:06   4855s] *** CDM Built up (cpu=0:00:13.4  real=0:00:02.0  mem= 7372.0M) ***
[02/16 00:43:08   4864s] *** Done Building Timing Graph (cpu=0:01:40 real=0:00:18.0 totSessionCpu=1:21:04 mem=7370.0M)
[02/16 00:43:08   4864s] End AAE Lib Interpolated Model. (MEM=4425.957031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:43:08   4864s] ** INFO: Initializing Glitch Interface
[02/16 00:43:08   4864s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7890.0M, EPOCH TIME: 1771224188.631296
[02/16 00:43:08   4864s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:08   4864s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:08   4864s] 
[02/16 00:43:08   4864s] 
[02/16 00:43:08   4864s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:43:08   4864s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.044, REAL:0.037, MEM:7890.0M, EPOCH TIME: 1771224188.667914
[02/16 00:43:08   4864s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:43:08   4864s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:08   4864s] ** INFO: Initializing Glitch Interface
[02/16 00:43:09   4866s] 
OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.055  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:43:09   4866s] **optDesign ... cpu = 0:08:46, real = 0:03:18, mem = 4399.4M, totSessionCpu=1:21:06 **
[02/16 00:43:09   4866s] Begin: Collecting metrics
[02/16 00:43:09   4866s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.051 |   -0.081 |           |       -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
| ccopt_pro          |           |          |           |          |             | 0:00:18  |        7904 |      |     |
| drv_eco_fixing     |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:06  |        7728 |    0 |   0 |
| wns_fixing         |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:28  |        8074 |      |     |
| tns_fixing         |     0.078 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        8074 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:07  |        7946 |      |     |
| pre_route_summary  |     0.078 |    0.022 |           |        0 |       57.07 | 0:00:00  |        7946 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:18  |        7808 |      |     |
| post_route_summary |     0.055 |    0.008 |           |        0 |       57.07 | 0:00:19  |        7922 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[02/16 00:43:09   4866s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4399.4M, current mem=4399.4M)

[02/16 00:43:09   4866s] End: Collecting metrics
[02/16 00:43:09   4866s] Executing marking Critical Nets1
[02/16 00:43:09   4866s] ** INFO: Initializing Glitch Interface
[02/16 00:43:09   4866s] ** INFO: Initializing Glitch Cache
[02/16 00:43:09   4866s] **INFO: flowCheckPoint #6 OptimizationRecovery
[02/16 00:43:09   4866s] *** Timing NOT met, worst failing slack is 0.008
[02/16 00:43:09   4866s] *** Check timing (0:00:00.0)
[02/16 00:43:09   4866s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[02/16 00:43:09   4866s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[02/16 00:43:09   4866s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:43:09   4866s] End AAE Lib Interpolated Model. (MEM=4399.410156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:43:09   4866s] *** TnsOpt #2 [begin] (optDesign #3) : totSession cpu/real = 1:21:06.9/0:26:00.8 (3.1), mem = 7922.0M
[02/16 00:43:09   4866s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.39
[02/16 00:43:09   4866s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:43:10   4867s] 
[02/16 00:43:10   4867s] Active Setup views: view_tt 
[02/16 00:43:10   4867s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7922.0M, EPOCH TIME: 1771224190.360841
[02/16 00:43:10   4867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:10   4867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:10   4867s] 
[02/16 00:43:10   4867s] 
[02/16 00:43:10   4867s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:43:10   4867s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.036, REAL:0.030, MEM:7922.0M, EPOCH TIME: 1771224190.391243
[02/16 00:43:10   4867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:43:10   4867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:10   4867s] [oiPhyDebug] optDemand 1168258775040.00, spDemand 1168258775040.00.
[02/16 00:43:10   4867s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33560
[02/16 00:43:10   4867s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/16 00:43:10   4867s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:21:07 mem=7922.0M
[02/16 00:43:10   4867s] OPERPROF: Starting DPlace-Init at level 1, MEM:7922.0M, EPOCH TIME: 1771224190.422424
[02/16 00:43:10   4867s] Processing tracks to init pin-track alignment.
[02/16 00:43:10   4867s] z: 1, totalTracks: 0
[02/16 00:43:10   4867s] z: 3, totalTracks: 1
[02/16 00:43:10   4867s] z: 5, totalTracks: 1
[02/16 00:43:10   4867s] z: 7, totalTracks: 1
[02/16 00:43:10   4867s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:43:10   4867s] #spOpts: rpCkHalo=4 
[02/16 00:43:10   4867s] Initializing Route Infrastructure for color support ...
[02/16 00:43:10   4867s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7922.0M, EPOCH TIME: 1771224190.422979
[02/16 00:43:10   4867s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7922.0M, EPOCH TIME: 1771224190.424018
[02/16 00:43:10   4867s] Route Infrastructure Initialized for color support successfully.
[02/16 00:43:10   4867s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7922.0M, EPOCH TIME: 1771224190.468834
[02/16 00:43:10   4867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:10   4867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:10   4867s] 
[02/16 00:43:10   4867s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:43:10   4867s] 
[02/16 00:43:10   4867s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:43:10   4867s] 
[02/16 00:43:10   4867s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:43:10   4867s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.039, MEM:7922.0M, EPOCH TIME: 1771224190.507966
[02/16 00:43:10   4867s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7922.0M, EPOCH TIME: 1771224190.508095
[02/16 00:43:10   4867s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7922.0M, EPOCH TIME: 1771224190.508262
[02/16 00:43:10   4867s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7922.0MB).
[02/16 00:43:10   4867s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.094, MEM:7922.0M, EPOCH TIME: 1771224190.516481
[02/16 00:43:10   4867s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/16 00:43:10   4867s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33560
[02/16 00:43:10   4867s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:21:08 mem=7922.0M
[02/16 00:43:10   4867s] ### Creating RouteCongInterface, started
[02/16 00:43:10   4868s] ### Creating RouteCongInterface, finished
[02/16 00:43:11   4868s] *info: 85 clock nets excluded
[02/16 00:43:11   4868s] *info: 924 no-driver nets excluded.
[02/16 00:43:11   4869s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.156106.9
[02/16 00:43:11   4869s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/16 00:43:11   4869s] ** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 57.07
[02/16 00:43:11   4869s] Optimizer TNS Opt
[02/16 00:43:12   4869s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.008|0.000|
|reg2reg   |0.055|0.000|
|HEPG      |0.055|0.000|
|All Paths |0.008|0.000|
+----------+-----+-----+

[02/16 00:43:12   4869s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:8050.0M, EPOCH TIME: 1771224192.183452
[02/16 00:43:12   4869s] Found 0 hard placement blockage before merging.
[02/16 00:43:12   4869s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:8050.0M, EPOCH TIME: 1771224192.184116
[02/16 00:43:12   4871s]   Timing Snapshot: (TGT)
[02/16 00:43:12   4871s]      Weighted WNS: -0.001
[02/16 00:43:12   4871s]       All  PG WNS: -0.012
[02/16 00:43:12   4871s]       High PG WNS: 0.000
[02/16 00:43:12   4871s]       All  PG TNS: 0.000
[02/16 00:43:12   4871s]       High PG TNS: 0.000
[02/16 00:43:12   4871s]       Low  PG TNS: 0.000
[02/16 00:43:12   4871s]    Category Slack: { [L, -0.012] [H, 0.035] }
[02/16 00:43:12   4871s] 
[02/16 00:43:12   4871s] **INFO: Triggering setup slack recovery due to forced setting
[02/16 00:43:12   4871s] Active Path Group: default 
[02/16 00:43:12   4871s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:43:12   4871s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/16 00:43:12   4871s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:43:12   4871s] |   0.008|    0.008|   0.000|    0.000|   57.07%|   0:00:00.0| 8050.0M|   view_tt|  default| rd_data[2][10]                                     |
[02/16 00:43:13   4871s] |   0.018|    0.018|   0.000|    0.000|   57.07%|   0:00:01.0| 8050.0M|   view_tt|  default| rd_data[3][15]                                     |
[02/16 00:43:13   4871s] |   0.020|    0.022|   0.000|    0.000|   57.07%|   0:00:00.0| 8050.0M|        NA|       NA| NA                                                 |
[02/16 00:43:13   4871s] |   0.020|    0.022|   0.000|    0.000|   57.07%|   0:00:00.0| 8050.0M|   view_tt|       NA| NA                                                 |
[02/16 00:43:13   4871s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/16 00:43:13   4871s] 
[02/16 00:43:13   4871s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=8050.0M) ***
[02/16 00:43:13   4872s] 
[02/16 00:43:13   4872s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=8050.0M) ***
[02/16 00:43:13   4872s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:43:13   4872s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.022|0.000|
|reg2reg   |0.055|0.000|
|HEPG      |0.055|0.000|
|All Paths |0.022|0.000|
+----------+-----+-----+

[02/16 00:43:13   4872s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.022|0.000|
|reg2reg   |0.055|0.000|
|HEPG      |0.055|0.000|
|All Paths |0.022|0.000|
+----------+-----+-----+

[02/16 00:43:13   4872s] Bottom Preferred Layer:
[02/16 00:43:13   4872s] +-----------+------------+----------+
[02/16 00:43:13   4872s] |   Layer   |    CLK     |   Rule   |
[02/16 00:43:13   4872s] +-----------+------------+----------+
[02/16 00:43:13   4872s] | M3 (z=3)  |         85 | default  |
[02/16 00:43:13   4872s] +-----------+------------+----------+
[02/16 00:43:13   4872s] Via Pillar Rule:
[02/16 00:43:13   4872s]     None
[02/16 00:43:13   4872s] Finished writing unified metrics of routing constraints.
[02/16 00:43:13   4872s] 
[02/16 00:43:13   4872s] *** Finish Post Route Setup Fixing (cpu=0:00:03.6 real=0:00:02.0 mem=8050.0M) ***
[02/16 00:43:13   4872s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.156106.9
[02/16 00:43:13   4872s] Total-nets :: 33970, Stn-nets :: 0, ratio :: 0 %, Total-len 563737, Stn-len 0
[02/16 00:43:13   4872s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33560
[02/16 00:43:13   4872s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7922.0M, EPOCH TIME: 1771224193.775067
[02/16 00:43:13   4872s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:43:13   4872s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:13   4872s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:13   4872s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:13   4872s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.236, REAL:0.064, MEM:7922.0M, EPOCH TIME: 1771224193.838923
[02/16 00:43:13   4872s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.39
[02/16 00:43:13   4872s] *** TnsOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:06.1/0:00:03.9 (1.6), totSession cpu/real = 1:21:13.0/0:26:04.6 (3.1), mem = 7922.0M
[02/16 00:43:13   4872s] 
[02/16 00:43:13   4872s] =============================================================================================
[02/16 00:43:13   4872s]  Step TAT Report : TnsOpt #2 / optDesign #3                                     23.14-s088_1
[02/16 00:43:13   4872s] =============================================================================================
[02/16 00:43:13   4872s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:43:13   4872s] ---------------------------------------------------------------------------------------------
[02/16 00:43:13   4872s] [ SlackTraversorInit     ]      2   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.3    1.2
[02/16 00:43:13   4872s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:43:13   4872s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.2 % )     0:00:00.3 /  0:00:00.5    2.0
[02/16 00:43:13   4872s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:43:13   4872s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.3    1.3
[02/16 00:43:13   4872s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:43:13   4872s] [ TransformInit          ]      1   0:00:01.0  (  25.5 % )     0:00:01.0 /  0:00:01.0    1.0
[02/16 00:43:13   4872s] [ OptimizationStep       ]      1   0:00:00.1  (   3.6 % )     0:00:00.2 /  0:00:00.3    1.1
[02/16 00:43:13   4872s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:43:13   4872s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:43:13   4872s] [ OptEval                ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    3.9
[02/16 00:43:13   4872s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:43:13   4872s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:43:13   4872s] [ IncrDelayCalc          ]      6   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.8
[02/16 00:43:13   4872s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:43:13   4872s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:43:13   4872s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:43:13   4872s] [ TnsPass                ]      1   0:00:00.6  (  14.9 % )     0:00:01.2 /  0:00:02.9    2.4
[02/16 00:43:13   4872s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:43:13   4872s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.3
[02/16 00:43:13   4872s] [ MISC                   ]          0:00:01.1  (  27.9 % )     0:00:01.1 /  0:00:01.3    1.2
[02/16 00:43:13   4872s] ---------------------------------------------------------------------------------------------
[02/16 00:43:13   4872s]  TnsOpt #2 TOTAL                    0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:06.1    1.6
[02/16 00:43:13   4872s] ---------------------------------------------------------------------------------------------
[02/16 00:43:13   4872s] Begin: Collecting metrics
[02/16 00:43:13   4872s] 
	GigaOpt Setup Optimization summary:
[02/16 00:43:13   4873s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.055 |    0.008 |         0 |        0 |       57.07 | 0:00:03  |        8050 |
	| tns_pass_0       |     0.055 |    0.022 |         0 |        0 |       57.07 | 0:00:01  |        8050 |
	| end_setup_fixing |     0.055 |    0.022 |         0 |        0 |       57.07 | 0:00:00  |        8050 |
	 ------------------------------------------------------------------------------------------------------- 
[02/16 00:43:13   4873s] 
[02/16 00:43:14   4873s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.051 |   -0.081 |           |       -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
| ccopt_pro          |           |          |           |          |             | 0:00:18  |        7904 |      |     |
| drv_eco_fixing     |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:06  |        7728 |    0 |   0 |
| wns_fixing         |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:28  |        8074 |      |     |
| tns_fixing         |     0.078 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        8074 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:07  |        7946 |      |     |
| pre_route_summary  |     0.078 |    0.022 |           |        0 |       57.07 | 0:00:00  |        7946 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:18  |        7808 |      |     |
| post_route_summary |     0.055 |    0.008 |           |        0 |       57.07 | 0:00:19  |        7922 |    0 |   0 |
| tns_eco_fixing     |     0.055 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        8050 |      |     |
 ---------------------------------------------------------------------------------------------------------------------- 
[02/16 00:43:14   4873s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4471.0M, current mem=4436.6M)

[02/16 00:43:14   4873s] End: Collecting metrics
[02/16 00:43:14   4873s] End: GigaOpt Optimization in post-eco TNS mode
[02/16 00:43:14   4873s] Running postRoute recovery in postEcoRoute mode
[02/16 00:43:14   4873s] **optDesign ... cpu = 0:08:53, real = 0:03:23, mem = 4436.6M, totSessionCpu=1:21:14 **
[02/16 00:43:14   4873s] ** INFO: Initializing Glitch Interface
[02/16 00:43:14   4874s]   Timing/DRV Snapshot: (TGT)
[02/16 00:43:14   4874s]      Weighted WNS: 0.000
[02/16 00:43:14   4874s]       All  PG WNS: 0.000
[02/16 00:43:14   4874s]       High PG WNS: 0.000
[02/16 00:43:14   4874s]       All  PG TNS: 0.000
[02/16 00:43:14   4874s]       High PG TNS: 0.000
[02/16 00:43:14   4874s]       Low  PG TNS: 0.000
[02/16 00:43:14   4874s]          Tran DRV: 0 (0)
[02/16 00:43:14   4874s]           Cap DRV: 0 (0)
[02/16 00:43:14   4874s]        Fanout DRV: 0 (0)
[02/16 00:43:14   4874s]            Glitch: 0 (0)
[02/16 00:43:14   4874s]    Category Slack: { [L, 0.002] [H, 0.035] }
[02/16 00:43:14   4874s] 
[02/16 00:43:14   4874s] Checking setup slack degradation ...
[02/16 00:43:14   4874s] 
[02/16 00:43:14   4874s] Recovery Manager:
[02/16 00:43:14   4874s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.061) - Skip
[02/16 00:43:14   4874s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.031) - Skip
[02/16 00:43:14   4874s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/16 00:43:14   4874s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 00:43:14   4874s] 
[02/16 00:43:14   4874s] Checking DRV degradation...
[02/16 00:43:14   4874s] 
[02/16 00:43:14   4874s] Recovery Manager:
[02/16 00:43:14   4874s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/16 00:43:14   4874s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/16 00:43:14   4874s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/16 00:43:14   4874s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/16 00:43:14   4874s] 
[02/16 00:43:14   4874s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/16 00:43:14   4874s] ** INFO Cleaning up Glitch Interface
[02/16 00:43:14   4874s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=7921.96M, totSessionCpu=1:21:15).
[02/16 00:43:14   4874s] **optDesign ... cpu = 0:08:55, real = 0:03:23, mem = 4435.3M, totSessionCpu=1:21:15 **
[02/16 00:43:14   4874s] 
[02/16 00:43:15   4875s] Latch borrow mode reset to max_borrow
[02/16 00:43:17   4889s] **INFO: flowCheckPoint #7 FinalSummary
[02/16 00:43:17   4889s] OPTC: user 20.0
[02/16 00:43:18   4889s] Reported timing to dir ./timingReports
[02/16 00:43:18   4889s] **optDesign ... cpu = 0:09:09, real = 0:03:27, mem = 4143.2M, totSessionCpu=1:21:30 **
[02/16 00:43:18   4889s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7752.2M, EPOCH TIME: 1771224198.212436
[02/16 00:43:18   4889s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:18   4889s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:18   4889s] 
[02/16 00:43:18   4889s] 
[02/16 00:43:18   4889s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:43:18   4889s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.052, REAL:0.045, MEM:7752.2M, EPOCH TIME: 1771224198.257681
[02/16 00:43:18   4889s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:43:18   4889s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:18   4889s] Starting delay calculation for Setup views
[02/16 00:43:18   4889s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:43:18   4889s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:43:18   4889s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:43:18   4890s] #################################################################################
[02/16 00:43:18   4890s] # Design Stage: PostRoute
[02/16 00:43:18   4890s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:43:18   4890s] # Design Mode: 45nm
[02/16 00:43:18   4890s] # Analysis Mode: MMMC OCV 
[02/16 00:43:18   4890s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:43:18   4890s] # Signoff Settings: SI On 
[02/16 00:43:18   4890s] #################################################################################
[02/16 00:43:19   4894s] Setting infinite Tws ...
[02/16 00:43:19   4894s] First Iteration Infinite Tw... 
[02/16 00:43:19   4894s] Calculate early delays in OCV mode...
[02/16 00:43:19   4894s] Calculate late delays in OCV mode...
[02/16 00:43:19   4895s] Topological Sorting (REAL = 0:00:00.0, MEM = 7736.2M, InitMEM = 7736.2M)
[02/16 00:43:19   4895s] Start delay calculation (fullDC) (8 T). (MEM=4282.11)
[02/16 00:43:19   4895s] End AAE Lib Interpolated Model. (MEM=4293.652344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:43:29   4956s] Total number of fetched objects 35615
[02/16 00:43:29   4956s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:43:30   4958s] End Timing Check Calculation. (CPU Time=0:00:01.9, Real Time=0:00:01.0)
[02/16 00:43:30   4958s] End delay calculation. (MEM=4368.14 CPU=0:01:02 REAL=0:00:10.0)
[02/16 00:43:30   4958s] End delay calculation (fullDC). (MEM=4368.14 CPU=0:01:04 REAL=0:00:11.0)
[02/16 00:43:30   4958s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:43:30   4958s] *** CDM Built up (cpu=0:01:09  real=0:00:12.0  mem= 7747.8M) ***
[02/16 00:43:31   4966s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4385.0M)
[02/16 00:43:31   4966s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:43:32   4967s] Loading CTE timing window is completed (CPU = 0:00:01.2, REAL = 0:00:01.0, MEM = 4385.0M)
[02/16 00:43:32   4967s] Starting SI iteration 2
[02/16 00:43:32   4968s] Calculate early delays in OCV mode...
[02/16 00:43:32   4968s] Calculate late delays in OCV mode...
[02/16 00:43:32   4968s] Start delay calculation (fullDC) (8 T). (MEM=4427.7)
[02/16 00:43:32   4968s] End AAE Lib Interpolated Model. (MEM=4427.699219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:43:34   4981s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:43:34   4981s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:43:34   4981s] Total number of fetched objects 35615
[02/16 00:43:34   4981s] AAE_INFO-618: Total number of nets in the design is 36541,  9.4 percent of the nets selected for SI analysis
[02/16 00:43:34   4981s] End delay calculation. (MEM=4488.69 CPU=0:00:13.0 REAL=0:00:02.0)
[02/16 00:43:34   4981s] End delay calculation (fullDC). (MEM=4488.69 CPU=0:00:13.0 REAL=0:00:02.0)
[02/16 00:43:34   4981s] *** CDM Built up (cpu=0:00:13.1  real=0:00:02.0  mem= 7372.0M) ***
[02/16 00:43:36   4987s] *** Done Building Timing Graph (cpu=0:01:38 real=0:00:18.0 totSessionCpu=1:23:08 mem=7370.0M)
[02/16 00:43:36   4988s] ** INFO: Initializing Glitch Interface
[02/16 00:43:37   4990s] ** INFO: Initializing Glitch Interface
[02/16 00:43:38   4991s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.055  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:43:38   4991s] Begin: Collecting metrics
[02/16 00:43:38   4991s] **INFO: Starting Blocking QThread with 8 CPU
[02/16 00:43:38   4991s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 00:43:38   4991s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:43:39      0s] *** QThread MetricCollect [begin] (optDesign #3) : mem = 1.0M
[02/16 00:43:39      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:43:39      0s] 
[02/16 00:43:39      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4449.5M, current mem=3694.5M)
[02/16 00:43:39      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3779.8M, current mem=3708.9M)
[02/16 00:43:39      0s] *** QThread MetricCollect [finish] (optDesign #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 1.0M
[02/16 00:43:39      0s] 
[02/16 00:43:39      0s] =============================================================================================
[02/16 00:43:39      0s]  Step TAT Report : QThreadWorker #1 / optDesign #3                              23.14-s088_1
[02/16 00:43:39      0s] =============================================================================================
[02/16 00:43:39      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:43:39      0s] ---------------------------------------------------------------------------------------------
[02/16 00:43:39      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:43:39      0s] ---------------------------------------------------------------------------------------------
[02/16 00:43:39      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:43:39      0s] ---------------------------------------------------------------------------------------------

[02/16 00:43:39   4991s]  
_______________________________________________________________________
[02/16 00:43:39   4991s]  ---------------------------------------------------------------------------------------------------------------------- 
[02/16 00:43:39   4991s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[02/16 00:43:39   4991s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[02/16 00:43:39   4991s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[02/16 00:43:39   4991s] | initial_summary    |     0.051 |   -0.081 |           |       -0 |       56.99 | 0:00:30  |        7614 |    0 |   5 |
[02/16 00:43:39   4991s] | ccopt_pro          |           |          |           |          |             | 0:00:18  |        7904 |      |     |
[02/16 00:43:39   4991s] | drv_eco_fixing     |     0.078 |   -0.086 |         0 |       -0 |       57.05 | 0:00:06  |        7728 |    0 |   0 |
[02/16 00:43:39   4991s] | wns_fixing         |     0.078 |    0.012 |         0 |        0 |       57.07 | 0:00:28  |        8074 |      |     |
[02/16 00:43:39   4991s] | tns_fixing         |     0.078 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        8074 |      |     |
[02/16 00:43:39   4991s] | route_type_fixing  |           |          |           |          |             | 0:00:07  |        7946 |      |     |
[02/16 00:43:39   4991s] | pre_route_summary  |     0.078 |    0.022 |           |        0 |       57.07 | 0:00:00  |        7946 |    0 |   0 |
[02/16 00:43:39   4991s] | eco_route          |           |          |           |          |             | 0:00:18  |        7808 |      |     |
[02/16 00:43:39   4991s] | post_route_summary |     0.055 |    0.008 |           |        0 |       57.07 | 0:00:19  |        7922 |    0 |   0 |
[02/16 00:43:39   4991s] | tns_eco_fixing     |     0.055 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        8050 |      |     |
[02/16 00:43:39   4991s] | final_summary      |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:22  |        7914 |    0 |   0 |
[02/16 00:43:39   4991s]  ---------------------------------------------------------------------------------------------------------------------- 
[02/16 00:43:40   4991s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:02.0, peak res=4449.5M, current mem=4428.8M)

[02/16 00:43:40   4991s] End: Collecting metrics
[02/16 00:43:40   4991s] **optDesign ... cpu = 0:10:51, real = 0:03:49, mem = 4428.8M, totSessionCpu=1:23:11 **
[02/16 00:43:40   4991s]  ReSet Options after AAE Based Opt flow 
[02/16 00:43:40   4991s] 
[02/16 00:43:40   4991s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:43:40   4991s] Deleting Lib Analyzer.
[02/16 00:43:40   4991s] 
[02/16 00:43:40   4991s] TimeStamp Deleting Cell Server End ...
[02/16 00:43:40   4991s] Opt: RC extraction mode changed to 'detail'
[02/16 00:43:40   4991s] *** Finished optDesign ***
[02/16 00:43:40   4991s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:43:40   4991s] UM:*                                                                   final
[02/16 00:43:40   4991s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:43:40   4991s] UM:*                                                                   opt_design_postroute
[02/16 00:43:51   4992s] Info: final physical memory for 9 CRR processes is 1014.48MB.
[02/16 00:43:53   4992s] Info: Summary of CRR changes:
[02/16 00:43:53   4992s]       - Timing transform commits:       0
[02/16 00:43:53   4992s] 
[02/16 00:43:53   4992s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:10:53 real=  0:04:33)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:25.1 real=0:00:23.5)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:02:41 real=0:00:32.4)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=  0:01:18 real=0:00:17.9)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:12.8 real=0:00:07.1)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=  0:01:11 real=0:00:37.8)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:09.5 real=0:00:08.4)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:57.6 real=0:00:19.0)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:43 real=0:00:19.1)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:06.8 real=0:00:04.6)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:15.6 real=0:00:03.4)
[02/16 00:43:53   4992s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:43:53   4992s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:43:53   4992s] Info: Destroy the CCOpt slew target map.
[02/16 00:43:53   4992s] 
[02/16 00:43:53   4992s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:43:53   4992s] Severity  ID               Count  Summary                                  
[02/16 00:43:53   4992s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[02/16 00:43:53   4992s] WARNING   IMPEXT-3518          2  The lower process node is set (using com...
[02/16 00:43:53   4992s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[02/16 00:43:53   4992s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[02/16 00:43:53   4992s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[02/16 00:43:53   4992s] WARNING   NRAG-41              1  The M1 user tracks are removed and regen...
[02/16 00:43:53   4992s] WARNING   NRAG-44              2  Track pitch is too small compared with l...
[02/16 00:43:53   4992s] WARNING   NRDB-2322            1  There are no valid layers for shielding....
[02/16 00:43:53   4992s] *** Message Summary: 12 warning(s), 0 error(s)
[02/16 00:43:53   4992s] 
[02/16 00:43:53   4992s] clean pInstBBox. size 0
[02/16 00:43:53   4992s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:43:53   4992s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:53   4992s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:53   4992s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:43:53   4992s] *** optDesign #3 [finish] () : cpu/real = 0:10:51.9/0:04:02.1 (2.7), totSession cpu/real = 1:23:12.4/0:26:44.1 (3.1), mem = 7906.0M
[02/16 00:43:53   4992s] 
[02/16 00:43:53   4992s] =============================================================================================
[02/16 00:43:53   4992s]  Final TAT Report : optDesign #3                                                23.14-s088_1
[02/16 00:43:53   4992s] =============================================================================================
[02/16 00:43:53   4992s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:43:53   4992s] ---------------------------------------------------------------------------------------------
[02/16 00:43:53   4992s] [ InitOpt                ]      1   0:00:31.8  (  13.1 % )     0:00:33.2 /  0:00:08.6    0.3
[02/16 00:43:53   4992s] [ WnsOpt                 ]      1   0:00:27.7  (  11.4 % )     0:00:27.7 /  0:00:52.6    1.9
[02/16 00:43:53   4992s] [ TnsOpt                 ]      2   0:00:09.2  (   3.8 % )     0:00:09.2 /  0:00:14.0    1.5
[02/16 00:43:53   4992s] [ DrvOpt                 ]      1   0:00:05.5  (   2.3 % )     0:00:05.5 /  0:00:09.3    1.7
[02/16 00:43:53   4992s] [ ViewPruning            ]     11   0:00:01.4  (   0.6 % )     0:00:02.3 /  0:00:08.8    3.8
[02/16 00:43:53   4992s] [ LayerAssignment        ]      2   0:00:07.0  (   2.9 % )     0:00:07.1 /  0:00:07.1    1.0
[02/16 00:43:53   4992s] [ BuildHoldData          ]      1   0:00:03.6  (   1.5 % )     0:00:30.3 /  0:02:30.6    5.0
[02/16 00:43:53   4992s] [ OptSummaryReport       ]      5   0:00:00.5  (   0.2 % )     0:00:23.9 /  0:01:49.2    4.6
[02/16 00:43:53   4992s] [ MetricReport           ]     11   0:00:04.3  (   1.8 % )     0:00:04.3 /  0:00:03.5    0.8
[02/16 00:43:53   4992s] [ DrvReport              ]      9   0:00:05.9  (   2.4 % )     0:00:05.9 /  0:00:12.2    2.1
[02/16 00:43:53   4992s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.1
[02/16 00:43:53   4992s] [ CheckPlace             ]      1   0:00:01.4  (   0.6 % )     0:00:01.4 /  0:00:02.3    1.6
[02/16 00:43:53   4992s] [ RefinePlace            ]      1   0:00:02.3  (   0.9 % )     0:00:02.3 /  0:00:06.2    2.7
[02/16 00:43:53   4992s] [ ClockDrv               ]      1   0:00:16.9  (   7.0 % )     0:00:16.9 /  0:01:15.6    4.5
[02/16 00:43:53   4992s] [ EcoRoute               ]      1   0:00:18.6  (   7.7 % )     0:00:18.6 /  0:00:57.2    3.1
[02/16 00:43:53   4992s] [ ExtractRC              ]      2   0:00:23.0  (   9.5 % )     0:00:23.0 /  0:00:24.5    1.1
[02/16 00:43:53   4992s] [ UpdateTimingGraph      ]     13   0:00:09.5  (   3.9 % )     0:01:04.2 /  0:05:51.2    5.5
[02/16 00:43:53   4992s] [ FullDelayCalc          ]      7   0:00:45.3  (  18.7 % )     0:00:45.3 /  0:04:29.8    6.0
[02/16 00:43:53   4992s] [ TimingUpdate           ]     24   0:00:10.2  (   4.2 % )     0:00:10.2 /  0:00:56.1    5.5
[02/16 00:43:53   4992s] [ TimingReport           ]      5   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:02.7    2.9
[02/16 00:43:53   4992s] [ GenerateReports        ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:43:53   4992s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[02/16 00:43:53   4992s] [ MISC                   ]          0:00:16.3  (   6.8 % )     0:00:16.3 /  0:00:04.2    0.3
[02/16 00:43:53   4992s] ---------------------------------------------------------------------------------------------
[02/16 00:43:53   4992s]  optDesign #3 TOTAL                 0:04:02.1  ( 100.0 % )     0:04:02.1 /  0:10:51.9    2.7
[02/16 00:43:53   4992s] ---------------------------------------------------------------------------------------------
[02/16 00:43:53   4992s] <CMD> optDesign -postRoute -hold
[02/16 00:43:53   4992s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4347.0M, totSessionCpu=1:23:12 **
[02/16 00:43:53   4992s] 
[02/16 00:43:53   4992s] Active Setup views: view_tt 
[02/16 00:43:53   4992s] *** optDesign #4 [begin] () : totSession cpu/real = 1:23:12.4/0:26:44.2 (3.1), mem = 7906.0M
[02/16 00:43:53   4992s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:43:53   4992s] GigaOpt running with 8 threads.
[02/16 00:43:53   4992s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 1:23:12.4/0:26:44.2 (3.1), mem = 7906.0M
[02/16 00:43:53   4992s] **INFO: User settings:
[02/16 00:43:53   4992s] setNanoRouteMode -route_detail_antenna_factor                                             1
[02/16 00:43:53   4992s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[02/16 00:43:53   4992s] setNanoRouteMode -drouteStartIteration                                                    0
[02/16 00:43:53   4992s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[02/16 00:43:53   4992s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[02/16 00:43:53   4992s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[02/16 00:43:53   4992s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[02/16 00:43:53   4992s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[02/16 00:43:53   4992s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 7
[02/16 00:43:53   4992s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[02/16 00:43:53   4992s] setNanoRouteMode -route_with_si_driven                                                    true
[02/16 00:43:53   4992s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[02/16 00:43:53   4992s] setNanoRouteMode -route_with_timing_driven                                                true
[02/16 00:43:53   4992s] setDesignMode -bottomRoutingLayer                                                         2
[02/16 00:43:53   4992s] setDesignMode -process                                                                    45
[02/16 00:43:53   4992s] setDesignMode -topRoutingLayer                                                            7
[02/16 00:43:53   4992s] setExtractRCMode -basic                                                                   true
[02/16 00:43:53   4992s] setExtractRCMode -coupled                                                                 true
[02/16 00:43:53   4992s] setExtractRCMode -coupling_c_th                                                           0.1
[02/16 00:43:53   4992s] setExtractRCMode -engine                                                                  postRoute
[02/16 00:43:53   4992s] setExtractRCMode -extended                                                                false
[02/16 00:43:53   4992s] setExtractRCMode -noCleanRCDB                                                             true
[02/16 00:43:53   4992s] setExtractRCMode -nrNetInMemory                                                           100000
[02/16 00:43:53   4992s] setExtractRCMode -relative_c_th                                                           1
[02/16 00:43:53   4992s] setExtractRCMode -total_c_th                                                              0
[02/16 00:43:53   4992s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[02/16 00:43:53   4992s] setDelayCalMode -enable_high_fanout                                                       true
[02/16 00:43:53   4992s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[02/16 00:43:53   4992s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[02/16 00:43:53   4992s] setDelayCalMode -engine                                                                   aae
[02/16 00:43:53   4992s] setDelayCalMode -ignoreNetLoad                                                            false
[02/16 00:43:53   4992s] setDelayCalMode -SIAware                                                                  true
[02/16 00:43:53   4992s] setDelayCalMode -socv_accuracy_mode                                                       low
[02/16 00:43:53   4992s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_tt }
[02/16 00:43:53   4992s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_tt}
[02/16 00:43:53   4992s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_tt}
[02/16 00:43:53   4992s] setOptMode -opt_delete_insts                                                              true
[02/16 00:43:53   4992s] setOptMode -opt_drv_margin                                                                0
[02/16 00:43:53   4992s] setOptMode -opt_drv                                                                       true
[02/16 00:43:53   4992s] setOptMode -opt_hold_target_slack                                                         0.02
[02/16 00:43:53   4992s] setOptMode -opt_resize_flip_flops                                                         true
[02/16 00:43:53   4992s] setOptMode -opt_preserve_all_sequential                                                   false
[02/16 00:43:53   4992s] setOptMode -opt_setup_target_slack                                                        0.02
[02/16 00:43:53   4992s] setSIMode -separate_delta_delay_on_data                                                   true
[02/16 00:43:53   4992s] setPlaceMode -place_detail_dpt_flow                                                       true
[02/16 00:43:53   4992s] setAnalysisMode -analysisType                                                             onChipVariation
[02/16 00:43:53   4992s] setAnalysisMode -checkType                                                                setup
[02/16 00:43:53   4992s] setAnalysisMode -clkSrcPath                                                               true
[02/16 00:43:53   4992s] setAnalysisMode -clockPropagation                                                         sdcControl
[02/16 00:43:53   4992s] setAnalysisMode -cppr                                                                     both
[02/16 00:43:53   4992s] setAnalysisMode -usefulSkew                                                               true
[02/16 00:43:53   4992s] 
[02/16 00:43:53   4992s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 00:43:53   4992s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/16 00:43:53   4994s] 
[02/16 00:43:53   4994s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:43:53   4994s] Summary for sequential cells identification: 
[02/16 00:43:53   4994s]   Identified SBFF number: 34
[02/16 00:43:53   4994s]   Identified MBFF number: 0
[02/16 00:43:53   4994s]   Identified SB Latch number: 12
[02/16 00:43:53   4994s]   Identified MB Latch number: 0
[02/16 00:43:53   4994s]   Not identified SBFF number: 0
[02/16 00:43:53   4994s]   Not identified MBFF number: 0
[02/16 00:43:53   4994s]   Not identified SB Latch number: 0
[02/16 00:43:53   4994s]   Not identified MB Latch number: 0
[02/16 00:43:53   4994s]   Number of sequential cells which are not FFs: 20
[02/16 00:43:53   4994s]  Visiting view : view_tt
[02/16 00:43:53   4994s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:43:53   4994s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:43:53   4994s]  Visiting view : view_tt
[02/16 00:43:53   4994s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:43:53   4994s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:43:53   4994s] TLC MultiMap info (StdDelay):
[02/16 00:43:53   4994s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:43:53   4994s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:43:53   4994s]  Setting StdDelay to: 6.1ps
[02/16 00:43:53   4994s] 
[02/16 00:43:53   4994s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:43:53   4994s] Need call spDPlaceInit before registerPrioInstLoc.
[02/16 00:43:53   4994s] OPERPROF: Starting DPlace-Init at level 1, MEM:7906.0M, EPOCH TIME: 1771224233.993394
[02/16 00:43:53   4994s] Processing tracks to init pin-track alignment.
[02/16 00:43:53   4994s] z: 1, totalTracks: 0
[02/16 00:43:53   4994s] z: 3, totalTracks: 1
[02/16 00:43:53   4994s] z: 5, totalTracks: 1
[02/16 00:43:53   4994s] z: 7, totalTracks: 1
[02/16 00:43:53   4994s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:43:53   4994s] #spOpts: rpCkHalo=4 
[02/16 00:43:53   4994s] Initializing Route Infrastructure for color support ...
[02/16 00:43:53   4994s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7906.0M, EPOCH TIME: 1771224233.994068
[02/16 00:43:53   4994s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7906.0M, EPOCH TIME: 1771224233.995359
[02/16 00:43:53   4994s] Route Infrastructure Initialized for color support successfully.
[02/16 00:43:54   4994s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:43:54   4994s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:54   4994s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:54   4994s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:43:54   4994s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7906.0M, EPOCH TIME: 1771224234.039945
[02/16 00:43:54   4994s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:54   4994s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:54   4994s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7906.0M, EPOCH TIME: 1771224234.044060
[02/16 00:43:54   4994s] Max number of tech site patterns supported in site array is 256.
[02/16 00:43:54   4994s] Core basic site is asap7sc7p5t
[02/16 00:43:54   4994s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:43:54   4994s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:43:54   4994s] Fast DP-INIT is on for default
[02/16 00:43:54   4994s] Keep-away cache is enable on metals: 1-10
[02/16 00:43:54   4994s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:43:54   4994s] Atter site array init, number of instance map data is 0.
[02/16 00:43:54   4994s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.063, REAL:0.041, MEM:7922.0M, EPOCH TIME: 1771224234.084781
[02/16 00:43:54   4994s] 
[02/16 00:43:54   4994s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:43:54   4994s] 
[02/16 00:43:54   4994s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:43:54   4994s] OPERPROF:     Starting CMU at level 3, MEM:7922.0M, EPOCH TIME: 1771224234.100677
[02/16 00:43:54   4994s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:7922.0M, EPOCH TIME: 1771224234.105641
[02/16 00:43:54   4994s] 
[02/16 00:43:54   4994s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:43:54   4994s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.099, REAL:0.075, MEM:7922.0M, EPOCH TIME: 1771224234.114845
[02/16 00:43:54   4994s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7922.0M, EPOCH TIME: 1771224234.115002
[02/16 00:43:54   4994s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7922.0M, EPOCH TIME: 1771224234.115222
[02/16 00:43:54   4995s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=7922.0MB).
[02/16 00:43:54   4995s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.177, REAL:0.152, MEM:7922.0M, EPOCH TIME: 1771224234.145157
[02/16 00:43:54   4995s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7922.0M, EPOCH TIME: 1771224234.145276
[02/16 00:43:54   4995s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:43:54   4995s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:54   4995s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:54   4995s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:54   4995s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.266, REAL:0.060, MEM:7922.0M, EPOCH TIME: 1771224234.205485
[02/16 00:43:54   4995s] 
[02/16 00:43:54   4995s] Creating Lib Analyzer ...
[02/16 00:43:54   4995s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:43:54   4995s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:43:54   4995s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:43:54   4995s] 
[02/16 00:43:54   4995s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:43:55   4996s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:23:16 mem=7922.0M
[02/16 00:43:55   4996s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:23:17 mem=7922.0M
[02/16 00:43:55   4996s] Creating Lib Analyzer, finished. 
[02/16 00:43:55   4996s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[02/16 00:43:55   4996s] **INFO: Using Advanced Metric Collection system.
[02/16 00:43:55   4996s] **optDesign ... cpu = 0:00:04, real = 0:00:02, mem = 4375.0M, totSessionCpu=1:23:17 **
[02/16 00:43:55   4996s] Existing Dirty Nets : 0
[02/16 00:43:55   4996s] New Signature Flow (optDesignCheckOptions) ....
[02/16 00:43:55   4996s] #Taking db snapshot
[02/16 00:43:55   4996s] #Taking db snapshot ... done
[02/16 00:43:55   4996s] OPERPROF: Starting checkPlace at level 1, MEM:7922.0M, EPOCH TIME: 1771224235.708937
[02/16 00:43:55   4996s] Processing tracks to init pin-track alignment.
[02/16 00:43:55   4996s] z: 1, totalTracks: 0
[02/16 00:43:55   4996s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:43:55   4996s] z: 3, totalTracks: 1
[02/16 00:43:55   4996s] z: 5, totalTracks: 1
[02/16 00:43:55   4996s] z: 7, totalTracks: 1
[02/16 00:43:55   4996s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/16 00:43:55   4996s] Initializing Route Infrastructure for color support ...
[02/16 00:43:55   4996s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7922.0M, EPOCH TIME: 1771224235.709293
[02/16 00:43:55   4996s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7922.0M, EPOCH TIME: 1771224235.709937
[02/16 00:43:55   4996s] Route Infrastructure Initialized for color support successfully.
[02/16 00:43:55   4996s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:43:55   4996s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:55   4996s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:55   4996s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:43:55   4996s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7922.0M, EPOCH TIME: 1771224235.729574
[02/16 00:43:55   4996s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:55   4996s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:55   4996s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7922.0M, EPOCH TIME: 1771224235.731318
[02/16 00:43:55   4996s] Max number of tech site patterns supported in site array is 256.
[02/16 00:43:55   4996s] Core basic site is asap7sc7p5t
[02/16 00:43:55   4996s] Processing tracks to init pin-track alignment.
[02/16 00:43:55   4996s] z: 1, totalTracks: 0
[02/16 00:43:55   4996s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:43:55   4996s] z: 3, totalTracks: 1
[02/16 00:43:55   4996s] z: 5, totalTracks: 1
[02/16 00:43:55   4996s] z: 7, totalTracks: 1
[02/16 00:43:55   4996s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:43:55   4996s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:43:55   4996s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:43:55   4996s] SiteArray: use 2,969,600 bytes
[02/16 00:43:55   4996s] SiteArray: current memory after site array memory allocation 7922.0M
[02/16 00:43:55   4996s] SiteArray: FP blocked sites are writable
[02/16 00:43:55   4996s] Keep-away cache is enable on metals: 1-10
[02/16 00:43:55   4996s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:43:55   4996s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7922.0M, EPOCH TIME: 1771224235.761514
[02/16 00:43:55   4996s] Process 1983 (called=3191 computed=15) wires and vias for routing blockage analysis
[02/16 00:43:55   4996s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.011, REAL:0.006, MEM:7922.0M, EPOCH TIME: 1771224235.767338
[02/16 00:43:55   4996s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:43:55   4996s] Atter site array init, number of instance map data is 0.
[02/16 00:43:55   4996s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.060, REAL:0.038, MEM:7922.0M, EPOCH TIME: 1771224235.769032
[02/16 00:43:55   4996s] 
[02/16 00:43:55   4996s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:43:55   4996s] 
[02/16 00:43:55   4996s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:43:55   4996s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.069, REAL:0.047, MEM:7922.0M, EPOCH TIME: 1771224235.776250
[02/16 00:43:55   4996s] Begin checking placement ... (start mem=7922.0M, init mem=7922.0M)
[02/16 00:43:55   4996s] Begin checking exclusive groups violation ...
[02/16 00:43:55   4996s] There are 0 groups to check, max #box is 0, total #box is 0
[02/16 00:43:55   4996s] Finished checking exclusive groups violations. Found 0 Vio.
[02/16 00:43:55   4997s] 
[02/16 00:43:55   4997s] Running CheckPlace using 8 threads!...
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s] ...checkPlace MT is done!
[02/16 00:43:56   4998s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7890.0M, EPOCH TIME: 1771224236.133419
[02/16 00:43:56   4998s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.052, REAL:0.074, MEM:7890.0M, EPOCH TIME: 1771224236.207878
[02/16 00:43:56   4998s] *info: Placed = 33560          (Fixed = 42)
[02/16 00:43:56   4998s] *info: Unplaced = 0           
[02/16 00:43:56   4998s] Placement Density:57.06%(73016/127946)
[02/16 00:43:56   4998s] Placement Density (including fixed std cells):57.06%(73016/127946)
[02/16 00:43:56   4998s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:43:56   4998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:43:56   4998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:56   4998s] # Resetting pin-track-align track data.
[02/16 00:43:56   4998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:56   4998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:56   4998s] Finished checkPlace (total: cpu=0:00:01.4, real=0:00:01.0; vio checks: cpu=0:00:01.3, real=0:00:01.0; mem=7890.0M)
[02/16 00:43:56   4998s] OPERPROF: Finished checkPlace at level 1, CPU:1.387, REAL:0.526, MEM:7890.0M, EPOCH TIME: 1771224236.234780
[02/16 00:43:56   4998s] #optDebug: { P: 45 W: 8201 FE: standard PE: none LDR: 1}
[02/16 00:43:56   4998s]  Initial DC engine is -> aae
[02/16 00:43:56   4998s]  
[02/16 00:43:56   4998s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/16 00:43:56   4998s]  
[02/16 00:43:56   4998s]  
[02/16 00:43:56   4998s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/16 00:43:56   4998s]  
[02/16 00:43:56   4998s] Reset EOS DB
[02/16 00:43:56   4998s] Ignoring AAE DB Resetting ...
[02/16 00:43:56   4998s]  Set Options for AAE Based Opt flow 
[02/16 00:43:56   4998s] *** optDesign -postRoute ***
[02/16 00:43:56   4998s] DRC Margin: user margin 0.0; extra margin 0
[02/16 00:43:56   4998s] Setup Target Slack: user slack 0.02
[02/16 00:43:56   4998s] Hold Target Slack: user slack 0.02
[02/16 00:43:56   4998s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:43:56   4998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:56   4998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:56   4998s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7890.0M, EPOCH TIME: 1771224236.299687
[02/16 00:43:56   4998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:56   4998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:56   4998s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7890.0M, EPOCH TIME: 1771224236.301486
[02/16 00:43:56   4998s] Max number of tech site patterns supported in site array is 256.
[02/16 00:43:56   4998s] Core basic site is asap7sc7p5t
[02/16 00:43:56   4998s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:43:56   4998s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:43:56   4998s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:43:56   4998s] SiteArray: use 2,969,600 bytes
[02/16 00:43:56   4998s] SiteArray: current memory after site array memory allocation 7922.0M
[02/16 00:43:56   4998s] SiteArray: FP blocked sites are writable
[02/16 00:43:56   4998s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:7922.0M, EPOCH TIME: 1771224236.334295
[02/16 00:43:56   4998s] Process 1983 (called=3191 computed=15) wires and vias for routing blockage analysis
[02/16 00:43:56   4998s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.012, REAL:0.006, MEM:7922.0M, EPOCH TIME: 1771224236.340782
[02/16 00:43:56   4998s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:43:56   4998s] Atter site array init, number of instance map data is 0.
[02/16 00:43:56   4998s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.071, REAL:0.044, MEM:7922.0M, EPOCH TIME: 1771224236.345260
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:43:56   4998s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.089, REAL:0.063, MEM:7922.0M, EPOCH TIME: 1771224236.362264
[02/16 00:43:56   4998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:43:56   4998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:43:56   4998s] Deleting Lib Analyzer.
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s] TimeStamp Deleting Cell Server End ...
[02/16 00:43:56   4998s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:43:56   4998s] Summary for sequential cells identification: 
[02/16 00:43:56   4998s]   Identified SBFF number: 34
[02/16 00:43:56   4998s]   Identified MBFF number: 0
[02/16 00:43:56   4998s]   Identified SB Latch number: 12
[02/16 00:43:56   4998s]   Identified MB Latch number: 0
[02/16 00:43:56   4998s]   Not identified SBFF number: 0
[02/16 00:43:56   4998s]   Not identified MBFF number: 0
[02/16 00:43:56   4998s]   Not identified SB Latch number: 0
[02/16 00:43:56   4998s]   Not identified MB Latch number: 0
[02/16 00:43:56   4998s]   Number of sequential cells which are not FFs: 20
[02/16 00:43:56   4998s]  Visiting view : view_tt
[02/16 00:43:56   4998s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:43:56   4998s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:43:56   4998s]  Visiting view : view_tt
[02/16 00:43:56   4998s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:43:56   4998s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:43:56   4998s] TLC MultiMap info (StdDelay):
[02/16 00:43:56   4998s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:43:56   4998s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:43:56   4998s]  Setting StdDelay to: 6.1ps
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s] TimeStamp Deleting Cell Server End ...
[02/16 00:43:56   4998s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:06.0/0:00:03.0 (2.0), totSession cpu/real = 1:23:18.5/0:26:47.2 (3.1), mem = 7922.0M
[02/16 00:43:56   4998s] 
[02/16 00:43:56   4998s] =============================================================================================
[02/16 00:43:56   4998s]  Step TAT Report : InitOpt #1 / optDesign #4                                    23.14-s088_1
[02/16 00:43:56   4998s] =============================================================================================
[02/16 00:43:56   4998s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:43:56   4998s] ---------------------------------------------------------------------------------------------
[02/16 00:43:56   4998s] [ CellServerInit         ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:43:56   4998s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  38.9 % )     0:00:01.2 /  0:00:01.2    1.1
[02/16 00:43:56   4998s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:43:56   4998s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:43:56   4998s] [ CheckPlace             ]      1   0:00:00.5  (  17.4 % )     0:00:00.5 /  0:00:01.4    2.6
[02/16 00:43:56   4998s] [ DetailPlaceInit        ]      1   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.2
[02/16 00:43:56   4998s] [ MISC                   ]          0:00:01.1  (  35.9 % )     0:00:01.1 /  0:00:03.1    2.9
[02/16 00:43:56   4998s] ---------------------------------------------------------------------------------------------
[02/16 00:43:56   4998s]  InitOpt #1 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:06.0    2.0
[02/16 00:43:56   4998s] ---------------------------------------------------------------------------------------------
[02/16 00:43:56   4998s] Include MVT Delays for Hold Opt
[02/16 00:43:56   4998s] ** INFO : this run is activating 'postRoute' automaton
[02/16 00:43:56   4998s] **INFO: flowCheckPoint #8 InitialSummary
[02/16 00:43:56   4998s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 7921.961M)
[02/16 00:43:56   4998s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/16 00:43:56   4998s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33560 and nets=36541 using extraction engine 'postRoute' at effort level 'low' .
[02/16 00:43:56   4998s] PostRoute (effortLevel low) RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:43:56   4998s] RC Extraction called in multi-corner(1) mode.
[02/16 00:43:56   4998s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:43:56   4998s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:43:56   4998s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/16 00:43:56   4998s] * Layer Id             : 1 - M1
[02/16 00:43:56   4998s]       Thickness        : 0.6
[02/16 00:43:56   4998s]       Min Width        : 0.072
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] * Layer Id             : 2 - M2
[02/16 00:43:56   4998s]       Thickness        : 0.6
[02/16 00:43:56   4998s]       Min Width        : 0.072
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] * Layer Id             : 3 - M3
[02/16 00:43:56   4998s]       Thickness        : 0.6
[02/16 00:43:56   4998s]       Min Width        : 0.072
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] * Layer Id             : 4 - M4
[02/16 00:43:56   4998s]       Thickness        : 0.6
[02/16 00:43:56   4998s]       Min Width        : 0.096
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] * Layer Id             : 5 - M5
[02/16 00:43:56   4998s]       Thickness        : 0.6
[02/16 00:43:56   4998s]       Min Width        : 0.096
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] * Layer Id             : 6 - M6
[02/16 00:43:56   4998s]       Thickness        : 0.6
[02/16 00:43:56   4998s]       Min Width        : 0.128
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] * Layer Id             : 7 - M7
[02/16 00:43:56   4998s]       Thickness        : 0.6
[02/16 00:43:56   4998s]       Min Width        : 0.128
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] * Layer Id             : 8 - M8
[02/16 00:43:56   4998s]       Thickness        : 0.6
[02/16 00:43:56   4998s]       Min Width        : 0.16
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] * Layer Id             : 9 - M9
[02/16 00:43:56   4998s]       Thickness        : 0.6
[02/16 00:43:56   4998s]       Min Width        : 0.16
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] * Layer Id             : 10 - M10
[02/16 00:43:56   4998s]       Thickness        : 1
[02/16 00:43:56   4998s]       Min Width        : 8
[02/16 00:43:56   4998s]       Layer Dielectric : 4.1
[02/16 00:43:56   4998s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d -maxResLength 200  -basic
[02/16 00:43:56   4998s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/16 00:43:56   4998s]       RC Corner Indexes            0   
[02/16 00:43:56   4998s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:43:56   4998s] Coupling Cap. Scaling Factor : 1.00000 
[02/16 00:43:56   4998s] Resistance Scaling Factor    : 1.00000 
[02/16 00:43:56   4998s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:43:56   4998s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:43:56   4998s] Shrink Factor                : 1.00000
[02/16 00:43:57   4999s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:43:57   4999s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:43:57   4999s] eee: pegSigSF=1.070000
[02/16 00:43:57   4999s] Initializing multi-corner resistance tables ...
[02/16 00:43:57   4999s] eee: Grid unit RC data computation started
[02/16 00:43:57   4999s] eee: Grid unit RC data computation completed
[02/16 00:43:57   4999s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:43:57   4999s] eee: l=2 avDens=0.155858 usedTrk=11701.025070 availTrk=75075.000000 sigTrk=11701.025070
[02/16 00:43:57   4999s] eee: l=3 avDens=0.275028 usedTrk=24071.796615 availTrk=87525.000000 sigTrk=24071.796615
[02/16 00:43:57   4999s] eee: l=4 avDens=0.176467 usedTrk=11395.369294 availTrk=64575.000000 sigTrk=11395.369294
[02/16 00:43:57   4999s] eee: l=5 avDens=0.183094 usedTrk=9289.741018 availTrk=50737.500000 sigTrk=9289.741018
[02/16 00:43:57   4999s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:43:57   4999s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:43:57   4999s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:43:57   4999s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:43:57   4999s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:43:57   4999s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:43:57   4999s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274997 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:43:57   4999s] eee: NetCapCache creation started. (Current Mem: 7921.961M) 
[02/16 00:43:57   4999s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 7921.961M) 
[02/16 00:43:57   4999s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:43:57   4999s] eee: Metal Layers Info:
[02/16 00:43:57   4999s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:43:57   4999s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:43:57   4999s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:43:57   4999s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:43:57   4999s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:43:57   4999s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:43:57   4999s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:43:57   4999s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:43:57   4999s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:43:57   4999s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:43:57   4999s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:43:57   4999s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:43:57   4999s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:43:57   4999s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:43:57   4999s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:43:57   4999s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:43:57   4999s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:43:58   5000s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 7922.0M)
[02/16 00:43:58   5000s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for storing RC.
[02/16 00:43:59   5001s] Extracted 10.0007% (CPU Time= 0:00:02.4  MEM= 7946.0M)
[02/16 00:44:00   5002s] Extracted 20.0005% (CPU Time= 0:00:02.8  MEM= 7946.0M)
[02/16 00:44:00   5002s] Extracted 30.0008% (CPU Time= 0:00:03.3  MEM= 7946.0M)
[02/16 00:44:01   5003s] Extracted 40.0006% (CPU Time= 0:00:03.7  MEM= 7946.0M)
[02/16 00:44:01   5003s] Extracted 50.0008% (CPU Time= 0:00:04.1  MEM= 7946.0M)
[02/16 00:44:01   5004s] Extracted 60.0007% (CPU Time= 0:00:04.6  MEM= 7946.0M)
[02/16 00:44:02   5004s] Extracted 70.0005% (CPU Time= 0:00:05.2  MEM= 7946.0M)
[02/16 00:44:03   5005s] Extracted 80.0008% (CPU Time= 0:00:05.8  MEM= 7946.0M)
[02/16 00:44:03   5005s] Extracted 90.0006% (CPU Time= 0:00:06.3  MEM= 7946.0M)
[02/16 00:44:04   5007s] Extracted 100% (CPU Time= 0:00:07.6  MEM= 7946.0M)
[02/16 00:44:05   5007s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:44:05   5007s] Number of Extracted Resistors     : 558727
[02/16 00:44:05   5007s] Number of Extracted Ground Cap.   : 565579
[02/16 00:44:05   5007s] Number of Extracted Coupling Cap. : 1261036
[02/16 00:44:05   5007s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7921.961M)
[02/16 00:44:05   5007s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 00:44:05   5007s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 7922.0M)
[02/16 00:44:05   5007s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb_Filter.rcdb.d' for storing RC.
[02/16 00:44:05   5008s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 7921.961M)
[02/16 00:44:05   5008s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7921.961M)
[02/16 00:44:05   5008s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7921.961M)
[02/16 00:44:05   5008s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d) for hinst (top) of cell (systolic_top_ARRAY_SIZE8);
[02/16 00:44:05   5008s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=7921.961M)
[02/16 00:44:05   5008s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 0 access done (mem: 7921.961M)
[02/16 00:44:05   5008s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.9  Real Time: 0:00:09.0  MEM: 7921.961M)
[02/16 00:44:06   5008s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7792.2M, EPOCH TIME: 1771224246.090127
[02/16 00:44:06   5008s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:06   5008s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:06   5008s] 
[02/16 00:44:06   5008s] 
[02/16 00:44:06   5008s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:44:06   5008s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.044, REAL:0.036, MEM:7792.2M, EPOCH TIME: 1771224246.126253
[02/16 00:44:06   5008s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:44:06   5008s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:06   5008s] ** INFO: Initializing Glitch Interface
[02/16 00:44:06   5008s] ** INFO: Initializing Glitch Cache
[02/16 00:44:06   5008s] **INFO: flowCheckPoint #9 OptimizationHold
[02/16 00:44:06   5008s] GigaOpt Hold Optimizer is used
[02/16 00:44:06   5008s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/16 00:44:06   5008s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7792.180M)
[02/16 00:44:06   5008s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7792.2M)
[02/16 00:44:06   5008s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:44:06   5008s] eee: pegSigSF=1.070000
[02/16 00:44:06   5008s] Initializing multi-corner resistance tables ...
[02/16 00:44:06   5008s] eee: Grid unit RC data computation started
[02/16 00:44:06   5008s] eee: Grid unit RC data computation completed
[02/16 00:44:06   5008s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:44:06   5008s] eee: l=2 avDens=0.155858 usedTrk=11701.025070 availTrk=75075.000000 sigTrk=11701.025070
[02/16 00:44:06   5008s] eee: l=3 avDens=0.275028 usedTrk=24071.796615 availTrk=87525.000000 sigTrk=24071.796615
[02/16 00:44:06   5008s] eee: l=4 avDens=0.176467 usedTrk=11395.369294 availTrk=64575.000000 sigTrk=11395.369294
[02/16 00:44:06   5008s] eee: l=5 avDens=0.183094 usedTrk=9289.741018 availTrk=50737.500000 sigTrk=9289.741018
[02/16 00:44:06   5008s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:44:06   5008s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:44:06   5008s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:44:06   5008s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:44:06   5008s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:44:06   5009s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:44:06   5009s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274997 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:44:06   5009s] eee: NetCapCache creation started. (Current Mem: 7792.180M) 
[02/16 00:44:06   5009s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 7792.180M) 
[02/16 00:44:06   5009s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:44:06   5009s] eee: Metal Layers Info:
[02/16 00:44:06   5009s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:44:06   5009s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:44:06   5009s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:44:06   5009s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:44:06   5009s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:44:06   5009s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:44:06   5009s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:44:06   5009s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:44:06   5009s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:44:06   5009s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:44:06   5009s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:44:06   5009s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:44:06   5009s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:44:06   5009s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:44:06   5009s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:44:06   5009s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:44:06   5009s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:44:06   5009s] End AAE Lib Interpolated Model. (MEM=4255.992188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:44:06   5009s] 
[02/16 00:44:06   5009s] Creating Lib Analyzer ...
[02/16 00:44:06   5009s] 
[02/16 00:44:06   5009s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:44:06   5009s] Summary for sequential cells identification: 
[02/16 00:44:06   5009s]   Identified SBFF number: 34
[02/16 00:44:06   5009s]   Identified MBFF number: 0
[02/16 00:44:06   5009s]   Identified SB Latch number: 12
[02/16 00:44:06   5009s]   Identified MB Latch number: 0
[02/16 00:44:06   5009s]   Not identified SBFF number: 0
[02/16 00:44:06   5009s]   Not identified MBFF number: 0
[02/16 00:44:06   5009s]   Not identified SB Latch number: 0
[02/16 00:44:06   5009s]   Not identified MB Latch number: 0
[02/16 00:44:06   5009s]   Number of sequential cells which are not FFs: 20
[02/16 00:44:06   5009s]  Visiting view : view_tt
[02/16 00:44:06   5009s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:06   5009s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:06   5009s]  Visiting view : view_tt
[02/16 00:44:06   5009s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:06   5009s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:06   5009s] TLC MultiMap info (StdDelay):
[02/16 00:44:06   5009s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:44:06   5009s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:44:06   5009s]  Setting StdDelay to: 6.1ps
[02/16 00:44:06   5009s] 
[02/16 00:44:06   5009s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:44:06   5009s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:44:06   5009s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:44:06   5009s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:44:06   5009s] 
[02/16 00:44:06   5009s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:44:07   5009s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:23:30 mem=7792.2M
[02/16 00:44:07   5009s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:23:30 mem=7792.2M
[02/16 00:44:07   5009s] Creating Lib Analyzer, finished. 
[02/16 00:44:07   5009s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:23:30 mem=7792.2M ***
[02/16 00:44:07   5009s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 1:23:29.9/0:26:58.0 (3.1), mem = 7792.2M
[02/16 00:44:07   5009s] Effort level <high> specified for reg2reg path_group
[02/16 00:44:07   5012s] 
[02/16 00:44:07   5012s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:44:07   5012s] Deleting Lib Analyzer.
[02/16 00:44:07   5012s] 
[02/16 00:44:07   5012s] TimeStamp Deleting Cell Server End ...
[02/16 00:44:09   5017s] Starting delay calculation for Hold views
[02/16 00:44:09   5017s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:44:09   5017s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:44:09   5017s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:44:09   5017s] #################################################################################
[02/16 00:44:09   5017s] # Design Stage: PostRoute
[02/16 00:44:09   5017s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:44:09   5017s] # Design Mode: 45nm
[02/16 00:44:09   5017s] # Analysis Mode: MMMC OCV 
[02/16 00:44:09   5017s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:44:09   5017s] # Signoff Settings: SI On 
[02/16 00:44:09   5017s] #################################################################################
[02/16 00:44:09   5019s] Setting infinite Tws ...
[02/16 00:44:09   5019s] First Iteration Infinite Tw... 
[02/16 00:44:09   5019s] Calculate late delays in OCV mode...
[02/16 00:44:09   5019s] Calculate early delays in OCV mode...
[02/16 00:44:09   5019s] Topological Sorting (REAL = 0:00:00.0, MEM = 7776.2M, InitMEM = 7776.2M)
[02/16 00:44:09   5019s] Start delay calculation (fullDC) (8 T). (MEM=4259.21)
[02/16 00:44:10   5019s] End AAE Lib Interpolated Model. (MEM=4270.746094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:44:17   5074s] Total number of fetched objects 35615
[02/16 00:44:17   5074s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:44:18   5075s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:01.0)
[02/16 00:44:18   5075s] End delay calculation. (MEM=4362.95 CPU=0:00:54.6 REAL=0:00:08.0)
[02/16 00:44:18   5075s] End delay calculation (fullDC). (MEM=4362.95 CPU=0:00:56.4 REAL=0:00:09.0)
[02/16 00:44:18   5075s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:44:18   5075s] *** CDM Built up (cpu=0:00:58.5  real=0:00:09.0  mem= 7755.8M) ***
[02/16 00:44:19   5081s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4381.0M)
[02/16 00:44:19   5081s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:44:19   5083s] Loading CTE timing window is completed (CPU = 0:00:01.1, REAL = 0:00:00.0, MEM = 4381.0M)
[02/16 00:44:19   5083s] 
[02/16 00:44:19   5083s] Executing IPO callback for view pruning ..
[02/16 00:44:19   5083s] Starting SI iteration 2
[02/16 00:44:19   5084s] Calculate late delays in OCV mode...
[02/16 00:44:19   5084s] Calculate early delays in OCV mode...
[02/16 00:44:19   5084s] Start delay calculation (fullDC) (8 T). (MEM=4347.14)
[02/16 00:44:19   5084s] End AAE Lib Interpolated Model. (MEM=4347.136719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:44:20   5088s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:44:20   5088s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:44:20   5088s] Total number of fetched objects 35615
[02/16 00:44:20   5088s] AAE_INFO-618: Total number of nets in the design is 36541,  4.7 percent of the nets selected for SI analysis
[02/16 00:44:20   5088s] End delay calculation. (MEM=4387.82 CPU=0:00:03.9 REAL=0:00:01.0)
[02/16 00:44:20   5088s] End delay calculation (fullDC). (MEM=4387.82 CPU=0:00:03.9 REAL=0:00:01.0)
[02/16 00:44:20   5088s] *** CDM Built up (cpu=0:00:04.0  real=0:00:01.0  mem= 7380.0M) ***
[02/16 00:44:21   5093s] *** Done Building Timing Graph (cpu=0:01:16 real=0:00:13.0 totSessionCpu=1:24:53 mem=7370.0M)
[02/16 00:44:22   5095s] 
[02/16 00:44:22   5095s] Active hold views:
[02/16 00:44:22   5095s]  view_tt
[02/16 00:44:22   5095s]   Dominating endpoints: 0
[02/16 00:44:22   5095s]   Dominating TNS: -0.000
[02/16 00:44:22   5095s] 
[02/16 00:44:22   5095s] Done building cte hold timing graph (fixHold) cpu=0:01:26 real=0:00:15.0 totSessionCpu=1:24:55 mem=7402.0M ***
[02/16 00:44:23   5096s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:01:27 real=0:00:16.0 totSessionCpu=1:24:57 mem=7402.0M ***
[02/16 00:44:23   5100s] Starting delay calculation for Setup views
[02/16 00:44:24   5100s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:44:24   5100s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:44:24   5100s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:44:24   5100s] #################################################################################
[02/16 00:44:24   5100s] # Design Stage: PostRoute
[02/16 00:44:24   5100s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:44:24   5100s] # Design Mode: 45nm
[02/16 00:44:24   5100s] # Analysis Mode: MMMC OCV 
[02/16 00:44:24   5100s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:44:24   5100s] # Signoff Settings: SI On 
[02/16 00:44:24   5100s] #################################################################################
[02/16 00:44:24   5102s] Setting infinite Tws ...
[02/16 00:44:24   5102s] First Iteration Infinite Tw... 
[02/16 00:44:24   5102s] Calculate early delays in OCV mode...
[02/16 00:44:24   5102s] Calculate late delays in OCV mode...
[02/16 00:44:24   5102s] Topological Sorting (REAL = 0:00:00.0, MEM = 7248.2M, InitMEM = 7248.2M)
[02/16 00:44:24   5102s] Start delay calculation (fullDC) (8 T). (MEM=4297.27)
[02/16 00:44:25   5103s] End AAE Lib Interpolated Model. (MEM=4314.812500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:44:32   5156s] Total number of fetched objects 35615
[02/16 00:44:32   5156s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:44:32   5157s] End Timing Check Calculation. (CPU Time=0:00:01.7, Real Time=0:00:00.0)
[02/16 00:44:32   5157s] End delay calculation. (MEM=4377.05 CPU=0:00:53.3 REAL=0:00:07.0)
[02/16 00:44:32   5157s] End delay calculation (fullDC). (MEM=4377.05 CPU=0:00:55.1 REAL=0:00:08.0)
[02/16 00:44:32   5157s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:44:32   5157s] *** CDM Built up (cpu=0:00:57.1  real=0:00:08.0  mem= 7755.8M) ***
[02/16 00:44:33   5164s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4384.1M)
[02/16 00:44:33   5164s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:44:33   5165s] Loading CTE timing window is completed (CPU = 0:00:01.1, REAL = 0:00:00.0, MEM = 4384.1M)
[02/16 00:44:33   5165s] 
[02/16 00:44:33   5165s] Executing IPO callback for view pruning ..
[02/16 00:44:33   5165s] Starting SI iteration 2
[02/16 00:44:34   5166s] Calculate early delays in OCV mode...
[02/16 00:44:34   5166s] Calculate late delays in OCV mode...
[02/16 00:44:34   5166s] Start delay calculation (fullDC) (8 T). (MEM=4363.9)
[02/16 00:44:34   5166s] End AAE Lib Interpolated Model. (MEM=4363.902344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:44:35   5178s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:44:35   5178s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:44:35   5178s] Total number of fetched objects 35615
[02/16 00:44:35   5178s] AAE_INFO-618: Total number of nets in the design is 36541,  9.4 percent of the nets selected for SI analysis
[02/16 00:44:35   5178s] End delay calculation. (MEM=4426.1 CPU=0:00:11.8 REAL=0:00:01.0)
[02/16 00:44:35   5178s] End delay calculation (fullDC). (MEM=4426.1 CPU=0:00:11.9 REAL=0:00:01.0)
[02/16 00:44:35   5178s] *** CDM Built up (cpu=0:00:11.9  real=0:00:01.0  mem= 7380.0M) ***
[02/16 00:44:37   5184s] 
[02/16 00:44:37   5184s] Creating Lib Analyzer ...
[02/16 00:44:37   5184s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:44:37   5184s] 
[02/16 00:44:37   5184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:44:37   5184s] Summary for sequential cells identification: 
[02/16 00:44:37   5184s]   Identified SBFF number: 34
[02/16 00:44:37   5184s]   Identified MBFF number: 0
[02/16 00:44:37   5184s]   Identified SB Latch number: 12
[02/16 00:44:37   5184s]   Identified MB Latch number: 0
[02/16 00:44:37   5184s]   Not identified SBFF number: 0
[02/16 00:44:37   5184s]   Not identified MBFF number: 0
[02/16 00:44:37   5184s]   Not identified SB Latch number: 0
[02/16 00:44:37   5184s]   Not identified MB Latch number: 0
[02/16 00:44:37   5184s]   Number of sequential cells which are not FFs: 20
[02/16 00:44:37   5184s]  Visiting view : view_tt
[02/16 00:44:37   5184s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:37   5184s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:37   5184s]  Visiting view : view_tt
[02/16 00:44:37   5184s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:37   5184s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:37   5184s] TLC MultiMap info (StdDelay):
[02/16 00:44:37   5184s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:44:37   5184s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:44:37   5184s]  Setting StdDelay to: 6.1ps
[02/16 00:44:37   5184s] 
[02/16 00:44:37   5184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:44:37   5184s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:44:37   5184s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:44:37   5184s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:44:37   5184s] 
[02/16 00:44:37   5184s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:44:38   5184s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:26:25 mem=7402.0M
[02/16 00:44:38   5185s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:26:25 mem=7402.0M
[02/16 00:44:38   5185s] Creating Lib Analyzer, finished. 
[02/16 00:44:39   5191s] *** Done Building Timing Graph (cpu=0:01:31 real=0:00:16.0 totSessionCpu=1:26:32 mem=7370.0M)
[02/16 00:44:39   5191s] Done building cte setup timing graph (fixHold) cpu=0:03:02 real=0:00:32.0 totSessionCpu=1:26:32 mem=7370.0M ***
[02/16 00:44:40   5194s] *info: category slack lower bound [L 0.0] default
[02/16 00:44:40   5194s] *info: category slack lower bound [H 0.0] reg2reg 
[02/16 00:44:40   5194s] --------------------------------------------------- 
[02/16 00:44:40   5194s]    Setup Violation Summary with Target Slack (0.020 ns)
[02/16 00:44:40   5194s] --------------------------------------------------- 
[02/16 00:44:40   5194s]          WNS    reg2regWNS
[02/16 00:44:40   5194s]     0.002 ns      0.035 ns
[02/16 00:44:40   5194s] --------------------------------------------------- 
[02/16 00:44:40   5194s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/16 00:44:40   5194s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/16 00:44:40   5194s] Setting latch borrow mode to budget during optimization.
[02/16 00:44:42   5203s] ** INFO: Initializing Glitch Interface
[02/16 00:44:42   5204s]   Timing/DRV Snapshot: (REF)
[02/16 00:44:42   5204s]      Weighted WNS: 0.000
[02/16 00:44:42   5204s]       All  PG WNS: 0.000
[02/16 00:44:42   5204s]       High PG WNS: 0.000
[02/16 00:44:42   5204s]       All  PG TNS: 0.000
[02/16 00:44:42   5204s]       High PG TNS: 0.000
[02/16 00:44:42   5204s]       Low  PG TNS: 0.000
[02/16 00:44:42   5204s]          Tran DRV: 0 (0)
[02/16 00:44:42   5204s]           Cap DRV: 0 (0)
[02/16 00:44:42   5204s]        Fanout DRV: 0 (0)
[02/16 00:44:42   5204s]            Glitch: 0 (0)
[02/16 00:44:42   5204s]    Category Slack: { [L, 0.002] [H, 0.035] }
[02/16 00:44:42   5204s] 
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:44:42   5205s] Deleting Lib Analyzer.
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] TimeStamp Deleting Cell Server End ...
[02/16 00:44:42   5205s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:44:42   5205s] Summary for sequential cells identification: 
[02/16 00:44:42   5205s]   Identified SBFF number: 34
[02/16 00:44:42   5205s]   Identified MBFF number: 0
[02/16 00:44:42   5205s]   Identified SB Latch number: 12
[02/16 00:44:42   5205s]   Identified MB Latch number: 0
[02/16 00:44:42   5205s]   Not identified SBFF number: 0
[02/16 00:44:42   5205s]   Not identified MBFF number: 0
[02/16 00:44:42   5205s]   Not identified SB Latch number: 0
[02/16 00:44:42   5205s]   Not identified MB Latch number: 0
[02/16 00:44:42   5205s]   Number of sequential cells which are not FFs: 20
[02/16 00:44:42   5205s]  Visiting view : view_tt
[02/16 00:44:42   5205s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:42   5205s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:42   5205s]  Visiting view : view_tt
[02/16 00:44:42   5205s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:42   5205s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:42   5205s] TLC MultiMap info (StdDelay):
[02/16 00:44:42   5205s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:44:42   5205s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:44:42   5205s]  Setting StdDelay to: 6.1ps
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] TimeStamp Deleting Cell Server End ...
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] Creating Lib Analyzer ...
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:44:42   5205s] Summary for sequential cells identification: 
[02/16 00:44:42   5205s]   Identified SBFF number: 34
[02/16 00:44:42   5205s]   Identified MBFF number: 0
[02/16 00:44:42   5205s]   Identified SB Latch number: 12
[02/16 00:44:42   5205s]   Identified MB Latch number: 0
[02/16 00:44:42   5205s]   Not identified SBFF number: 0
[02/16 00:44:42   5205s]   Not identified MBFF number: 0
[02/16 00:44:42   5205s]   Not identified SB Latch number: 0
[02/16 00:44:42   5205s]   Not identified MB Latch number: 0
[02/16 00:44:42   5205s]   Number of sequential cells which are not FFs: 20
[02/16 00:44:42   5205s]  Visiting view : view_tt
[02/16 00:44:42   5205s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:42   5205s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:42   5205s]  Visiting view : view_tt
[02/16 00:44:42   5205s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:42   5205s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:42   5205s] TLC MultiMap info (StdDelay):
[02/16 00:44:42   5205s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:44:42   5205s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:44:42   5205s]  Setting StdDelay to: 6.1ps
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:44:42   5205s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:44:42   5205s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:44:42   5205s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:44:42   5205s] 
[02/16 00:44:42   5205s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:44:43   5205s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:26:46 mem=7402.0M
[02/16 00:44:43   5205s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:26:46 mem=7402.0M
[02/16 00:44:43   5205s] Creating Lib Analyzer, finished. 
[02/16 00:44:43   5205s] 
[02/16 00:44:43   5205s] *Info: minBufDelay = 8.9 ps, libStdDelay = 6.1 ps, minBufSize = 14929920 (4.0)
[02/16 00:44:43   5205s] *Info: worst delay setup view: view_tt
[02/16 00:44:43   5205s] Footprint list for hold buffering (delay unit: ps)
[02/16 00:44:43   5205s] =================================================================
[02/16 00:44:43   5205s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/16 00:44:43   5205s] ------------------------------------------------------------------
[02/16 00:44:43   5205s] *Info:        8.9       1.00     39.47    4.0  40.36 HB1xp67_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       10.4       1.00     45.11    4.0  45.53 HB1xp67_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       11.8       1.00     14.35    5.0  13.53 BUFx2_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       13.9       1.00     15.89    5.0  15.24 BUFx2_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       22.6       1.00     39.99    5.0  40.91 HB2xp67_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       27.1       1.00     45.11    5.0  46.31 HB2xp67_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       10.6       1.15      9.23    6.0   9.09 BUFx3_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       12.4       1.00     11.28    6.0  10.26 BUFx3_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       30.2       1.00     39.99    6.0  41.64 HB3xp67_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       36.0       1.00     45.63    6.0  47.35 HB3xp67_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       16.3       1.00      7.69    7.0   6.88 BUFx4_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       18.5       1.00      9.23    7.0   7.76 BUFx4_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       38.4       1.20     41.01    7.0  42.49 HB4xp67_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       45.4       1.21     46.65    7.0  48.54 HB4xp67_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       13.8       1.07      6.15    8.0   5.53 BUFx5_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       15.6       1.00      7.18    8.0   6.24 BUFx5_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       11.3       1.11      7.18    8.0   6.82 BUFx4f_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       13.3       1.11      8.20    8.0   7.67 BUFx4f_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       11.0       1.00      5.13   10.0   4.63 BUFx6f_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       11.8       1.08      5.64   10.0   5.20 BUFx6f_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       15.6       1.00      4.61   12.0   3.53 BUFx8_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       17.6       1.00      5.64   12.0   3.97 BUFx8_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       14.0       1.00      4.10   14.0   2.89 BUFx10_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       15.2       1.05      4.61   14.0   3.23 BUFx10_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       15.7       1.00      3.59   16.0   2.49 BUFx12_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       16.8       1.04      4.10   16.0   2.78 BUFx12_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       11.7       1.04      3.59   18.0   2.47 BUFx12f_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       13.0       1.08      4.10   18.0   2.74 BUFx12f_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       13.0       1.05      2.56   22.0   1.97 BUFx16f_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       14.8       1.06      2.56   22.0   2.16 BUFx16f_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] *Info:       16.6       1.03      2.05   30.0   1.60 BUFx24_ASAP7_75t_SL (A,Y)
[02/16 00:44:43   5205s] *Info:       18.5       1.04      2.05   30.0   1.72 BUFx24_ASAP7_75t_L (A,Y)
[02/16 00:44:43   5205s] =================================================================
[02/16 00:44:43   5205s] 
[02/16 00:44:43   5205s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:44:43   5205s] Deleting Lib Analyzer.
[02/16 00:44:43   5205s] 
[02/16 00:44:43   5205s] TimeStamp Deleting Cell Server End ...
[02/16 00:44:43   5205s] 
[02/16 00:44:43   5205s] Creating Lib Analyzer ...
[02/16 00:44:43   5205s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:44:43   5205s] 
[02/16 00:44:43   5205s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:44:43   5205s] Summary for sequential cells identification: 
[02/16 00:44:43   5205s]   Identified SBFF number: 34
[02/16 00:44:43   5205s]   Identified MBFF number: 0
[02/16 00:44:43   5205s]   Identified SB Latch number: 12
[02/16 00:44:43   5205s]   Identified MB Latch number: 0
[02/16 00:44:43   5205s]   Not identified SBFF number: 0
[02/16 00:44:43   5205s]   Not identified MBFF number: 0
[02/16 00:44:43   5205s]   Not identified SB Latch number: 0
[02/16 00:44:43   5205s]   Not identified MB Latch number: 0
[02/16 00:44:43   5205s]   Number of sequential cells which are not FFs: 20
[02/16 00:44:43   5205s]  Visiting view : view_tt
[02/16 00:44:43   5205s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:43   5205s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:43   5205s]  Visiting view : view_tt
[02/16 00:44:43   5205s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:43   5205s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:43   5205s] TLC MultiMap info (StdDelay):
[02/16 00:44:43   5205s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:44:43   5205s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:44:43   5205s]  Setting StdDelay to: 6.1ps
[02/16 00:44:43   5205s] 
[02/16 00:44:43   5205s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:44:43   5206s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:44:43   5206s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:44:43   5206s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:44:43   5206s] 
[02/16 00:44:43   5206s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:44:44   5206s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:26:47 mem=7402.0M
[02/16 00:44:44   5206s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:26:47 mem=7402.0M
[02/16 00:44:44   5206s] Creating Lib Analyzer, finished. 
[02/16 00:44:44   5206s] Hold Timer stdDelay =  6.1ps
[02/16 00:44:44   5206s]  Visiting view : view_tt
[02/16 00:44:44   5206s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:44:44   5206s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:44:44   5206s] Hold Timer stdDelay =  6.1ps (view_tt)
[02/16 00:44:44   5206s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7402.0M, EPOCH TIME: 1771224284.260923
[02/16 00:44:44   5206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:44   5206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:44   5206s] 
[02/16 00:44:44   5206s] 
[02/16 00:44:44   5206s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:44:44   5206s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.031, REAL:0.026, MEM:7402.0M, EPOCH TIME: 1771224284.287293
[02/16 00:44:44   5206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:44:44   5206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:44   5206s] ** INFO: Initializing Glitch Interface
[02/16 00:44:44   5207s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.055  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.116  |  0.116  |  0.435  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:44:44   5207s] **optDesign ... cpu = 0:03:35, real = 0:00:51, mem = 4389.0M, totSessionCpu=1:26:48 **
[02/16 00:44:44   5207s] Begin: Collecting metrics
[02/16 00:44:44   5207s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.055 | 0.022 |   0 |       57.07 | 0:00:37  |        7402 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[02/16 00:44:44   5207s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4389.0M, current mem=4389.0M)

[02/16 00:44:44   5207s] End: Collecting metrics
[02/16 00:44:44   5207s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:03:18.0/0:00:37.7 (5.3), totSession cpu/real = 1:26:48.0/0:27:35.7 (3.1), mem = 7402.0M
[02/16 00:44:44   5207s] 
[02/16 00:44:44   5207s] =============================================================================================
[02/16 00:44:44   5207s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              23.14-s088_1
[02/16 00:44:44   5207s] =============================================================================================
[02/16 00:44:44   5207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:44:44   5207s] ---------------------------------------------------------------------------------------------
[02/16 00:44:44   5207s] [ ViewPruning            ]      7   0:00:01.9  (   5.0 % )     0:00:02.8 /  0:00:09.9    3.6
[02/16 00:44:44   5207s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:00.4 /  0:00:01.1    2.5
[02/16 00:44:44   5207s] [ MetricReport           ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/16 00:44:44   5207s] [ DrvReport              ]      2   0:00:00.8  (   2.1 % )     0:00:00.8 /  0:00:02.2    2.7
[02/16 00:44:44   5207s] [ SlackTraversorInit     ]      3   0:00:00.3  (   0.8 % )     0:00:00.7 /  0:00:02.3    3.1
[02/16 00:44:44   5207s] [ CellServerInit         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:44:44   5207s] [ LibAnalyzerInit        ]      2   0:00:01.4  (   3.8 % )     0:00:01.4 /  0:00:01.5    1.1
[02/16 00:44:44   5207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:44:44   5207s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:44:44   5207s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:44:44   5207s] [ HoldTimerNodeList      ]      1   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.6    1.0
[02/16 00:44:44   5207s] [ UpdateTimingGraph      ]      4   0:00:05.0  (  13.4 % )     0:00:28.1 /  0:02:47.6    6.0
[02/16 00:44:44   5207s] [ FullDelayCalc          ]      4   0:00:19.3  (  51.2 % )     0:00:19.3 /  0:02:11.4    6.8
[02/16 00:44:44   5207s] [ TimingUpdate           ]      9   0:00:04.1  (  11.0 % )     0:00:04.1 /  0:00:24.4    5.9
[02/16 00:44:44   5207s] [ TimingReport           ]      2   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:01.1    2.9
[02/16 00:44:44   5207s] [ IncrTimingUpdate       ]      4   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:01.9    4.3
[02/16 00:44:44   5207s] [ MISC                   ]          0:00:03.0  (   7.9 % )     0:00:03.0 /  0:00:11.5    3.9
[02/16 00:44:44   5207s] ---------------------------------------------------------------------------------------------
[02/16 00:44:44   5207s]  BuildHoldData #1 TOTAL             0:00:37.7  ( 100.0 % )     0:00:37.7 /  0:03:18.0    5.3
[02/16 00:44:44   5207s] ---------------------------------------------------------------------------------------------
[02/16 00:44:44   5207s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 1:26:48.0/0:27:35.7 (3.1), mem = 7402.0M
[02/16 00:44:44   5207s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.40
[02/16 00:44:44   5208s] #optDebug: Start CG creation (mem=7402.0M)
[02/16 00:44:44   5208s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:44:45   5208s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:44:45   5208s] ToF 291.6977um
[02/16 00:44:45   5208s] (cpu=0:00:00.6, mem=7402.0M)
[02/16 00:44:45   5208s]  ...processing cgPrt (cpu=0:00:00.6, mem=7402.0M)
[02/16 00:44:45   5208s]  ...processing cgEgp (cpu=0:00:00.6, mem=7402.0M)
[02/16 00:44:45   5208s]  ...processing cgPbk (cpu=0:00:00.6, mem=7402.0M)
[02/16 00:44:45   5208s]  ...processing cgNrb(cpu=0:00:00.6, mem=7402.0M)
[02/16 00:44:45   5208s]  ...processing cgObs (cpu=0:00:00.6, mem=7402.0M)
[02/16 00:44:45   5208s]  ...processing cgCon (cpu=0:00:00.6, mem=7402.0M)
[02/16 00:44:45   5208s]  ...processing cgPdm (cpu=0:00:00.6, mem=7402.0M)
[02/16 00:44:45   5208s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=7402.0M)
[02/16 00:44:45   5209s] 
[02/16 00:44:45   5209s] Active Setup views: view_tt 
[02/16 00:44:45   5209s] HoldSingleBuffer minRootGain=4
[02/16 00:44:45   5209s] HoldSingleBuffer minRootGain=4
[02/16 00:44:45   5209s] HoldSingleBuffer minRootGain=4
[02/16 00:44:45   5209s] HoldSingleBuffer minRootGain=4
[02/16 00:44:45   5209s] *info: Run optDesign holdfix with 8 threads.
[02/16 00:44:46   5209s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:44:46   5209s] --------------------------------------------------- 
[02/16 00:44:46   5209s]    Hold Timing Summary  - Initial 
[02/16 00:44:46   5209s] --------------------------------------------------- 
[02/16 00:44:46   5209s]  Target slack:       0.0200 ns
[02/16 00:44:46   5209s]  View: view_tt 
[02/16 00:44:46   5209s]    WNS:       0.1156  >>>  WNS:       0.0956 with TargetSlack
[02/16 00:44:46   5209s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[02/16 00:44:46   5209s]    VP :            0  >>>  VP:            0  with TargetSlack
[02/16 00:44:46   5209s]    Worst hold path end point: u_skew_b_gen_skew_channel[6].with_delay.sr_reg[1][5]/D
[02/16 00:44:46   5209s] --------------------------------------------------- 
[02/16 00:44:46   5209s] *** Hold timing is met. Hold fixing is not needed 
[02/16 00:44:46   5209s] **INFO: total 0 insts, 0 nets marked don't touch
[02/16 00:44:46   5209s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/16 00:44:46   5209s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/16 00:44:46   5209s]    Hold Timing Snapshot:
[02/16 00:44:46   5209s]              All PG WNS: 0.000
[02/16 00:44:46   5209s]              All PG TNS: 0.000
[02/16 00:44:46   5209s] Begin: Collecting metrics
[02/16 00:44:46   5209s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.055 | 0.022 |   0 |       57.07 | 0:00:37  |        7402 |    0 |   0 |
| hold_fixing     |           |       |     |             | 0:00:02  |        7498 |      |     |
 ----------------------------------------------------------------------------------------------- 
[02/16 00:44:46   5209s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4465.4M, current mem=4465.4M)

[02/16 00:44:46   5209s] End: Collecting metrics
[02/16 00:44:46   5209s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.40
[02/16 00:44:46   5209s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 1:26:49.8/0:27:37.4 (3.1), mem = 7402.0M
[02/16 00:44:46   5209s] 
[02/16 00:44:46   5209s] =============================================================================================
[02/16 00:44:46   5209s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    23.14-s088_1
[02/16 00:44:46   5209s] =============================================================================================
[02/16 00:44:46   5209s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:44:46   5209s] ---------------------------------------------------------------------------------------------
[02/16 00:44:46   5209s] [ MetricReport           ]      1   0:00:00.2  (  12.4 % )     0:00:00.2 /  0:00:00.2    1.1
[02/16 00:44:46   5209s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:44:46   5209s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:44:46   5209s] [ ChannelGraphInit       ]      1   0:00:00.6  (  33.5 % )     0:00:00.6 /  0:00:00.6    1.0
[02/16 00:44:46   5209s] [ MISC                   ]          0:00:00.9  (  54.0 % )     0:00:00.9 /  0:00:01.0    1.1
[02/16 00:44:46   5209s] ---------------------------------------------------------------------------------------------
[02/16 00:44:46   5209s]  HoldOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.8    1.0
[02/16 00:44:46   5209s] ---------------------------------------------------------------------------------------------
[02/16 00:44:46   5209s] Running postRoute recovery in preEcoRoute mode
[02/16 00:44:46   5209s] **optDesign ... cpu = 0:03:37, real = 0:00:53, mem = 4454.5M, totSessionCpu=1:26:50 **
[02/16 00:44:46   5209s] ** INFO: Initializing Glitch Interface
[02/16 00:44:46   5210s]   DRV Snapshot: (TGT)
[02/16 00:44:46   5210s]          Tran DRV: 0 (0)
[02/16 00:44:46   5210s]           Cap DRV: 0 (0)
[02/16 00:44:46   5210s]        Fanout DRV: 0 (0)
[02/16 00:44:46   5210s]            Glitch: 0 (0)
[02/16 00:44:46   5210s] Checking DRV degradation...
[02/16 00:44:46   5210s] 
[02/16 00:44:46   5210s] Recovery Manager:
[02/16 00:44:46   5210s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:44:46   5210s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:44:46   5210s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:44:46   5210s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:44:46   5210s] 
[02/16 00:44:46   5210s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/16 00:44:46   5210s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=7401.96M, totSessionCpu=1:26:51).
[02/16 00:44:46   5210s] **optDesign ... cpu = 0:03:38, real = 0:00:53, mem = 4454.4M, totSessionCpu=1:26:51 **
[02/16 00:44:46   5210s] 
[02/16 00:44:46   5210s] ** INFO: Initializing Glitch Interface
[02/16 00:44:47   5211s]   DRV Snapshot: (REF)
[02/16 00:44:47   5211s]          Tran DRV: 0 (0)
[02/16 00:44:47   5211s]           Cap DRV: 0 (0)
[02/16 00:44:47   5211s]        Fanout DRV: 0 (0)
[02/16 00:44:47   5211s]            Glitch: 0 (0)
[02/16 00:44:47   5211s] Running refinePlace -preserveRouting true -hardFence false
[02/16 00:44:47   5211s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:7402.0M, EPOCH TIME: 1771224287.354244
[02/16 00:44:47   5211s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:7402.0M, EPOCH TIME: 1771224287.354376
[02/16 00:44:47   5211s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7402.0M, EPOCH TIME: 1771224287.354501
[02/16 00:44:47   5211s] Processing tracks to init pin-track alignment.
[02/16 00:44:47   5211s] z: 1, totalTracks: 0
[02/16 00:44:47   5211s] z: 3, totalTracks: 1
[02/16 00:44:47   5211s] z: 5, totalTracks: 1
[02/16 00:44:47   5211s] z: 7, totalTracks: 1
[02/16 00:44:47   5211s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:44:47   5211s] #spOpts: rpCkHalo=4 
[02/16 00:44:47   5211s] Initializing Route Infrastructure for color support ...
[02/16 00:44:47   5211s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7402.0M, EPOCH TIME: 1771224287.354826
[02/16 00:44:47   5211s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:7402.0M, EPOCH TIME: 1771224287.355364
[02/16 00:44:47   5211s] Route Infrastructure Initialized for color support successfully.
[02/16 00:44:47   5211s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7402.0M, EPOCH TIME: 1771224287.386726
[02/16 00:44:47   5211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:47   5211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:47   5211s] Processing tracks to init pin-track alignment.
[02/16 00:44:47   5211s] z: 1, totalTracks: 0
[02/16 00:44:47   5211s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:44:47   5211s] z: 3, totalTracks: 1
[02/16 00:44:47   5211s] z: 5, totalTracks: 1
[02/16 00:44:47   5211s] z: 7, totalTracks: 1
[02/16 00:44:47   5211s] 
[02/16 00:44:47   5211s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:44:47   5211s] 
[02/16 00:44:47   5211s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:44:47   5211s] 
[02/16 00:44:47   5211s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:44:47   5211s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.036, REAL:0.031, MEM:7402.0M, EPOCH TIME: 1771224287.417813
[02/16 00:44:47   5211s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7402.0M, EPOCH TIME: 1771224287.417914
[02/16 00:44:47   5211s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7402.0M, EPOCH TIME: 1771224287.418197
[02/16 00:44:47   5211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7402.0MB).
[02/16 00:44:47   5211s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.077, REAL:0.073, MEM:7402.0M, EPOCH TIME: 1771224287.427560
[02/16 00:44:47   5211s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.078, REAL:0.073, MEM:7402.0M, EPOCH TIME: 1771224287.427602
[02/16 00:44:47   5211s] TDRefine: refinePlace mode is spiral
[02/16 00:44:47   5211s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:44:47   5211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.18
[02/16 00:44:47   5211s] OPERPROF:   Starting Refine-Place at level 2, MEM:7402.0M, EPOCH TIME: 1771224287.431163
[02/16 00:44:47   5211s] *** Starting refinePlace (1:26:52 mem=7402.0M) ***
[02/16 00:44:47   5211s] Total net bbox length = 4.914e+05 (1.862e+05 3.052e+05) (ext = 3.012e+04)
[02/16 00:44:47   5211s] 
[02/16 00:44:47   5211s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:44:47   5211s] 
[02/16 00:44:47   5211s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:44:47   5211s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:7402.0M, EPOCH TIME: 1771224287.459878
[02/16 00:44:47   5211s] # Found 42 legal fixed insts to color.
[02/16 00:44:47   5211s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.002, REAL:0.002, MEM:7402.0M, EPOCH TIME: 1771224287.461650
[02/16 00:44:47   5211s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7402.0M, EPOCH TIME: 1771224287.499698
[02/16 00:44:47   5211s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.002, REAL:0.002, MEM:7402.0M, EPOCH TIME: 1771224287.501689
[02/16 00:44:47   5211s] Set min layer with design mode ( 2 )
[02/16 00:44:47   5211s] Set max layer with design mode ( 7 )
[02/16 00:44:47   5211s] Set min layer with design mode ( 2 )
[02/16 00:44:47   5211s] Set max layer with design mode ( 7 )
[02/16 00:44:47   5211s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7402.0M, EPOCH TIME: 1771224287.513755
[02/16 00:44:47   5211s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.002, REAL:0.002, MEM:7402.0M, EPOCH TIME: 1771224287.515646
[02/16 00:44:47   5211s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:7402.0M, EPOCH TIME: 1771224287.515708
[02/16 00:44:47   5211s] Starting refinePlace ...
[02/16 00:44:47   5211s] Set min layer with design mode ( 2 )
[02/16 00:44:47   5211s] Set max layer with design mode ( 7 )
[02/16 00:44:47   5211s] One DDP V2 for no tweak run.
[02/16 00:44:47   5211s] Set min layer with design mode ( 2 )
[02/16 00:44:47   5211s] Set max layer with design mode ( 7 )
[02/16 00:44:47   5211s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:44:47   5211s] DDP markSite nrRow 331 nrJob 331
[02/16 00:44:47   5211s]   Spread Effort: high, post-route mode, useDDP on.
[02/16 00:44:47   5211s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=7402.0MB) @(1:26:52 - 1:26:52).
[02/16 00:44:47   5211s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:44:47   5211s] wireLenOptFixPriorityInst 4466 inst fixed
[02/16 00:44:47   5211s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:44:47   5211s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=7402.0MB) @(1:26:52 - 1:26:52).
[02/16 00:44:47   5212s] 
[02/16 00:44:47   5212s]  === Spiral for Logical I: (movable: 33518) ===
[02/16 00:44:47   5212s] 
[02/16 00:44:47   5212s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:44:48   5213s] 
[02/16 00:44:48   5213s]  Info: 0 filler has been deleted!
[02/16 00:44:48   5214s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:44:48   5214s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:01.0)
[02/16 00:44:48   5214s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:44:48   5214s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=7370.0MB) @(1:26:52 - 1:26:54).
[02/16 00:44:48   5214s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:44:48   5214s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:44:48   5214s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 7370.0MB
[02/16 00:44:48   5214s] Statistics of distance of Instance movement in refine placement:
[02/16 00:44:48   5214s]   maximum (X+Y) =         0.00 um
[02/16 00:44:48   5214s]   mean    (X+Y) =         0.00 um
[02/16 00:44:48   5214s] Summary Report:
[02/16 00:44:48   5214s] Instances move: 0 (out of 33518 movable)
[02/16 00:44:48   5214s] Instances flipped: 0
[02/16 00:44:48   5214s] Mean displacement: 0.00 um
[02/16 00:44:48   5214s] Max displacement: 0.00 um 
[02/16 00:44:48   5214s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:44:48   5214s] Total instances moved : 0
[02/16 00:44:48   5214s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:2.298, REAL:0.933, MEM:7370.0M, EPOCH TIME: 1771224288.448374
[02/16 00:44:48   5214s] Total net bbox length = 4.914e+05 (1.862e+05 3.052e+05) (ext = 3.012e+04)
[02/16 00:44:48   5214s] Runtime: CPU: 0:00:02.4 REAL: 0:00:01.0 MEM: 7370.0MB
[02/16 00:44:48   5214s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:01.0, mem=7370.0MB) @(1:26:52 - 1:26:54).
[02/16 00:44:48   5214s] *** Finished refinePlace (1:26:54 mem=7370.0M) ***
[02/16 00:44:48   5214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.18
[02/16 00:44:48   5214s] OPERPROF:   Finished Refine-Place at level 2, CPU:2.416, REAL:1.051, MEM:7370.0M, EPOCH TIME: 1771224288.481699
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[02/16 00:44:48   5214s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:44:48   5214s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:7370.0M, EPOCH TIME: 1771224288.485469
[02/16 00:44:48   5214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:44:48   5214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:48   5214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:48   5214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:48   5214s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.210, REAL:0.051, MEM:7402.0M, EPOCH TIME: 1771224288.536038
[02/16 00:44:48   5214s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:2.711, REAL:1.182, MEM:7402.0M, EPOCH TIME: 1771224288.536145
[02/16 00:44:48   5214s] Latch borrow mode reset to max_borrow
[02/16 00:44:50   5225s] **INFO: flowCheckPoint #10 FinalSummary
[02/16 00:44:50   5225s] OPTC: user 20.0
[02/16 00:44:50   5225s] Reported timing to dir ./timingReports
[02/16 00:44:50   5225s] **optDesign ... cpu = 0:03:54, real = 0:00:57, mem = 4448.6M, totSessionCpu=1:27:06 **
[02/16 00:44:50   5226s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7362.0M, EPOCH TIME: 1771224290.720867
[02/16 00:44:50   5226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:50   5226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:50   5226s] 
[02/16 00:44:50   5226s] 
[02/16 00:44:50   5226s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:44:50   5226s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.048, REAL:0.041, MEM:7362.0M, EPOCH TIME: 1771224290.762088
[02/16 00:44:50   5226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:44:50   5226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:44:50   5226s] Saving timing graph ...
[02/16 00:44:51   5232s] TG backup dir: /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/opt_timing_graph_tYYxMO
[02/16 00:44:51   5232s] Disk Usage:
[02/16 00:44:51   5232s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/16 00:44:51   5232s] /dev/mapper/rhel-home 412642448 373097276  39545172  91% /home
[02/16 00:44:52   5234s] Done save timing graph
[02/16 00:44:52   5234s] Disk Usage:
[02/16 00:44:52   5234s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/16 00:44:52   5234s] /dev/mapper/rhel-home 412642448 373368956  39273492  91% /home
[02/16 00:44:52   5234s] 
[02/16 00:44:52   5234s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:44:52   5234s] 
[02/16 00:44:52   5234s] TimeStamp Deleting Cell Server End ...
[02/16 00:44:53   5238s] Starting delay calculation for Hold views
[02/16 00:44:53   5239s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:44:53   5239s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:44:53   5239s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:44:53   5239s] #################################################################################
[02/16 00:44:53   5239s] # Design Stage: PostRoute
[02/16 00:44:53   5239s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:44:53   5239s] # Design Mode: 45nm
[02/16 00:44:53   5239s] # Analysis Mode: MMMC OCV 
[02/16 00:44:53   5239s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:44:53   5239s] # Signoff Settings: SI On 
[02/16 00:44:53   5239s] #################################################################################
[02/16 00:44:54   5241s] Setting infinite Tws ...
[02/16 00:44:54   5241s] First Iteration Infinite Tw... 
[02/16 00:44:54   5241s] Calculate late delays in OCV mode...
[02/16 00:44:54   5241s] Calculate early delays in OCV mode...
[02/16 00:44:54   5241s] Topological Sorting (REAL = 0:00:00.0, MEM = 7216.2M, InitMEM = 7216.2M)
[02/16 00:44:54   5241s] Start delay calculation (fullDC) (8 T). (MEM=4589.77)
[02/16 00:44:54   5241s] End AAE Lib Interpolated Model. (MEM=4608.058594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:45:02   5295s] Total number of fetched objects 35615
[02/16 00:45:02   5295s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:45:02   5296s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[02/16 00:45:02   5296s] End delay calculation. (MEM=4646.88 CPU=0:00:53.8 REAL=0:00:07.0)
[02/16 00:45:02   5296s] End delay calculation (fullDC). (MEM=4646.88 CPU=0:00:55.6 REAL=0:00:08.0)
[02/16 00:45:02   5296s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:45:02   5296s] *** CDM Built up (cpu=0:00:57.7  real=0:00:09.0  mem= 7747.8M) ***
[02/16 00:45:03   5303s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4651.9M)
[02/16 00:45:03   5303s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:45:04   5304s] Loading CTE timing window is completed (CPU = 0:00:01.1, REAL = 0:00:01.0, MEM = 4651.9M)
[02/16 00:45:04   5304s] Starting SI iteration 2
[02/16 00:45:04   5305s] Calculate late delays in OCV mode...
[02/16 00:45:04   5305s] Calculate early delays in OCV mode...
[02/16 00:45:04   5305s] Start delay calculation (fullDC) (8 T). (MEM=4400.79)
[02/16 00:45:04   5305s] End AAE Lib Interpolated Model. (MEM=4400.789062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:45:05   5309s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:45:05   5309s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:45:05   5309s] Total number of fetched objects 35615
[02/16 00:45:05   5309s] AAE_INFO-618: Total number of nets in the design is 36541,  4.7 percent of the nets selected for SI analysis
[02/16 00:45:05   5309s] End delay calculation. (MEM=4440.12 CPU=0:00:04.1 REAL=0:00:01.0)
[02/16 00:45:05   5309s] End delay calculation (fullDC). (MEM=4440.12 CPU=0:00:04.1 REAL=0:00:01.0)
[02/16 00:45:05   5309s] *** CDM Built up (cpu=0:00:04.2  real=0:00:01.0  mem= 7372.0M) ***
[02/16 00:45:06   5314s] *** Done Building Timing Graph (cpu=0:01:16 real=0:00:13.0 totSessionCpu=1:28:35 mem=7370.0M)
[02/16 00:45:07   5319s] Restoring timing graph ...
[02/16 00:45:08   5321s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/16 00:45:08   5321s] Done restore timing graph
[02/16 00:45:09   5322s] ** INFO: Initializing Glitch Interface
[02/16 00:45:10   5323s] ** INFO: Initializing Glitch Interface
[02/16 00:45:11   5324s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tt 
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.055  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.116  |  0.116  |  0.435  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:45:11   5324s] *** Final Summary (holdfix) CPU=0:01:38, REAL=0:00:21.0, MEM=7944.8M
[02/16 00:45:11   5324s] Begin: Collecting metrics
[02/16 00:45:11   5324s] **INFO: Starting Blocking QThread with 8 CPU
[02/16 00:45:11   5324s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 00:45:11   5324s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:45:11      0s] *** QThread MetricCollect [begin] (optDesign #4) : mem = 0.8M
[02/16 00:45:11      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:45:11      0s] 
[02/16 00:45:11      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4465.4M, current mem=3632.3M)
[02/16 00:45:11      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3718.0M, current mem=3646.7M)
[02/16 00:45:12      0s] *** QThread MetricCollect [finish] (optDesign #4) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 0.8M
[02/16 00:45:12      0s] 
[02/16 00:45:12      0s] =============================================================================================
[02/16 00:45:12      0s]  Step TAT Report : QThreadWorker #1 / optDesign #4                              23.14-s088_1
[02/16 00:45:12      0s] =============================================================================================
[02/16 00:45:12      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:45:12      0s] ---------------------------------------------------------------------------------------------
[02/16 00:45:12      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:45:12      0s] ---------------------------------------------------------------------------------------------
[02/16 00:45:12      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:45:12      0s] ---------------------------------------------------------------------------------------------

[02/16 00:45:12   5324s]  
_______________________________________________________________________
[02/16 00:45:12   5324s]  ----------------------------------------------------------------------------------------------- 
[02/16 00:45:12   5324s] | Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
[02/16 00:45:12   5324s] |                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
[02/16 00:45:12   5324s] |-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
[02/16 00:45:12   5324s] | initial_summary |     0.055 | 0.022 |   0 |       57.07 | 0:00:37  |        7402 |    0 |   0 |
[02/16 00:45:12   5324s] | hold_fixing     |           |       |     |             | 0:00:02  |        7498 |      |     |
[02/16 00:45:12   5324s] | final_summary   |     0.055 | 0.022 |   0 |       57.07 | 0:00:22  |        7945 |    0 |   0 |
[02/16 00:45:12   5324s]  ----------------------------------------------------------------------------------------------- 
[02/16 00:45:12   5324s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4465.4M, current mem=4393.8M)

[02/16 00:45:12   5324s] End: Collecting metrics
[02/16 00:45:12   5324s] **optDesign ... cpu = 0:05:32, real = 0:01:19, mem = 4393.8M, totSessionCpu=1:28:45 **
[02/16 00:45:12   5324s]  ReSet Options after AAE Based Opt flow 
[02/16 00:45:12   5324s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:45:12   5324s] *** Finished optDesign ***
[02/16 00:45:12   5324s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:45:12   5324s] UM:*                                                                   final
[02/16 00:45:12   5324s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:45:12   5324s] UM:*                                                                   opt_design_postroute_hold
[02/16 00:45:12   5324s] Info: Summary of CRR changes:
[02/16 00:45:12   5324s]       - Timing transform commits:       0
[02/16 00:45:12   5324s] 
[02/16 00:45:12   5324s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:31 real=  0:01:20)
[02/16 00:45:12   5324s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:45:12   5324s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:10.3 real=0:00:09.6)
[02/16 00:45:12   5324s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:45:12   5324s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:03:37 real=0:00:44.4)
[02/16 00:45:12   5324s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:45:12   5324s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7944.8M)
[02/16 00:45:12   5324s] Info: Destroy the CCOpt slew target map.
[02/16 00:45:12   5324s] 
[02/16 00:45:12   5324s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:45:12   5324s] Severity  ID               Count  Summary                                  
[02/16 00:45:12   5324s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[02/16 00:45:12   5324s] WARNING   IMPEXT-3518          1  The lower process node is set (using com...
[02/16 00:45:12   5324s] WARNING   IMPEXT-3032          1  Because the cap table file was not provi...
[02/16 00:45:12   5324s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[02/16 00:45:12   5324s] *** Message Summary: 4 warning(s), 0 error(s)
[02/16 00:45:12   5324s] 
[02/16 00:45:12   5324s] clean pInstBBox. size 0
[02/16 00:45:12   5324s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:45:12   5324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:12   5324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:12   5324s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:45:12   5324s] *** optDesign #4 [finish] () : cpu/real = 0:05:32.5/0:01:19.4 (4.2), totSession cpu/real = 1:28:44.9/0:28:03.6 (3.2), mem = 7936.8M
[02/16 00:45:12   5324s] 
[02/16 00:45:12   5324s] =============================================================================================
[02/16 00:45:12   5324s]  Final TAT Report : optDesign #4                                                23.14-s088_1
[02/16 00:45:12   5324s] =============================================================================================
[02/16 00:45:12   5324s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:45:12   5324s] ---------------------------------------------------------------------------------------------
[02/16 00:45:12   5324s] [ InitOpt                ]      1   0:00:02.5  (   3.1 % )     0:00:03.0 /  0:00:06.0    2.0
[02/16 00:45:12   5324s] [ HoldOpt                ]      1   0:00:01.5  (   1.9 % )     0:00:01.7 /  0:00:01.8    1.0
[02/16 00:45:12   5324s] [ ViewPruning            ]     11   0:00:01.9  (   2.4 % )     0:00:02.8 /  0:00:09.9    3.6
[02/16 00:45:12   5324s] [ BuildHoldData          ]      1   0:00:05.8  (   7.3 % )     0:00:37.7 /  0:03:18.0    5.3
[02/16 00:45:12   5324s] [ OptSummaryReport       ]      2   0:00:04.1  (   5.2 % )     0:00:21.1 /  0:01:39.3    4.7
[02/16 00:45:12   5324s] [ MetricReport           ]      3   0:00:01.5  (   1.9 % )     0:00:01.5 /  0:00:00.8    0.5
[02/16 00:45:12   5324s] [ DrvReport              ]      5   0:00:03.3  (   4.2 % )     0:00:03.3 /  0:00:05.8    1.7
[02/16 00:45:12   5324s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[02/16 00:45:12   5324s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.1
[02/16 00:45:12   5324s] [ CheckPlace             ]      1   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:01.4    2.6
[02/16 00:45:12   5324s] [ RefinePlace            ]      1   0:00:01.2  (   1.5 % )     0:00:01.2 /  0:00:02.7    2.3
[02/16 00:45:12   5324s] [ ExtractRC              ]      1   0:00:09.6  (  12.0 % )     0:00:09.6 /  0:00:10.2    1.1
[02/16 00:45:12   5324s] [ UpdateTimingGraph      ]      8   0:00:07.4  (   9.3 % )     0:00:42.8 /  0:04:15.7    6.0
[02/16 00:45:12   5324s] [ FullDelayCalc          ]      6   0:00:28.8  (  36.3 % )     0:00:28.8 /  0:03:13.3    6.7
[02/16 00:45:12   5324s] [ TimingUpdate           ]     15   0:00:07.8  (   9.8 % )     0:00:07.8 /  0:00:47.0    6.0
[02/16 00:45:12   5324s] [ TimingReport           ]      4   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:02.3    3.0
[02/16 00:45:12   5324s] [ GenerateReports        ]      2   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[02/16 00:45:12   5324s] [ MISC                   ]          0:00:01.2  (   1.5 % )     0:00:01.2 /  0:00:01.2    1.0
[02/16 00:45:12   5324s] ---------------------------------------------------------------------------------------------
[02/16 00:45:12   5324s]  optDesign #4 TOTAL                 0:01:19.4  ( 100.0 % )     0:01:19.4 /  0:05:32.5    4.2
[02/16 00:45:12   5324s] ---------------------------------------------------------------------------------------------
[02/16 00:45:12   5324s] <CMD> optDesign -postRoute -si
[02/16 00:45:12   5324s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4321.4M, totSessionCpu=1:28:45 **
[02/16 00:45:12   5324s] 
[02/16 00:45:12   5324s] Active Setup views: view_tt 
[02/16 00:45:12   5324s] *** optDesign #5 [begin] () : totSession cpu/real = 1:28:45.0/0:28:03.7 (3.2), mem = 7936.8M
[02/16 00:45:12   5324s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:45:12   5324s] GigaOpt running with 8 threads.
[02/16 00:45:12   5324s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 1:28:45.0/0:28:03.7 (3.2), mem = 7936.8M
[02/16 00:45:12   5324s] **INFO: User settings:
[02/16 00:45:12   5324s] setNanoRouteMode -route_detail_antenna_factor                                             1
[02/16 00:45:12   5324s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[02/16 00:45:12   5324s] setNanoRouteMode -drouteStartIteration                                                    0
[02/16 00:45:12   5324s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[02/16 00:45:12   5324s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[02/16 00:45:12   5324s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[02/16 00:45:12   5324s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[02/16 00:45:12   5324s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[02/16 00:45:12   5324s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 7
[02/16 00:45:12   5324s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[02/16 00:45:12   5324s] setNanoRouteMode -route_with_si_driven                                                    true
[02/16 00:45:12   5324s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[02/16 00:45:12   5324s] setNanoRouteMode -route_with_timing_driven                                                true
[02/16 00:45:12   5324s] setDesignMode -bottomRoutingLayer                                                         2
[02/16 00:45:12   5324s] setDesignMode -process                                                                    45
[02/16 00:45:12   5324s] setDesignMode -topRoutingLayer                                                            7
[02/16 00:45:12   5324s] setExtractRCMode -basic                                                                   true
[02/16 00:45:12   5324s] setExtractRCMode -coupled                                                                 true
[02/16 00:45:12   5324s] setExtractRCMode -coupling_c_th                                                           0.1
[02/16 00:45:12   5324s] setExtractRCMode -engine                                                                  postRoute
[02/16 00:45:12   5324s] setExtractRCMode -extended                                                                false
[02/16 00:45:12   5324s] setExtractRCMode -noCleanRCDB                                                             true
[02/16 00:45:12   5324s] setExtractRCMode -nrNetInMemory                                                           100000
[02/16 00:45:12   5324s] setExtractRCMode -relative_c_th                                                           1
[02/16 00:45:12   5324s] setExtractRCMode -total_c_th                                                              0
[02/16 00:45:12   5324s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[02/16 00:45:12   5324s] setDelayCalMode -enable_high_fanout                                                       true
[02/16 00:45:12   5324s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[02/16 00:45:12   5324s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[02/16 00:45:12   5324s] setDelayCalMode -engine                                                                   aae
[02/16 00:45:12   5324s] setDelayCalMode -ignoreNetLoad                                                            false
[02/16 00:45:12   5324s] setDelayCalMode -SIAware                                                                  true
[02/16 00:45:12   5324s] setDelayCalMode -socv_accuracy_mode                                                       low
[02/16 00:45:12   5324s] setOptMode -opt_view_pruning_hold_views_active_list                                       { view_tt }
[02/16 00:45:12   5324s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_tt }
[02/16 00:45:12   5324s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { view_tt}
[02/16 00:45:12   5324s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_tt}
[02/16 00:45:12   5324s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_tt}
[02/16 00:45:12   5324s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  200
[02/16 00:45:12   5324s] setOptMode -opt_delete_insts                                                              true
[02/16 00:45:12   5324s] setOptMode -opt_drv_margin                                                                0
[02/16 00:45:12   5324s] setOptMode -opt_drv                                                                       true
[02/16 00:45:12   5324s] setOptMode -opt_hold_target_slack                                                         0.02
[02/16 00:45:12   5324s] setOptMode -opt_resize_flip_flops                                                         true
[02/16 00:45:12   5324s] setOptMode -opt_preserve_all_sequential                                                   false
[02/16 00:45:12   5324s] setOptMode -opt_setup_target_slack                                                        0.02
[02/16 00:45:12   5324s] setSIMode -separate_delta_delay_on_data                                                   true
[02/16 00:45:12   5324s] setPlaceMode -place_detail_dpt_flow                                                       true
[02/16 00:45:12   5324s] setAnalysisMode -analysisType                                                             onChipVariation
[02/16 00:45:12   5324s] setAnalysisMode -checkType                                                                setup
[02/16 00:45:12   5324s] setAnalysisMode -clkSrcPath                                                               true
[02/16 00:45:12   5324s] setAnalysisMode -clockPropagation                                                         sdcControl
[02/16 00:45:12   5324s] setAnalysisMode -cppr                                                                     both
[02/16 00:45:12   5324s] setAnalysisMode -usefulSkew                                                               true
[02/16 00:45:12   5324s] 
[02/16 00:45:12   5324s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 00:45:12   5324s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/16 00:45:13   5326s] 
[02/16 00:45:13   5326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:45:13   5326s] Summary for sequential cells identification: 
[02/16 00:45:13   5326s]   Identified SBFF number: 34
[02/16 00:45:13   5326s]   Identified MBFF number: 0
[02/16 00:45:13   5326s]   Identified SB Latch number: 12
[02/16 00:45:13   5326s]   Identified MB Latch number: 0
[02/16 00:45:13   5326s]   Not identified SBFF number: 0
[02/16 00:45:13   5326s]   Not identified MBFF number: 0
[02/16 00:45:13   5326s]   Not identified SB Latch number: 0
[02/16 00:45:13   5326s]   Not identified MB Latch number: 0
[02/16 00:45:13   5326s]   Number of sequential cells which are not FFs: 20
[02/16 00:45:13   5326s]  Visiting view : view_tt
[02/16 00:45:13   5326s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:45:13   5326s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:45:13   5326s]  Visiting view : view_tt
[02/16 00:45:13   5326s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:45:13   5326s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:45:13   5326s] TLC MultiMap info (StdDelay):
[02/16 00:45:13   5326s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:45:13   5326s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:45:13   5326s]  Setting StdDelay to: 6.1ps
[02/16 00:45:13   5326s] 
[02/16 00:45:13   5326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:45:13   5326s] Need call spDPlaceInit before registerPrioInstLoc.
[02/16 00:45:13   5326s] OPERPROF: Starting DPlace-Init at level 1, MEM:7936.8M, EPOCH TIME: 1771224313.136473
[02/16 00:45:13   5326s] Processing tracks to init pin-track alignment.
[02/16 00:45:13   5326s] z: 1, totalTracks: 0
[02/16 00:45:13   5326s] z: 3, totalTracks: 1
[02/16 00:45:13   5326s] z: 5, totalTracks: 1
[02/16 00:45:13   5326s] z: 7, totalTracks: 1
[02/16 00:45:13   5326s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:45:13   5326s] #spOpts: rpCkHalo=4 
[02/16 00:45:13   5326s] Initializing Route Infrastructure for color support ...
[02/16 00:45:13   5326s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7936.8M, EPOCH TIME: 1771224313.136728
[02/16 00:45:13   5326s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:7936.8M, EPOCH TIME: 1771224313.137188
[02/16 00:45:13   5326s] Route Infrastructure Initialized for color support successfully.
[02/16 00:45:13   5326s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:45:13   5326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:13   5326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:13   5326s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:45:13   5326s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7936.8M, EPOCH TIME: 1771224313.157559
[02/16 00:45:13   5326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:13   5326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:13   5326s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7936.8M, EPOCH TIME: 1771224313.158687
[02/16 00:45:13   5326s] Max number of tech site patterns supported in site array is 256.
[02/16 00:45:13   5326s] Core basic site is asap7sc7p5t
[02/16 00:45:13   5326s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:45:13   5326s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:45:13   5326s] Fast DP-INIT is on for default
[02/16 00:45:13   5326s] Keep-away cache is enable on metals: 1-10
[02/16 00:45:13   5326s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:45:13   5326s] Atter site array init, number of instance map data is 0.
[02/16 00:45:13   5326s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.031, REAL:0.019, MEM:7952.8M, EPOCH TIME: 1771224313.178113
[02/16 00:45:13   5326s] 
[02/16 00:45:13   5326s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:45:13   5326s] 
[02/16 00:45:13   5326s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:45:13   5326s] OPERPROF:     Starting CMU at level 3, MEM:7952.8M, EPOCH TIME: 1771224313.187413
[02/16 00:45:13   5326s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:7952.8M, EPOCH TIME: 1771224313.190136
[02/16 00:45:13   5326s] 
[02/16 00:45:13   5326s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:45:13   5326s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.050, REAL:0.037, MEM:7952.8M, EPOCH TIME: 1771224313.194694
[02/16 00:45:13   5326s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7952.8M, EPOCH TIME: 1771224313.194773
[02/16 00:45:13   5326s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7952.8M, EPOCH TIME: 1771224313.194925
[02/16 00:45:13   5326s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7952.8MB).
[02/16 00:45:13   5326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.078, MEM:7952.8M, EPOCH TIME: 1771224313.214286
[02/16 00:45:13   5326s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7952.8M, EPOCH TIME: 1771224313.214436
[02/16 00:45:13   5326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:45:13   5326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:13   5326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:13   5326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:13   5326s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.187, REAL:0.038, MEM:7952.8M, EPOCH TIME: 1771224313.252540
[02/16 00:45:13   5326s] 
[02/16 00:45:13   5326s] Creating Lib Analyzer ...
[02/16 00:45:13   5326s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:45:13   5326s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:45:13   5326s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:45:13   5326s] 
[02/16 00:45:13   5326s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:45:13   5327s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:28:47 mem=7952.8M
[02/16 00:45:13   5327s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:28:47 mem=7952.8M
[02/16 00:45:13   5327s] Creating Lib Analyzer, finished. 
[02/16 00:45:14   5327s] Effort level <high> specified for reg2reg path_group
[02/16 00:45:15   5334s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[02/16 00:45:15   5334s] Info: IPO magic value 0x94D7BEEF.
[02/16 00:45:15   5334s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/16 00:45:15   5334s]       SynthesisEngine workers will not check out additional licenses.
[02/16 00:45:38   5334s] **INFO: Using Advanced Metric Collection system.
[02/16 00:45:38   5334s] **ERROR: (IMPOPT-7016):	The 'optDesign -postRoute -si [-hold]' command is obsolete. To avoid this message and ensure compatibility with future releases use the latest SI Optimization technology by ensuring 'setDelayCalMode -engine default -siAware true' is set & calling 'optDesign -postRoute [-hold]'.
[02/16 00:45:39   5334s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:45:39   5334s] UM:*                                                                   final
[02/16 00:45:39   5335s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:45:39   5335s] UM:*                                                                   opt_design_postroute
[02/16 00:45:51   5335s] Info: final physical memory for 9 CRR processes is 1024.43MB.
[02/16 00:45:52   5335s] Info: Summary of CRR changes:
[02/16 00:45:52   5335s]       - Timing transform commits:       0
[02/16 00:45:52   5335s] 
[02/16 00:45:52   5335s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:09.1 real=0:00:39.0)
[02/16 00:45:52   5335s] Deleting Lib Analyzer.
[02/16 00:45:52   5335s] Info: Destroy the CCOpt slew target map.
[02/16 00:45:52   5335s] 
[02/16 00:45:52   5335s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:45:52   5335s] Severity  ID               Count  Summary                                  
[02/16 00:45:52   5335s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[02/16 00:45:52   5335s] ERROR     IMPOPT-7016          1  The 'optDesign -postRoute -si [-hold]' c...
[02/16 00:45:52   5335s] *** Message Summary: 1 warning(s), 1 error(s)
[02/16 00:45:52   5335s] 
[02/16 00:45:52   5335s] clean pInstBBox. size 0
[02/16 00:45:52   5335s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:45:52   5335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:52   5335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:45:52   5335s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:10.7/0:00:39.5 (0.3), totSession cpu/real = 1:28:55.7/0:28:43.1 (3.1), mem = 7920.8M
[02/16 00:45:52   5335s] 
[02/16 00:45:52   5335s] =============================================================================================
[02/16 00:45:52   5335s]  Step TAT Report : InitOpt #1 / optDesign #5                                    23.14-s088_1
[02/16 00:45:52   5335s] =============================================================================================
[02/16 00:45:52   5335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:45:52   5335s] ---------------------------------------------------------------------------------------------
[02/16 00:45:52   5335s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/16 00:45:52   5335s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.1
[02/16 00:45:52   5335s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:45:52   5335s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:45:52   5335s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[02/16 00:45:52   5335s] [ TimingUpdate           ]      1   0:00:00.8  (   2.1 % )     0:00:00.8 /  0:00:05.1    6.2
[02/16 00:45:52   5335s] [ MISC                   ]          0:00:37.9  (  95.9 % )     0:00:37.9 /  0:00:04.8    0.1
[02/16 00:45:52   5335s] ---------------------------------------------------------------------------------------------
[02/16 00:45:52   5335s]  InitOpt #1 TOTAL                   0:00:39.5  ( 100.0 % )     0:00:39.5 /  0:00:10.7    0.3
[02/16 00:45:52   5335s] ---------------------------------------------------------------------------------------------
[02/16 00:45:52   5335s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:45:52   5335s] *** optDesign #5 [finish] () : cpu/real = 0:00:10.7/0:00:39.5 (0.3), totSession cpu/real = 1:28:55.7/0:28:43.1 (3.1), mem = 7920.8M
[02/16 00:45:52   5335s] 
[02/16 00:45:52   5335s] =============================================================================================
[02/16 00:45:52   5335s]  Final TAT Report : optDesign #5                                                23.14-s088_1
[02/16 00:45:52   5335s] =============================================================================================
[02/16 00:45:52   5335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:45:52   5335s] ---------------------------------------------------------------------------------------------
[02/16 00:45:52   5335s] [ InitOpt                ]      1   0:00:38.7  (  97.9 % )     0:00:39.5 /  0:00:10.7    0.3
[02/16 00:45:52   5335s] [ TimingUpdate           ]      1   0:00:00.8  (   2.1 % )     0:00:00.8 /  0:00:05.1    6.2
[02/16 00:45:52   5335s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:45:52   5335s] ---------------------------------------------------------------------------------------------
[02/16 00:45:52   5335s]  optDesign #5 TOTAL                 0:00:39.5  ( 100.0 % )     0:00:39.5 /  0:00:10.7    0.3
[02/16 00:45:52   5335s] ---------------------------------------------------------------------------------------------
[02/16 00:45:52   5335s] 
[02/16 00:45:52   5335s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:45:52   5335s] 
[02/16 00:45:52   5335s] TimeStamp Deleting Cell Server End ...
[02/16 00:45:52   5335s] **ERROR: (IMPSYT-6692):	Invalid return code while executing '../scripts/innovus_8x8.tcl' was returned and script processing was stopped. Review the following error in '../scripts/innovus_8x8.tcl' then restart.
[02/16 00:45:52   5335s] Error info: ../scripts/innovus_8x8.tcl: 
[02/16 00:45:52   5335s]     while executing
[02/16 00:45:52   5335s] "optDesign -postRoute -si"
[02/16 00:45:52   5335s]     (file "../scripts/innovus_8x8.tcl" line 242)
[02/16 00:45:52   5335s]     invoked from within
[02/16 00:45:52   5335s] "::se_source_orig ../scripts/innovus_8x8.tcl"
[02/16 00:45:52   5335s]     ("uplevel" body line 1)
[02/16 00:45:52   5335s]     invoked from within
[02/16 00:45:52   5335s] "uplevel [concat ::se_source_orig  $args] "
[02/16 00:45:52   5335s]     (procedure "source" line 225)
[02/16 00:45:52   5335s]     invoked from within
[02/16 00:45:52   5335s] "source ../scripts/innovus_8x8.tcl"
[02/16 00:45:52   5335s]     invoked from within
[02/16 00:45:52   5335s] "::se::run_command_from_console "source ../scripts/innovus_8x8.tcl""
[02/16 00:45:52   5335s]     ("eval" body line 1)
[02/16 00:45:52   5335s]     invoked from within
[02/16 00:45:52   5335s] "eval {::se::run_command_from_console "source ../scripts/innovus_8x8.tcl"}"
[02/16 00:45:52   5335s]     (in namespace inscope "::" script line 1)
[02/16 00:45:52   5335s]     invoked from within
[02/16 00:45:52   5335s] "namespace inscope :: eval "::se::run_command_from_console \"source $fileName\""".
[02/16 00:45:52   5335s] <CMD> win
[02/16 00:45:56   5336s] <CMD> zoomBox -336.71475 -197.06650 1034.16350 506.92025
[02/16 00:45:57   5337s] <CMD> zoomBox -191.98300 -34.52150 649.90775 397.81450
[02/16 00:45:58   5337s] <CMD> zoomBox -128.06275 37.26575 480.20325 349.62850
[02/16 00:45:59   5337s] <CMD> zoomBox 23.43450 150.26275 252.84225 268.07050
[02/16 00:46:00   5338s] <CMD> zoomBox 81.94650 192.10575 168.46825 236.53725
[02/16 00:46:01   5338s] <CMD> zoomBox 98.88175 204.21675 144.04700 227.41050
[02/16 00:46:02   5338s] <CMD> zoomBox 68.33675 182.37325 188.09225 243.87125
[02/16 00:46:02   5338s] <CMD> zoomBox 6.85275 138.40425 276.75200 277.00550
[02/16 00:46:03   5338s] <CMD> zoomBox -132.93750 38.49575 475.34800 350.86850
[02/16 00:46:07   5339s] <CMD> fit
[02/16 00:46:12   5341s] <CMD> zoomBox 121.83375 157.96125 473.84425 338.72900
[02/16 00:46:13   5341s] <CMD> zoomBox 249.31750 224.02975 433.06975 318.39200
[02/16 00:46:14   5341s] <CMD> zoomBox 318.16050 273.38800 399.69300 315.25725
[02/16 00:46:15   5342s] <CMD> zoomBox 338.95900 288.06425 389.03050 313.77750
[02/16 00:46:19   5342s] <CMD> zoomBox 356.34475 300.19075 378.56225 311.60000
[02/16 00:46:20   5343s] <CMD> zoomBox 364.98150 306.20625 373.36150 310.50975
[02/16 00:46:21   5343s] <CMD> selectObject IO_Pin {rd_data[7][28]}
[02/16 00:46:22   5343s] <CMD> zoomBox 353.24550 299.21275 379.38825 312.63775
[02/16 00:46:22   5343s] <CMD> zoomBox 305.23075 273.20975 401.17175 322.47825
[02/16 00:46:23   5343s] <CMD> zoomBox 222.26725 228.58150 438.49450 339.62075
[02/16 00:46:24   5343s] <CMD> zoomBox 35.28750 128.00075 522.61075 378.25575
[02/16 00:46:25   5343s] <CMD> zoomBox -24.02725 96.09400 549.29450 390.51175
[02/16 00:46:26   5344s] <CMD> deselectAll
[02/16 00:46:26   5344s] <CMD> selectWire 232.0920 299.5920 232.1640 300.4560 3 {u_array_gen_row[5].gen_col[6].u_pe_csa_tree_ADD_TC_OP_groupi_n_167}
[02/16 00:46:26   5344s] <CMD> deselectAll
[02/16 00:46:26   5344s] <CMD> selectWire 249.6600 248.5440 249.7320 251.8080 3 CTS_10
[02/16 00:46:27   5344s] <CMD> deselectAll
[02/16 00:46:27   5344s] <CMD> selectWire 298.9080 255.3120 302.7240 255.3840 2 FE_OFN6283_n_6152
[02/16 00:46:30   5345s] <CMD> zoomBox -176.83225 21.94250 616.69275 429.44125
[02/16 00:46:31   5345s] <CMD> zoomBox -266.17425 -11.15025 667.38450 468.26000
[02/16 00:46:32   5345s] <CMD> deselectAll
[02/16 00:46:33   5346s] <CMD> fit
[02/16 00:50:59   5372s] <CMD> setDelayCalMode -engine default -siAware true
[02/16 00:51:06   5372s] <CMD> optDesign -postRoute
[02/16 00:51:06   5372s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4436.2M, totSessionCpu=1:29:33 **
[02/16 00:51:06   5372s] 
[02/16 00:51:06   5372s] Active Setup views: view_tt 
[02/16 00:51:06   5372s] *** optDesign #6 [begin] () : totSession cpu/real = 1:29:32.8/0:33:57.6 (2.6), mem = 7920.8M
[02/16 00:51:06   5372s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:51:06   5372s] GigaOpt running with 8 threads.
[02/16 00:51:06   5372s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 1:29:32.8/0:33:57.6 (2.6), mem = 7920.8M
[02/16 00:51:06   5372s] **INFO: User settings:
[02/16 00:51:06   5372s] setNanoRouteMode -route_detail_antenna_factor                                             1
[02/16 00:51:06   5372s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[02/16 00:51:06   5372s] setNanoRouteMode -drouteStartIteration                                                    0
[02/16 00:51:06   5372s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[02/16 00:51:06   5372s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[02/16 00:51:06   5372s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[02/16 00:51:06   5372s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[02/16 00:51:06   5372s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[02/16 00:51:06   5372s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 7
[02/16 00:51:06   5372s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[02/16 00:51:06   5372s] setNanoRouteMode -route_with_si_driven                                                    true
[02/16 00:51:06   5372s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[02/16 00:51:06   5372s] setNanoRouteMode -route_with_timing_driven                                                true
[02/16 00:51:06   5372s] setDesignMode -bottomRoutingLayer                                                         2
[02/16 00:51:06   5372s] setDesignMode -process                                                                    45
[02/16 00:51:06   5372s] setDesignMode -topRoutingLayer                                                            7
[02/16 00:51:06   5372s] setExtractRCMode -basic                                                                   true
[02/16 00:51:06   5372s] setExtractRCMode -coupled                                                                 true
[02/16 00:51:06   5372s] setExtractRCMode -coupling_c_th                                                           0.1
[02/16 00:51:06   5372s] setExtractRCMode -engine                                                                  postRoute
[02/16 00:51:06   5372s] setExtractRCMode -extended                                                                false
[02/16 00:51:06   5372s] setExtractRCMode -noCleanRCDB                                                             true
[02/16 00:51:06   5372s] setExtractRCMode -nrNetInMemory                                                           100000
[02/16 00:51:06   5372s] setExtractRCMode -relative_c_th                                                           1
[02/16 00:51:06   5372s] setExtractRCMode -total_c_th                                                              0
[02/16 00:51:06   5372s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[02/16 00:51:06   5372s] setDelayCalMode -enable_high_fanout                                                       true
[02/16 00:51:06   5372s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[02/16 00:51:06   5372s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[02/16 00:51:06   5372s] setDelayCalMode -engine                                                                   aae
[02/16 00:51:06   5372s] setDelayCalMode -ignoreNetLoad                                                            false
[02/16 00:51:06   5372s] setDelayCalMode -SIAware                                                                  true
[02/16 00:51:06   5372s] setDelayCalMode -socv_accuracy_mode                                                       low
[02/16 00:51:06   5372s] setOptMode -opt_view_pruning_hold_views_active_list                                       { view_tt }
[02/16 00:51:06   5372s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_tt }
[02/16 00:51:06   5372s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { view_tt}
[02/16 00:51:06   5372s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_tt}
[02/16 00:51:06   5372s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_tt}
[02/16 00:51:06   5372s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  200
[02/16 00:51:06   5372s] setOptMode -opt_delete_insts                                                              true
[02/16 00:51:06   5372s] setOptMode -opt_drv_margin                                                                0
[02/16 00:51:06   5372s] setOptMode -opt_drv                                                                       true
[02/16 00:51:06   5372s] setOptMode -opt_hold_target_slack                                                         0.02
[02/16 00:51:06   5372s] setOptMode -opt_resize_flip_flops                                                         true
[02/16 00:51:06   5372s] setOptMode -opt_preserve_all_sequential                                                   false
[02/16 00:51:06   5372s] setOptMode -opt_setup_target_slack                                                        0.02
[02/16 00:51:06   5372s] setSIMode -separate_delta_delay_on_data                                                   true
[02/16 00:51:06   5372s] setPlaceMode -place_detail_dpt_flow                                                       true
[02/16 00:51:06   5372s] setAnalysisMode -analysisType                                                             onChipVariation
[02/16 00:51:06   5372s] setAnalysisMode -checkType                                                                setup
[02/16 00:51:06   5372s] setAnalysisMode -clkSrcPath                                                               true
[02/16 00:51:06   5372s] setAnalysisMode -clockPropagation                                                         sdcControl
[02/16 00:51:06   5372s] setAnalysisMode -cppr                                                                     both
[02/16 00:51:06   5372s] setAnalysisMode -usefulSkew                                                               true
[02/16 00:51:06   5372s] 
[02/16 00:51:06   5372s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 00:51:06   5372s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/16 00:51:07   5374s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:51:07   5374s] 
[02/16 00:51:07   5374s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:51:07   5374s] Summary for sequential cells identification: 
[02/16 00:51:07   5374s]   Identified SBFF number: 34
[02/16 00:51:07   5374s]   Identified MBFF number: 0
[02/16 00:51:07   5374s]   Identified SB Latch number: 12
[02/16 00:51:07   5374s]   Identified MB Latch number: 0
[02/16 00:51:07   5374s]   Not identified SBFF number: 0
[02/16 00:51:07   5374s]   Not identified MBFF number: 0
[02/16 00:51:07   5374s]   Not identified SB Latch number: 0
[02/16 00:51:07   5374s]   Not identified MB Latch number: 0
[02/16 00:51:07   5374s]   Number of sequential cells which are not FFs: 20
[02/16 00:51:07   5374s]  Visiting view : view_tt
[02/16 00:51:07   5374s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:51:07   5374s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:51:07   5374s]  Visiting view : view_tt
[02/16 00:51:07   5374s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:51:07   5374s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:51:07   5374s] TLC MultiMap info (StdDelay):
[02/16 00:51:07   5374s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:51:07   5374s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:51:07   5374s]  Setting StdDelay to: 6.1ps
[02/16 00:51:07   5374s] 
[02/16 00:51:07   5374s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:51:07   5374s] Need call spDPlaceInit before registerPrioInstLoc.
[02/16 00:51:07   5374s] OPERPROF: Starting DPlace-Init at level 1, MEM:7920.8M, EPOCH TIME: 1771224667.159659
[02/16 00:51:07   5374s] Processing tracks to init pin-track alignment.
[02/16 00:51:07   5374s] z: 1, totalTracks: 0
[02/16 00:51:07   5374s] z: 3, totalTracks: 1
[02/16 00:51:07   5374s] z: 5, totalTracks: 1
[02/16 00:51:07   5374s] z: 7, totalTracks: 1
[02/16 00:51:07   5374s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:51:07   5374s] #spOpts: rpCkHalo=4 
[02/16 00:51:07   5374s] Initializing Route Infrastructure for color support ...
[02/16 00:51:07   5374s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7920.8M, EPOCH TIME: 1771224667.160051
[02/16 00:51:07   5374s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7920.8M, EPOCH TIME: 1771224667.160617
[02/16 00:51:07   5374s] Route Infrastructure Initialized for color support successfully.
[02/16 00:51:07   5374s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:51:07   5374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:07   5374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:07   5374s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:51:07   5374s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7920.8M, EPOCH TIME: 1771224667.189938
[02/16 00:51:07   5374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:07   5374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:07   5374s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7920.8M, EPOCH TIME: 1771224667.191254
[02/16 00:51:07   5374s] Max number of tech site patterns supported in site array is 256.
[02/16 00:51:07   5374s] Core basic site is asap7sc7p5t
[02/16 00:51:07   5374s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:51:07   5374s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:51:07   5374s] Fast DP-INIT is on for default
[02/16 00:51:07   5374s] Keep-away cache is enable on metals: 1-10
[02/16 00:51:07   5374s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:51:07   5374s] Atter site array init, number of instance map data is 0.
[02/16 00:51:07   5374s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.039, REAL:0.027, MEM:7952.8M, EPOCH TIME: 1771224667.218569
[02/16 00:51:07   5374s] 
[02/16 00:51:07   5374s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:51:07   5374s] 
[02/16 00:51:07   5374s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:51:07   5374s] OPERPROF:     Starting CMU at level 3, MEM:7952.8M, EPOCH TIME: 1771224667.225864
[02/16 00:51:07   5374s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.004, MEM:7952.8M, EPOCH TIME: 1771224667.229398
[02/16 00:51:07   5374s] 
[02/16 00:51:07   5374s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:51:07   5374s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.064, REAL:0.049, MEM:7952.8M, EPOCH TIME: 1771224667.238535
[02/16 00:51:07   5374s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7952.8M, EPOCH TIME: 1771224667.238638
[02/16 00:51:07   5374s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7952.8M, EPOCH TIME: 1771224667.238871
[02/16 00:51:07   5374s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7952.8MB).
[02/16 00:51:07   5374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.098, MEM:7952.8M, EPOCH TIME: 1771224667.257324
[02/16 00:51:07   5374s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7952.8M, EPOCH TIME: 1771224667.257413
[02/16 00:51:07   5374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:51:07   5374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:07   5374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:07   5374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:07   5374s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.218, REAL:0.051, MEM:7952.8M, EPOCH TIME: 1771224667.308032
[02/16 00:51:07   5374s] 
[02/16 00:51:07   5374s] Creating Lib Analyzer ...
[02/16 00:51:07   5374s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:51:07   5374s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:51:07   5374s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:51:07   5374s] 
[02/16 00:51:07   5374s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:51:07   5375s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:29:35 mem=7952.8M
[02/16 00:51:08   5375s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:29:35 mem=7952.8M
[02/16 00:51:08   5375s] Creating Lib Analyzer, finished. 
[02/16 00:51:08   5375s] Effort level <high> specified for reg2reg path_group
[02/16 00:51:09   5380s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[02/16 00:51:09   5380s] Info: IPO magic value 0x9505BEEF.
[02/16 00:51:09   5380s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/16 00:51:09   5380s]       SynthesisEngine workers will not check out additional licenses.
[02/16 00:51:38   5380s] **INFO: Using Advanced Metric Collection system.
[02/16 00:51:38   5380s] **optDesign ... cpu = 0:00:08, real = 0:00:32, mem = 4451.7M, totSessionCpu=1:29:40 **
[02/16 00:51:38   5380s] Existing Dirty Nets : 0
[02/16 00:51:38   5380s] New Signature Flow (optDesignCheckOptions) ....
[02/16 00:51:38   5380s] #Taking db snapshot
[02/16 00:51:38   5380s] #Taking db snapshot ... done
[02/16 00:51:38   5380s] OPERPROF: Starting checkPlace at level 1, MEM:7928.8M, EPOCH TIME: 1771224698.726742
[02/16 00:51:38   5380s] Processing tracks to init pin-track alignment.
[02/16 00:51:38   5380s] z: 1, totalTracks: 0
[02/16 00:51:38   5380s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:51:38   5380s] z: 3, totalTracks: 1
[02/16 00:51:38   5380s] z: 5, totalTracks: 1
[02/16 00:51:38   5380s] z: 7, totalTracks: 1
[02/16 00:51:38   5380s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/16 00:51:38   5380s] Initializing Route Infrastructure for color support ...
[02/16 00:51:38   5380s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7928.8M, EPOCH TIME: 1771224698.727617
[02/16 00:51:38   5380s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7928.8M, EPOCH TIME: 1771224698.728943
[02/16 00:51:38   5380s] Route Infrastructure Initialized for color support successfully.
[02/16 00:51:38   5380s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:51:38   5380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:38   5380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:38   5380s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:51:38   5380s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7928.8M, EPOCH TIME: 1771224698.783369
[02/16 00:51:38   5380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:38   5380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:38   5380s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7928.8M, EPOCH TIME: 1771224698.787406
[02/16 00:51:38   5380s] Max number of tech site patterns supported in site array is 256.
[02/16 00:51:38   5380s] Core basic site is asap7sc7p5t
[02/16 00:51:38   5380s] Processing tracks to init pin-track alignment.
[02/16 00:51:38   5380s] z: 1, totalTracks: 0
[02/16 00:51:38   5380s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:51:38   5380s] z: 3, totalTracks: 1
[02/16 00:51:38   5380s] z: 5, totalTracks: 1
[02/16 00:51:38   5380s] z: 7, totalTracks: 1
[02/16 00:51:38   5380s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:51:38   5380s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:51:38   5380s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:51:38   5380s] SiteArray: use 2,969,600 bytes
[02/16 00:51:38   5380s] SiteArray: current memory after site array memory allocation 7960.8M
[02/16 00:51:38   5380s] SiteArray: FP blocked sites are writable
[02/16 00:51:38   5380s] Keep-away cache is enable on metals: 1-10
[02/16 00:51:38   5380s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:51:38   5380s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7960.8M, EPOCH TIME: 1771224698.883244
[02/16 00:51:38   5380s] Process 1983 (called=3191 computed=9) wires and vias for routing blockage analysis
[02/16 00:51:38   5380s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.019, REAL:0.044, MEM:7960.8M, EPOCH TIME: 1771224698.927561
[02/16 00:51:38   5380s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:51:38   5380s] Atter site array init, number of instance map data is 0.
[02/16 00:51:38   5380s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.114, REAL:0.143, MEM:7960.8M, EPOCH TIME: 1771224698.930527
[02/16 00:51:38   5380s] 
[02/16 00:51:38   5380s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:51:38   5380s] 
[02/16 00:51:38   5380s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:51:38   5380s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.137, REAL:0.179, MEM:7960.8M, EPOCH TIME: 1771224698.962692
[02/16 00:51:38   5380s] Begin checking placement ... (start mem=7928.8M, init mem=7960.8M)
[02/16 00:51:38   5380s] Begin checking exclusive groups violation ...
[02/16 00:51:38   5380s] There are 0 groups to check, max #box is 0, total #box is 0
[02/16 00:51:38   5380s] Finished checking exclusive groups violations. Found 0 Vio.
[02/16 00:51:39   5381s] 
[02/16 00:51:39   5381s] Running CheckPlace using 8 threads!...
[02/16 00:51:39   5382s] 
[02/16 00:51:39   5382s] ...checkPlace MT is done!
[02/16 00:51:40   5382s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7928.8M, EPOCH TIME: 1771224700.022437
[02/16 00:51:40   5383s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.067, REAL:0.074, MEM:7928.8M, EPOCH TIME: 1771224700.096779
[02/16 00:51:40   5383s] *info: Placed = 33560          (Fixed = 42)
[02/16 00:51:40   5383s] *info: Unplaced = 0           
[02/16 00:51:40   5383s] Placement Density:57.06%(73016/127946)
[02/16 00:51:40   5383s] Placement Density (including fixed std cells):57.06%(73016/127946)
[02/16 00:51:40   5383s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:51:40   5383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:51:40   5383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:40   5383s] # Resetting pin-track-align track data.
[02/16 00:51:40   5383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:40   5383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:40   5383s] Finished checkPlace (total: cpu=0:00:02.3, real=0:00:02.0; vio checks: cpu=0:00:02.1, real=0:00:02.0; mem=7928.8M)
[02/16 00:51:40   5383s] OPERPROF: Finished checkPlace at level 1, CPU:2.305, REAL:1.474, MEM:7928.8M, EPOCH TIME: 1771224700.200732
[02/16 00:51:40   5383s] #optDebug: { P: 45 W: 3201 FE: standard PE: none LDR: 1}
[02/16 00:51:40   5383s]  Initial DC engine is -> aae
[02/16 00:51:40   5383s]  
[02/16 00:51:40   5383s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/16 00:51:40   5383s]  
[02/16 00:51:40   5383s]  
[02/16 00:51:40   5383s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/16 00:51:40   5383s]  
[02/16 00:51:40   5383s] Reset EOS DB
[02/16 00:51:40   5383s] Ignoring AAE DB Resetting ...
[02/16 00:51:40   5383s]  Set Options for AAE Based Opt flow 
[02/16 00:51:40   5383s] *** optDesign -postRoute ***
[02/16 00:51:40   5383s] DRC Margin: user margin 0.0; extra margin 0
[02/16 00:51:40   5383s] Setup Target Slack: user slack 0.02
[02/16 00:51:40   5383s] Hold Target Slack: user slack 0.02
[02/16 00:51:40   5383s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/16 00:51:40   5383s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:51:40   5383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:40   5383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:40   5383s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7928.8M, EPOCH TIME: 1771224700.470248
[02/16 00:51:40   5383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:40   5383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:40   5383s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7928.8M, EPOCH TIME: 1771224700.475547
[02/16 00:51:40   5383s] Max number of tech site patterns supported in site array is 256.
[02/16 00:51:40   5383s] Core basic site is asap7sc7p5t
[02/16 00:51:40   5383s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:51:40   5383s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:51:40   5383s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:51:40   5383s] SiteArray: use 2,969,600 bytes
[02/16 00:51:40   5383s] SiteArray: current memory after site array memory allocation 7960.8M
[02/16 00:51:40   5383s] SiteArray: FP blocked sites are writable
[02/16 00:51:40   5383s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:7960.8M, EPOCH TIME: 1771224700.612509
[02/16 00:51:40   5383s] Process 1983 (called=3191 computed=4) wires and vias for routing blockage analysis
[02/16 00:51:40   5383s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.017, REAL:0.042, MEM:7960.8M, EPOCH TIME: 1771224700.654382
[02/16 00:51:40   5383s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:51:40   5383s] Atter site array init, number of instance map data is 0.
[02/16 00:51:40   5383s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.121, REAL:0.187, MEM:7960.8M, EPOCH TIME: 1771224700.662468
[02/16 00:51:40   5383s] 
[02/16 00:51:40   5383s] 
[02/16 00:51:40   5383s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:51:40   5383s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.164, REAL:0.249, MEM:7960.8M, EPOCH TIME: 1771224700.719508
[02/16 00:51:40   5383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:51:40   5383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:51:40   5383s] 
[02/16 00:51:40   5383s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:51:40   5383s] Deleting Lib Analyzer.
[02/16 00:51:40   5383s] 
[02/16 00:51:40   5383s] TimeStamp Deleting Cell Server End ...
[02/16 00:51:40   5383s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:51:40   5383s] 
[02/16 00:51:40   5383s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:51:40   5383s] Summary for sequential cells identification: 
[02/16 00:51:40   5383s]   Identified SBFF number: 34
[02/16 00:51:40   5383s]   Identified MBFF number: 0
[02/16 00:51:40   5383s]   Identified SB Latch number: 12
[02/16 00:51:40   5383s]   Identified MB Latch number: 0
[02/16 00:51:40   5383s]   Not identified SBFF number: 0
[02/16 00:51:40   5383s]   Not identified MBFF number: 0
[02/16 00:51:40   5383s]   Not identified SB Latch number: 0
[02/16 00:51:40   5383s]   Not identified MB Latch number: 0
[02/16 00:51:40   5383s]   Number of sequential cells which are not FFs: 20
[02/16 00:51:40   5383s]  Visiting view : view_tt
[02/16 00:51:40   5383s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:51:40   5383s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:51:40   5383s]  Visiting view : view_tt
[02/16 00:51:40   5383s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:51:40   5383s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:51:40   5383s] TLC MultiMap info (StdDelay):
[02/16 00:51:40   5383s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:51:40   5383s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:51:40   5383s]  Setting StdDelay to: 6.1ps
[02/16 00:51:40   5383s] 
[02/16 00:51:40   5383s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:51:41   5384s] 
[02/16 00:51:41   5384s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:51:41   5384s] 
[02/16 00:51:41   5384s] TimeStamp Deleting Cell Server End ...
[02/16 00:51:41   5384s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:11.2/0:00:34.5 (0.3), totSession cpu/real = 1:29:44.0/0:34:32.0 (2.6), mem = 7960.8M
[02/16 00:51:41   5384s] 
[02/16 00:51:41   5384s] =============================================================================================
[02/16 00:51:41   5384s]  Step TAT Report : InitOpt #1 / optDesign #6                                    23.14-s088_1
[02/16 00:51:41   5384s] =============================================================================================
[02/16 00:51:41   5384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:51:41   5384s] ---------------------------------------------------------------------------------------------
[02/16 00:51:41   5384s] [ CellServerInit         ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:51:41   5384s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.8    1.0
[02/16 00:51:41   5384s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:51:41   5384s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:51:41   5384s] [ CheckPlace             ]      1   0:00:01.5  (   4.3 % )     0:00:01.5 /  0:00:02.3    1.6
[02/16 00:51:41   5384s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/16 00:51:41   5384s] [ TimingUpdate           ]      1   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:03.2    6.0
[02/16 00:51:41   5384s] [ MISC                   ]          0:00:31.5  (  91.4 % )     0:00:31.5 /  0:00:04.7    0.1
[02/16 00:51:41   5384s] ---------------------------------------------------------------------------------------------
[02/16 00:51:41   5384s]  InitOpt #1 TOTAL                   0:00:34.5  ( 100.0 % )     0:00:34.5 /  0:00:11.2    0.3
[02/16 00:51:41   5384s] ---------------------------------------------------------------------------------------------
[02/16 00:51:41   5384s] ** INFO : this run is activating 'postRoute' automaton
[02/16 00:51:41   5384s] **INFO: flowCheckPoint #11 InitialSummary
[02/16 00:51:41   5384s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 7960.809M)
[02/16 00:51:41   5384s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/16 00:51:41   5384s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33560 and nets=36541 using extraction engine 'postRoute' at effort level 'low' .
[02/16 00:51:41   5384s] PostRoute (effortLevel low) RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:51:41   5384s] RC Extraction called in multi-corner(1) mode.
[02/16 00:51:41   5384s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:51:41   5384s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:51:41   5384s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/16 00:51:41   5384s] * Layer Id             : 1 - M1
[02/16 00:51:41   5384s]       Thickness        : 0.6
[02/16 00:51:41   5384s]       Min Width        : 0.072
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] * Layer Id             : 2 - M2
[02/16 00:51:41   5384s]       Thickness        : 0.6
[02/16 00:51:41   5384s]       Min Width        : 0.072
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] * Layer Id             : 3 - M3
[02/16 00:51:41   5384s]       Thickness        : 0.6
[02/16 00:51:41   5384s]       Min Width        : 0.072
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] * Layer Id             : 4 - M4
[02/16 00:51:41   5384s]       Thickness        : 0.6
[02/16 00:51:41   5384s]       Min Width        : 0.096
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] * Layer Id             : 5 - M5
[02/16 00:51:41   5384s]       Thickness        : 0.6
[02/16 00:51:41   5384s]       Min Width        : 0.096
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] * Layer Id             : 6 - M6
[02/16 00:51:41   5384s]       Thickness        : 0.6
[02/16 00:51:41   5384s]       Min Width        : 0.128
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] * Layer Id             : 7 - M7
[02/16 00:51:41   5384s]       Thickness        : 0.6
[02/16 00:51:41   5384s]       Min Width        : 0.128
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] * Layer Id             : 8 - M8
[02/16 00:51:41   5384s]       Thickness        : 0.6
[02/16 00:51:41   5384s]       Min Width        : 0.16
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] * Layer Id             : 9 - M9
[02/16 00:51:41   5384s]       Thickness        : 0.6
[02/16 00:51:41   5384s]       Min Width        : 0.16
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] * Layer Id             : 10 - M10
[02/16 00:51:41   5384s]       Thickness        : 1
[02/16 00:51:41   5384s]       Min Width        : 8
[02/16 00:51:41   5384s]       Layer Dielectric : 4.1
[02/16 00:51:41   5384s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d -maxResLength 200  -basic
[02/16 00:51:41   5384s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/16 00:51:41   5384s]       RC Corner Indexes            0   
[02/16 00:51:41   5384s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:51:41   5384s] Coupling Cap. Scaling Factor : 1.00000 
[02/16 00:51:41   5384s] Resistance Scaling Factor    : 1.00000 
[02/16 00:51:41   5384s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:51:41   5384s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:51:41   5384s] Shrink Factor                : 1.00000
[02/16 00:51:42   5385s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:51:42   5385s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:51:43   5385s] eee: pegSigSF=1.070000
[02/16 00:51:43   5385s] Initializing multi-corner resistance tables ...
[02/16 00:51:43   5385s] eee: Grid unit RC data computation started
[02/16 00:51:43   5385s] eee: Grid unit RC data computation completed
[02/16 00:51:43   5385s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:51:43   5385s] eee: l=2 avDens=0.155858 usedTrk=11701.025070 availTrk=75075.000000 sigTrk=11701.025070
[02/16 00:51:43   5385s] eee: l=3 avDens=0.275028 usedTrk=24071.796615 availTrk=87525.000000 sigTrk=24071.796615
[02/16 00:51:43   5385s] eee: l=4 avDens=0.176467 usedTrk=11395.369294 availTrk=64575.000000 sigTrk=11395.369294
[02/16 00:51:43   5385s] eee: l=5 avDens=0.183094 usedTrk=9289.741018 availTrk=50737.500000 sigTrk=9289.741018
[02/16 00:51:43   5385s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:51:43   5385s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:51:43   5385s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:51:43   5385s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:51:43   5385s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:51:43   5385s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:51:43   5385s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274997 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:51:43   5385s] eee: NetCapCache creation started. (Current Mem: 7960.809M) 
[02/16 00:51:43   5385s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 7960.809M) 
[02/16 00:51:43   5385s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:51:43   5385s] eee: Metal Layers Info:
[02/16 00:51:43   5385s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:51:43   5385s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:51:43   5385s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:51:43   5385s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:51:43   5385s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:51:43   5385s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:51:43   5385s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:51:43   5385s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:51:43   5385s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:51:43   5385s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:51:43   5385s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:51:43   5385s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:51:43   5385s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:51:43   5385s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:51:43   5385s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:51:43   5385s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:51:43   5385s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:51:43   5386s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 7960.8M)
[02/16 00:51:43   5386s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for storing RC.
[02/16 00:51:46   5389s] Extracted 10.0007% (CPU Time= 0:00:04.1  MEM= 7984.8M)
[02/16 00:51:47   5390s] Extracted 20.0005% (CPU Time= 0:00:04.7  MEM= 7984.8M)
[02/16 00:51:47   5390s] Extracted 30.0008% (CPU Time= 0:00:05.3  MEM= 7984.8M)
[02/16 00:51:48   5391s] Extracted 40.0006% (CPU Time= 0:00:05.9  MEM= 7984.8M)
[02/16 00:51:48   5391s] Extracted 50.0008% (CPU Time= 0:00:06.2  MEM= 7984.8M)
[02/16 00:51:49   5392s] Extracted 60.0007% (CPU Time= 0:00:06.8  MEM= 7984.8M)
[02/16 00:51:50   5393s] Extracted 70.0005% (CPU Time= 0:00:07.9  MEM= 7984.8M)
[02/16 00:51:51   5394s] Extracted 80.0008% (CPU Time= 0:00:08.9  MEM= 7984.8M)
[02/16 00:51:52   5395s] Extracted 90.0006% (CPU Time= 0:00:10.1  MEM= 7984.8M)
[02/16 00:51:54   5397s] Extracted 100% (CPU Time= 0:00:12.0  MEM= 7984.8M)
[02/16 00:51:54   5397s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:51:55   5397s] Number of Extracted Resistors     : 558727
[02/16 00:51:55   5397s] Number of Extracted Ground Cap.   : 565579
[02/16 00:51:55   5397s] Number of Extracted Coupling Cap. : 1261036
[02/16 00:51:55   5397s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7960.809M)
[02/16 00:51:55   5397s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 00:51:55   5397s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 7960.8M)
[02/16 00:51:55   5397s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb_Filter.rcdb.d' for storing RC.
[02/16 00:51:55   5399s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 7960.809M)
[02/16 00:51:55   5399s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7960.809M)
[02/16 00:51:55   5399s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7960.809M)
[02/16 00:51:55   5399s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d) for hinst (top) of cell (systolic_top_ARRAY_SIZE8);
[02/16 00:51:56   5399s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=7960.809M)
[02/16 00:51:56   5399s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 0 access done (mem: 7960.809M)
[02/16 00:51:56   5399s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.5  Real Time: 0:00:15.0  MEM: 7960.809M)
[02/16 00:51:56   5400s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7823.027M)
[02/16 00:51:56   5400s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7823.0M)
[02/16 00:51:56   5400s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:51:56   5400s] eee: pegSigSF=1.070000
[02/16 00:51:56   5400s] Initializing multi-corner resistance tables ...
[02/16 00:51:56   5400s] eee: Grid unit RC data computation started
[02/16 00:51:56   5400s] eee: Grid unit RC data computation completed
[02/16 00:51:56   5400s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:51:56   5400s] eee: l=2 avDens=0.155858 usedTrk=11701.025070 availTrk=75075.000000 sigTrk=11701.025070
[02/16 00:51:56   5400s] eee: l=3 avDens=0.275028 usedTrk=24071.796615 availTrk=87525.000000 sigTrk=24071.796615
[02/16 00:51:56   5400s] eee: l=4 avDens=0.176467 usedTrk=11395.369294 availTrk=64575.000000 sigTrk=11395.369294
[02/16 00:51:56   5400s] eee: l=5 avDens=0.183094 usedTrk=9289.741018 availTrk=50737.500000 sigTrk=9289.741018
[02/16 00:51:56   5400s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:51:56   5400s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:51:56   5400s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:51:56   5400s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:51:56   5400s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:51:56   5400s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:51:56   5400s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274997 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:51:56   5400s] eee: NetCapCache creation started. (Current Mem: 7823.027M) 
[02/16 00:51:57   5400s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 7823.027M) 
[02/16 00:51:57   5400s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:51:57   5400s] eee: Metal Layers Info:
[02/16 00:51:57   5400s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:51:57   5400s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:51:57   5400s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:51:57   5400s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:51:57   5400s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:51:57   5400s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:51:57   5400s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:51:57   5400s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:51:57   5400s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:51:57   5400s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:51:57   5400s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:51:57   5400s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:51:57   5400s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:51:57   5400s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:51:57   5400s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:51:57   5400s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:51:57   5400s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:51:57   5400s] ** INFO: Initializing Glitch Interface
[02/16 00:51:57   5400s] *** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 1:30:00.6/0:34:48.0 (2.6), mem = 7823.0M
[02/16 00:51:57   5400s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[02/16 00:51:57   5400s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[02/16 00:51:58   5405s] Starting delay calculation for Hold views
[02/16 00:51:58   5405s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:51:58   5405s] #################################################################################
[02/16 00:51:58   5405s] # Design Stage: PostRoute
[02/16 00:51:58   5405s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:51:58   5405s] # Design Mode: 45nm
[02/16 00:51:58   5405s] # Analysis Mode: MMMC OCV 
[02/16 00:51:58   5405s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:51:58   5405s] # Signoff Settings: SI Off 
[02/16 00:51:58   5405s] #################################################################################
[02/16 00:51:58   5405s] Calculate late delays in OCV mode...
[02/16 00:51:58   5405s] Calculate early delays in OCV mode...
[02/16 00:51:58   5406s] Topological Sorting (REAL = 0:00:00.0, MEM = 7776.2M, InitMEM = 7776.2M)
[02/16 00:51:58   5406s] Start delay calculation (fullDC) (8 T). (MEM=4294.93)
[02/16 00:51:58   5406s] End AAE Lib Interpolated Model. (MEM=4314.570312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:52:02   5429s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 0. 
[02/16 00:52:02   5429s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:52:02   5429s] Total number of fetched objects 35615
[02/16 00:52:02   5430s] End Timing Check Calculation. (CPU Time=0:00:01.4, Real Time=0:00:00.0)
[02/16 00:52:02   5430s] End delay calculation. (MEM=4348.14 CPU=0:00:22.6 REAL=0:00:03.0)
[02/16 00:52:02   5430s] End delay calculation (fullDC). (MEM=4348.14 CPU=0:00:24.5 REAL=0:00:04.0)
[02/16 00:52:02   5430s] *** CDM Built up (cpu=0:00:25.0  real=0:00:04.0  mem= 7251.9M) ***
[02/16 00:52:03   5435s] *** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:05.0 totSessionCpu=1:30:36 mem=7243.9M)
[02/16 00:52:03   5435s] Done building cte hold timing graph (HoldAware) cpu=0:00:35.2 real=0:00:06.0 totSessionCpu=1:30:36 mem=7243.9M ***
[02/16 00:52:04   5438s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[02/16 00:52:04   5438s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/16 00:52:05   5443s] Starting delay calculation for Setup views
[02/16 00:52:05   5443s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:52:05   5443s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:52:05   5443s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:52:06   5444s] #################################################################################
[02/16 00:52:06   5444s] # Design Stage: PostRoute
[02/16 00:52:06   5444s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:52:06   5444s] # Design Mode: 45nm
[02/16 00:52:06   5444s] # Analysis Mode: MMMC OCV 
[02/16 00:52:06   5444s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:52:06   5444s] # Signoff Settings: SI On 
[02/16 00:52:06   5444s] #################################################################################
[02/16 00:52:06   5446s] Setting infinite Tws ...
[02/16 00:52:06   5446s] First Iteration Infinite Tw... 
[02/16 00:52:06   5446s] Calculate early delays in OCV mode...
[02/16 00:52:06   5446s] Calculate late delays in OCV mode...
[02/16 00:52:06   5446s] Topological Sorting (REAL = 0:00:00.0, MEM = 7248.2M, InitMEM = 7248.2M)
[02/16 00:52:06   5446s] Start delay calculation (fullDC) (8 T). (MEM=4258.45)
[02/16 00:52:06   5446s] End AAE Lib Interpolated Model. (MEM=4275.992188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:52:17   5510s] Total number of fetched objects 35615
[02/16 00:52:17   5510s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:52:17   5512s] End Timing Check Calculation. (CPU Time=0:00:01.9, Real Time=0:00:00.0)
[02/16 00:52:17   5512s] End delay calculation. (MEM=4347.71 CPU=0:01:04 REAL=0:00:10.0)
[02/16 00:52:17   5512s] End delay calculation (fullDC). (MEM=4347.71 CPU=0:01:06 REAL=0:00:11.0)
[02/16 00:52:17   5512s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:52:17   5512s] *** CDM Built up (cpu=0:01:08  real=0:00:11.0  mem= 7755.8M) ***
[02/16 00:52:18   5519s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4351.7M)
[02/16 00:52:18   5519s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:52:19   5520s] Loading CTE timing window is completed (CPU = 0:00:01.3, REAL = 0:00:01.0, MEM = 4351.7M)
[02/16 00:52:19   5520s] 
[02/16 00:52:19   5520s] Executing IPO callback for view pruning ..
[02/16 00:52:19   5520s] Starting SI iteration 2
[02/16 00:52:19   5522s] Calculate early delays in OCV mode...
[02/16 00:52:19   5522s] Calculate late delays in OCV mode...
[02/16 00:52:19   5522s] Start delay calculation (fullDC) (8 T). (MEM=4379.73)
[02/16 00:52:20   5522s] End AAE Lib Interpolated Model. (MEM=4379.730469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:52:22   5536s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:52:22   5536s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:52:22   5536s] Total number of fetched objects 35615
[02/16 00:52:22   5536s] AAE_INFO-618: Total number of nets in the design is 36541,  9.4 percent of the nets selected for SI analysis
[02/16 00:52:22   5536s] End delay calculation. (MEM=4433.48 CPU=0:00:14.0 REAL=0:00:02.0)
[02/16 00:52:22   5536s] End delay calculation (fullDC). (MEM=4433.48 CPU=0:00:14.0 REAL=0:00:03.0)
[02/16 00:52:22   5536s] *** CDM Built up (cpu=0:00:14.1  real=0:00:03.0  mem= 7380.0M) ***
[02/16 00:52:23   5542s] 
[02/16 00:52:23   5542s] Creating Lib Analyzer ...
[02/16 00:52:23   5542s] 
[02/16 00:52:23   5542s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:52:23   5542s] Summary for sequential cells identification: 
[02/16 00:52:23   5542s]   Identified SBFF number: 34
[02/16 00:52:23   5542s]   Identified MBFF number: 0
[02/16 00:52:23   5542s]   Identified SB Latch number: 12
[02/16 00:52:23   5542s]   Identified MB Latch number: 0
[02/16 00:52:23   5542s]   Not identified SBFF number: 0
[02/16 00:52:23   5542s]   Not identified MBFF number: 0
[02/16 00:52:23   5542s]   Not identified SB Latch number: 0
[02/16 00:52:23   5542s]   Not identified MB Latch number: 0
[02/16 00:52:23   5542s]   Number of sequential cells which are not FFs: 20
[02/16 00:52:23   5542s]  Visiting view : view_tt
[02/16 00:52:23   5542s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:52:23   5542s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:52:23   5542s]  Visiting view : view_tt
[02/16 00:52:23   5542s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:52:23   5542s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:52:23   5542s] TLC MultiMap info (StdDelay):
[02/16 00:52:23   5542s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:52:23   5542s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:52:23   5542s]  Setting StdDelay to: 6.1ps
[02/16 00:52:23   5542s] 
[02/16 00:52:23   5542s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:52:23   5542s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:52:23   5542s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:52:23   5542s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:52:23   5542s] 
[02/16 00:52:23   5542s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:52:24   5543s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:32:23 mem=7402.0M
[02/16 00:52:24   5543s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:32:24 mem=7402.0M
[02/16 00:52:24   5543s] Creating Lib Analyzer, finished. 
[02/16 00:52:25   5551s] *** Done Building Timing Graph (cpu=0:01:48 real=0:00:20.0 totSessionCpu=1:32:32 mem=7370.0M)
[02/16 00:52:25   5551s] End AAE Lib Interpolated Model. (MEM=4435.507812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:52:25   5551s] ** INFO: Initializing Glitch Interface
[02/16 00:52:26   5551s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7890.0M, EPOCH TIME: 1771224746.199640
[02/16 00:52:26   5551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:26   5551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:26   5551s] 
[02/16 00:52:26   5551s] 
[02/16 00:52:26   5551s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:52:26   5551s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.049, REAL:0.043, MEM:7890.0M, EPOCH TIME: 1771224746.242824
[02/16 00:52:26   5551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:52:26   5551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:26   5552s] ** INFO: Initializing Glitch Interface
[02/16 00:52:27   5553s] 
OptSummary:

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.055  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:52:27   5553s] *** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:02:33.3/0:00:29.9 (5.1), totSession cpu/real = 1:32:33.9/0:35:17.8 (2.6), mem = 7922.0M
[02/16 00:52:27   5553s] 
[02/16 00:52:27   5553s] =============================================================================================
[02/16 00:52:27   5553s]  Step TAT Report : BuildHoldData #1 / optDesign #6                              23.14-s088_1
[02/16 00:52:27   5553s] =============================================================================================
[02/16 00:52:27   5553s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:52:27   5553s] ---------------------------------------------------------------------------------------------
[02/16 00:52:27   5553s] [ ViewPruning            ]      7   0:00:01.4  (   4.7 % )     0:00:02.4 /  0:00:09.2    3.8
[02/16 00:52:27   5553s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.9 /  0:00:02.0    2.3
[02/16 00:52:27   5553s] [ DrvReport              ]      1   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:01.4    2.5
[02/16 00:52:27   5553s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.2 /  0:00:00.3    1.1
[02/16 00:52:27   5553s] [ HoldTimerInit          ]      1   0:00:00.4  (   1.3 % )     0:00:00.9 /  0:00:02.8    3.0
[02/16 00:52:27   5553s] [ UpdateTimingGraph      ]      3   0:00:03.7  (  12.2 % )     0:00:25.7 /  0:02:18.5    5.4
[02/16 00:52:27   5553s] [ FullDelayCalc          ]      3   0:00:17.7  (  59.4 % )     0:00:17.7 /  0:01:47.1    6.0
[02/16 00:52:27   5553s] [ TimingUpdate           ]      5   0:00:02.9  (   9.8 % )     0:00:02.9 /  0:00:17.3    5.9
[02/16 00:52:27   5553s] [ TimingReport           ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.6    2.7
[02/16 00:52:27   5553s] [ IncrTimingUpdate       ]      2   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:02.3    5.1
[02/16 00:52:27   5553s] [ MISC                   ]          0:00:02.3  (   7.8 % )     0:00:02.3 /  0:00:10.0    4.3
[02/16 00:52:27   5553s] ---------------------------------------------------------------------------------------------
[02/16 00:52:27   5553s]  BuildHoldData #1 TOTAL             0:00:29.9  ( 100.0 % )     0:00:29.9 /  0:02:33.3    5.1
[02/16 00:52:27   5553s] ---------------------------------------------------------------------------------------------
[02/16 00:52:27   5553s] **optDesign ... cpu = 0:03:01, real = 0:01:21, mem = 4407.6M, totSessionCpu=1:32:34 **
[02/16 00:52:27   5553s] Begin: Collecting metrics
[02/16 00:52:27   5554s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.055 | 0.022 |   0 |       57.07 | 0:00:30  |        7922 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[02/16 00:52:27   5554s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4407.6M, current mem=4407.6M)

[02/16 00:52:27   5554s] End: Collecting metrics
[02/16 00:52:27   5554s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/16 00:52:27   5554s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/16 00:52:27   5554s] Setting latch borrow mode to budget during optimization.
[02/16 00:52:29   5564s] Info: Done creating the CCOpt slew target map.
[02/16 00:52:29   5564s] **INFO: flowCheckPoint #12 OptimizationPass1
[02/16 00:52:29   5564s] Glitch fixing enabled
[02/16 00:52:29   5564s] *** ClockDrv #1 [begin] (optDesign #6) : totSession cpu/real = 1:32:44.6/0:35:20.3 (2.6), mem = 7890.0M
[02/16 00:52:29   5564s] Running CCOpt-PRO on entire clock network
[02/16 00:52:29   5564s] Leaving CCOpt scope - Initializing power interface...
[02/16 00:52:29   5564s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:52:29   5564s] Net route status summary:
[02/16 00:52:29   5564s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=85, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:52:29   5564s]   Non-clock: 36456 (unrouted=2571, trialRouted=0, noStatus=0, routed=33885, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:52:29   5564s] -effortLevel low                           # enums={low medium high signoff}, default=undefined
[02/16 00:52:29   5564s] Clock tree cells fixed by user: 0 out of 84 (0%)
[02/16 00:52:29   5564s] PRO...
[02/16 00:52:29   5564s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/16 00:52:29   5564s] Initializing clock structures...
[02/16 00:52:29   5564s]   Creating own balancer
[02/16 00:52:29   5564s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/16 00:52:29   5564s]   Removing CTS place status from clock tree and sinks.
[02/16 00:52:29   5564s]   Removed CTS place status from 42 clock cells (out of 86 ) and 0 clock sinks (out of 0 ).
[02/16 00:52:29   5564s]   Initializing legalizer
[02/16 00:52:29   5564s]   Using cell based legalization.
[02/16 00:52:29   5564s]   Leaving CCOpt scope - Initializing placement interface...
[02/16 00:52:29   5564s] OPERPROF: Starting DPlace-Init at level 1, MEM:7890.0M, EPOCH TIME: 1771224749.760052
[02/16 00:52:29   5564s] Processing tracks to init pin-track alignment.
[02/16 00:52:29   5564s] z: 1, totalTracks: 0
[02/16 00:52:29   5564s] z: 3, totalTracks: 1
[02/16 00:52:29   5564s] z: 5, totalTracks: 1
[02/16 00:52:29   5564s] z: 7, totalTracks: 1
[02/16 00:52:29   5564s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:52:29   5564s] #spOpts: rpCkHalo=4 
[02/16 00:52:29   5564s] Initializing Route Infrastructure for color support ...
[02/16 00:52:29   5564s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7890.0M, EPOCH TIME: 1771224749.760443
[02/16 00:52:29   5564s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7890.0M, EPOCH TIME: 1771224749.761142
[02/16 00:52:29   5564s] Route Infrastructure Initialized for color support successfully.
[02/16 00:52:29   5564s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7890.0M, EPOCH TIME: 1771224749.792436
[02/16 00:52:29   5564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:29   5564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:29   5564s] 
[02/16 00:52:29   5564s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:52:29   5564s] 
[02/16 00:52:29   5564s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:52:29   5564s] 
[02/16 00:52:29   5564s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:52:29   5564s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.060, REAL:0.053, MEM:7890.0M, EPOCH TIME: 1771224749.845379
[02/16 00:52:29   5564s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7890.0M, EPOCH TIME: 1771224749.845509
[02/16 00:52:29   5564s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7890.0M, EPOCH TIME: 1771224749.845724
[02/16 00:52:29   5564s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7890.0MB).
[02/16 00:52:29   5564s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.104, REAL:0.097, MEM:7890.0M, EPOCH TIME: 1771224749.856678
[02/16 00:52:29   5564s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/16 00:52:29   5564s] Set min layer with design mode ( 2 )
[02/16 00:52:29   5564s] Set max layer with design mode ( 7 )
[02/16 00:52:29   5564s] [PSP]    Load db... (mem=6.6M)
[02/16 00:52:29   5564s] [PSP]    Read data from FE... (mem=6.6M)
[02/16 00:52:29   5565s] (I)      Number of ignored instance 0
[02/16 00:52:29   5565s] (I)      Number of inbound cells 0
[02/16 00:52:29   5565s] (I)      Number of opened ILM blockages 0
[02/16 00:52:29   5565s] (I)      Number of instances temporarily fixed by detailed placement 4424
[02/16 00:52:29   5565s] (I)      numMoveCells=29136, numMacros=0  numNoFlopBlockages=0  numPads=333  numMultiRowHeightInsts=0
[02/16 00:52:29   5565s] (I)      cell height: 4320, count: 33560
[02/16 00:52:29   5565s] (I)      rowRegion is not equal to core box, resetting core box
[02/16 00:52:29   5565s] (I)      rowRegion : (24768, 24768) - (1456416, 1454688)
[02/16 00:52:29   5565s] (I)      coreBox   : (24768, 24768) - (1456704, 1456704)
[02/16 00:52:29   5565s] [PSP]    Done Read data from FE (cpu=0.053s, mem=6.6M)
[02/16 00:52:29   5565s] 
[02/16 00:52:29   5565s] [PSP]    Done Load db (cpu=0.053s, mem=6.6M)
[02/16 00:52:29   5565s] 
[02/16 00:52:29   5565s] [PSP]    Constructing placeable region... (mem=6.6M)
[02/16 00:52:29   5565s] (I)      Constructing bin map
[02/16 00:52:29   5565s] (I)      Initialize bin information with width=43200 height=43200
[02/16 00:52:29   5565s] (I)      Done constructing bin map
[02/16 00:52:29   5565s] [PSP]    Compute region effective width... (mem=6.6M)
[02/16 00:52:29   5565s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=6.6M)
[02/16 00:52:29   5565s] 
[02/16 00:52:29   5565s] [PSP]    Done Constructing placeable region (cpu=0.017s, mem=6.6M)
[02/16 00:52:29   5565s] 
[02/16 00:52:29   5565s]   Legalizer reserving space for clock trees
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_SL
[02/16 00:52:29   5565s]   Reconstructing clock tree datastructures, skew aware...
[02/16 00:52:29   5565s]     Validating CTS configuration...
[02/16 00:52:29   5565s]     Checking module port directions...
[02/16 00:52:29   5565s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:52:29   5565s]     Non-default CCOpt properties:
[02/16 00:52:29   5565s]       Public non-default CCOpt properties:
[02/16 00:52:29   5565s]         adjacent_rows_legal: true (default: false)
[02/16 00:52:29   5565s]         cell_density is set for at least one object
[02/16 00:52:29   5565s]         cell_halo_rows: 0 (default: 1)
[02/16 00:52:29   5565s]         cell_halo_sites: 0 (default: 4)
[02/16 00:52:29   5565s]         route_type is set for at least one object
[02/16 00:52:29   5565s]         target_insertion_delay is set for at least one object
[02/16 00:52:29   5565s]         target_skew is set for at least one object
[02/16 00:52:29   5565s]       Private non-default CCOpt properties:
[02/16 00:52:29   5565s]         allow_non_fterm_identical_swaps: 0 (default: true)
[02/16 00:52:29   5565s]         clock_nets_detailed_routed: 1 (default: false)
[02/16 00:52:29   5565s]         force_design_routing_status: 1 (default: auto)
[02/16 00:52:29   5565s]         last_virtual_delay_scaling_factor is set for at least one object
[02/16 00:52:29   5565s]         pro_enable_post_commit_delay_update: 1 (default: false)
[02/16 00:52:29   5565s]         use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
[02/16 00:52:29   5565s]     Route type trimming info:
[02/16 00:52:29   5565s]       No route type modifications were made.
[02/16 00:52:29   5565s]     SIAware is enabled.
[02/16 00:52:29   5565s] End AAE Lib Interpolated Model. (MEM=4424.093750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: HB2xp67_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_SL
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_L
[02/16 00:52:29   5565s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_L
[02/16 00:52:30   5565s]     Library trimming buffers in power domain auto-default and half-corner dc_typical:both.late removed 14 of 27 cells
[02/16 00:52:30   5565s]     Original list had 27 cells:
[02/16 00:52:30   5565s]     BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx10_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/16 00:52:30   5565s]     New trimmed list has 13 cells:
[02/16 00:52:30   5565s]     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_L
[02/16 00:52:30   5565s]     Library trimming inverters in power domain auto-default and half-corner dc_typical:both.late removed 30 of 42 cells
[02/16 00:52:30   5565s]     Original list had 42 cells:
[02/16 00:52:30   5565s]     CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L INVx13_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L INVx11_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L INVx8_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L INVx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL INVx6_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L INVx6_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL INVx5_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L INVx5_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/16 00:52:30   5565s]     New trimmed list has 12 cells:
[02/16 00:52:30   5565s]     CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_L
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_SL
[02/16 00:52:30   5565s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_SL
[02/16 00:52:33   5568s]     Clock tree balancer configuration for clock_tree clk:
[02/16 00:52:33   5568s]     Non-default CCOpt properties:
[02/16 00:52:33   5568s]       Public non-default CCOpt properties:
[02/16 00:52:33   5568s]         cell_density: 1 (default: 0.75)
[02/16 00:52:33   5568s]         route_type (leaf): default_route_type_leaf (default: default)
[02/16 00:52:33   5568s]         route_type (top): default_route_type_nonleaf (default: default)
[02/16 00:52:33   5568s]         route_type (trunk): default_route_type_nonleaf (default: default)
[02/16 00:52:33   5568s]       No private non-default CCOpt properties
[02/16 00:52:33   5568s]     For power domain auto-default:
[02/16 00:52:33   5568s]       Buffers:     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[02/16 00:52:33   5568s]       Inverters:   CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[02/16 00:52:33   5568s]       Clock gates: ICGx8DC_ASAP7_75t_SL ICGx8DC_ASAP7_75t_L ICGx6p67DC_ASAP7_75t_SL ICGx6p67DC_ASAP7_75t_L ICGx5p33DC_ASAP7_75t_SL ICGx5p33DC_ASAP7_75t_L ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4DC_ASAP7_75t_SL ICGx4_ASAP7_75t_SL ICGx4DC_ASAP7_75t_L ICGx4_ASAP7_75t_L ICGx3_ASAP7_75t_SL ICGx2p67DC_ASAP7_75t_SL ICGx3_ASAP7_75t_L ICGx2p67DC_ASAP7_75t_L ICGx2_ASAP7_75t_SL ICGx2_ASAP7_75t_L ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L
[02/16 00:52:33   5568s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 127944.749um^2
[02/16 00:52:33   5568s]     Top Routing info:
[02/16 00:52:33   5568s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:52:33   5568s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/16 00:52:33   5568s]     Trunk Routing info:
[02/16 00:52:33   5568s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:52:33   5568s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:52:33   5568s]     Leaf Routing info:
[02/16 00:52:33   5568s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:52:33   5568s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:52:33   5568s]     For timing_corner dc_typical:both, late and power domain auto-default:
[02/16 00:52:33   5568s]       Slew time target (leaf):    44.3ps
[02/16 00:52:33   5568s]       Slew time target (trunk):   44.3ps
[02/16 00:52:33   5568s]       Slew time target (top):     44.6ps (Note: no nets are considered top nets in this clock tree)
[02/16 00:52:33   5568s]       Buffer unit delay: 20.7ps
[02/16 00:52:33   5568s]       Buffer max distance: 183.737um
[02/16 00:52:33   5568s]     Fastest wire driving cells and distances:
[02/16 00:52:33   5568s]       Buffer    : {lib_cell:BUFx16f_ASAP7_75t_SL, fastest_considered_half_corner=dc_typical:both.late, optimalDrivingDistance=169.905um, saturatedSlew=33.7ps, speed=5516.396um per ns, cellArea=30.206um^2 per 1000um}
[02/16 00:52:33   5568s]       Inverter  : {lib_cell:CKINVDCx20_ASAP7_75t_SL, fastest_considered_half_corner=dc_typical:both.late, optimalDrivingDistance=143.530um, saturatedSlew=34.7ps, speed=6834.738um per ns, cellArea=61.762um^2 per 1000um}
[02/16 00:52:33   5568s]       Clock gate: {lib_cell:ICGx8DC_ASAP7_75t_SL, fastest_considered_half_corner=dc_typical:both.late, optimalDrivingDistance=112.061um, saturatedSlew=34.6ps, speed=4212.819um per ns, cellArea=99.923um^2 per 1000um}
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Logic Sizing Table:
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     ----------------------------------------------------------
[02/16 00:52:33   5568s]     Cell    Instance count    Source    Eligible library cells
[02/16 00:52:33   5568s]     ----------------------------------------------------------
[02/16 00:52:33   5568s]       (empty table)
[02/16 00:52:33   5568s]     ----------------------------------------------------------
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Clock tree balancer configuration for skew_group clk/func_mode:
[02/16 00:52:33   5568s]      Created from constraint modes: {[func_mode]}
[02/16 00:52:33   5568s]       Sources:                     pin clk
[02/16 00:52:33   5568s]       Total number of sinks:       4424
[02/16 00:52:33   5568s]       Delay constrained sinks:     4424
[02/16 00:52:33   5568s]       Constrains:                  default
[02/16 00:52:33   5568s]       Non-leaf sinks:              0
[02/16 00:52:33   5568s]       Ignore pins:                 0
[02/16 00:52:33   5568s]      Timing corner dc_typical:both.late:
[02/16 00:52:33   5568s]       Skew target:                 20.7ps
[02/16 00:52:33   5568s]     Primary reporting skew groups are:
[02/16 00:52:33   5568s]     skew_group clk/func_mode with 4424 clock sinks
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Constraint summary
[02/16 00:52:33   5568s]     ==================
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Transition constraints are active in the following delay corners:
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     dc_typical:both.late
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Cap constraints are active in the following delay corners:
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     dc_typical:both.late
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Transition constraint summary:
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     -------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     Delay corner                      Target (ps)    Num pins    Target source    Clock tree(s)
[02/16 00:52:33   5568s]     -------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     dc_typical:both.late (primary)         -            -              -                -
[02/16 00:52:33   5568s]                   -                      44.3          4594      auto computed    all
[02/16 00:52:33   5568s]     -------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Capacitance constraint summary:
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     ------------------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     Delay corner                      Limit (fF)    Num nets    Target source                Clock tree(s)
[02/16 00:52:33   5568s]     ------------------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     dc_typical:both.late (primary)        -            -                    -                      -
[02/16 00:52:33   5568s]                   -                      46.080         1       library_or_sdc_constraint    all
[02/16 00:52:33   5568s]                   -                     368.640        13       library_or_sdc_constraint    all
[02/16 00:52:33   5568s]                   -                     737.280         9       library_or_sdc_constraint    all
[02/16 00:52:33   5568s]                   -                    1474.560        62       library_or_sdc_constraint    all
[02/16 00:52:33   5568s]     ------------------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Clock DAG hash initial state: e9fbc647afcc4a10 e78de63bc368d797
[02/16 00:52:33   5568s]     CTS services accumulated run-time stats initial state:
[02/16 00:52:33   5568s]       delay calculator: calls=71361, total_wall_time=7.096s, mean_wall_time=0.099ms
[02/16 00:52:33   5568s]       legalizer: calls=10335, total_wall_time=0.561s, mean_wall_time=0.054ms
[02/16 00:52:33   5568s]       steiner router: calls=55570, total_wall_time=12.916s, mean_wall_time=0.232ms
[02/16 00:52:33   5568s]     Clock DAG stats initial state:
[02/16 00:52:33   5568s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:52:33   5568s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:52:33   5568s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:52:33   5568s]       cell areas       : b=531.412um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=531.412um^2
[02/16 00:52:33   5568s]       hp wire lengths  : top=0.000um, trunk=1907.928um, leaf=5452.488um, total=7360.416um
[02/16 00:52:33   5568s]     Clock DAG library cell distribution initial state {count}:
[02/16 00:52:33   5568s]        Bufs: BUFx24_ASAP7_75t_SL: 62 BUFx16f_ASAP7_75t_SL: 9 BUFx12f_ASAP7_75t_SL: 9 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 
[02/16 00:52:33   5568s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:52:33   5568s] UM:*                                                                   InitialState
[02/16 00:52:33   5568s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:52:33   5568s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Layer information for route type default_route_type_leaf:
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     --------------------------------------------------------------------
[02/16 00:52:33   5568s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/16 00:52:33   5568s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/16 00:52:33   5568s]     --------------------------------------------------------------------
[02/16 00:52:33   5568s]     M1       N            V          1.056         0.397         0.419
[02/16 00:52:33   5568s]     M2       N            H          1.056         0.397         0.419
[02/16 00:52:33   5568s]     M3       Y            V          1.056         0.397         0.419
[02/16 00:52:33   5568s]     M4       Y            H          0.792         0.320         0.254
[02/16 00:52:33   5568s]     M5       N            V          0.458         0.320         0.147
[02/16 00:52:33   5568s]     M6       N            H          0.594         0.265         0.158
[02/16 00:52:33   5568s]     M7       N            V          0.594         0.265         0.158
[02/16 00:52:33   5568s]     M8       N            H          0.475         0.233         0.111
[02/16 00:52:33   5568s]     M9       N            V          0.475         0.233         0.111
[02/16 00:52:33   5568s]     Pad      N            H          0.009         0.463         0.004
[02/16 00:52:33   5568s]     --------------------------------------------------------------------
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:52:33   5568s]     Unshielded; Mask Constraint: 0; Source: route_type.
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Layer information for route type default_route_type_nonleaf:
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     --------------------------------------------------------------------
[02/16 00:52:33   5568s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/16 00:52:33   5568s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/16 00:52:33   5568s]     --------------------------------------------------------------------
[02/16 00:52:33   5568s]     M1       N            V          1.056         0.732         0.772
[02/16 00:52:33   5568s]     M2       N            H          1.056         0.732         0.772
[02/16 00:52:33   5568s]     M3       Y            V          1.056         0.732         0.772
[02/16 00:52:33   5568s]     M4       Y            H          0.792         0.572         0.453
[02/16 00:52:33   5568s]     M5       N            V          0.458         0.572         0.262
[02/16 00:52:33   5568s]     M6       N            H          0.594         0.454         0.270
[02/16 00:52:33   5568s]     M7       N            V          0.594         0.454         0.270
[02/16 00:52:33   5568s]     M8       N            H          0.475         0.382         0.182
[02/16 00:52:33   5568s]     M9       N            V          0.475         0.382         0.182
[02/16 00:52:33   5568s]     Pad      N            H          0.009         0.465         0.004
[02/16 00:52:33   5568s]     --------------------------------------------------------------------
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 00:52:33   5568s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Layer information for route type default_route_type_nonleaf:
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     --------------------------------------------------------------------
[02/16 00:52:33   5568s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/16 00:52:33   5568s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/16 00:52:33   5568s]     --------------------------------------------------------------------
[02/16 00:52:33   5568s]     M1       N            V          1.056         0.397         0.419
[02/16 00:52:33   5568s]     M2       N            H          1.056         0.397         0.419
[02/16 00:52:33   5568s]     M3       Y            V          1.056         0.397         0.419
[02/16 00:52:33   5568s]     M4       Y            H          0.792         0.320         0.254
[02/16 00:52:33   5568s]     M5       N            V          0.458         0.320         0.147
[02/16 00:52:33   5568s]     M6       N            H          0.594         0.265         0.158
[02/16 00:52:33   5568s]     M7       N            V          0.594         0.265         0.158
[02/16 00:52:33   5568s]     M8       N            H          0.475         0.233         0.111
[02/16 00:52:33   5568s]     M9       N            V          0.475         0.233         0.111
[02/16 00:52:33   5568s]     Pad      N            H          0.009         0.463         0.004
[02/16 00:52:33   5568s]     --------------------------------------------------------------------
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Via selection for estimated routes (rule default):
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     -------------------------------------------------------------
[02/16 00:52:33   5568s]     Layer     Via Cell    Res.     Cap.     RC       Top of Stack
[02/16 00:52:33   5568s]     Range                 (Ohm)    (fF)     (fs)     Only
[02/16 00:52:33   5568s]     -------------------------------------------------------------
[02/16 00:52:33   5568s]     M1-M2     VIA12       4.000    0.000    0.000    false
[02/16 00:52:33   5568s]     M2-M3     VIA23       4.000    0.000    0.000    false
[02/16 00:52:33   5568s]     M3-M4     VIA34       4.000    0.000    0.000    false
[02/16 00:52:33   5568s]     M4-M5     VIA45       4.000    0.000    0.000    false
[02/16 00:52:33   5568s]     M5-M6     VIA56       4.000    0.000    0.000    false
[02/16 00:52:33   5568s]     M6-M7     VIA67       4.000    0.000    0.000    false
[02/16 00:52:33   5568s]     M7-M8     VIA78       4.000    0.000    0.000    false
[02/16 00:52:33   5568s]     M8-M9     VIA89       4.000    0.000    0.000    false
[02/16 00:52:33   5568s]     M9-Pad    VIA9Pad     4.000    0.000    0.000    false
[02/16 00:52:33   5568s]     -------------------------------------------------------------
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[02/16 00:52:33   5568s]     No ideal or dont_touch nets found in the clock tree
[02/16 00:52:33   5568s]     No dont_touch hnets found in the clock tree
[02/16 00:52:33   5568s]     No dont_touch hpins found in the clock network.
[02/16 00:52:33   5568s]     Checking for illegal sizes of clock logic instances...
[02/16 00:52:33   5568s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Filtering reasons for cell type: buffer
[02/16 00:52:33   5568s]     =======================================
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     Clock trees    Power domain    Reason              Library cells
[02/16 00:52:33   5568s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     all            auto-default    Library trimming    { BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L
[02/16 00:52:33   5568s]                                                          BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L
[02/16 00:52:33   5568s]                                                          BUFx4f_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx6f_ASAP7_75t_L
[02/16 00:52:33   5568s]                                                          BUFx8_ASAP7_75t_L HB2xp67_ASAP7_75t_SL }
[02/16 00:52:33   5568s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Filtering reasons for cell type: inverter
[02/16 00:52:33   5568s]     =========================================
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     --------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     Clock trees    Power domain    Reason              Library cells
[02/16 00:52:33   5568s]     --------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     all            auto-default    Library trimming    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L
[02/16 00:52:33   5568s]                                                          CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL
[02/16 00:52:33   5568s]                                                          CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L
[02/16 00:52:33   5568s]                                                          CKINVDCx20_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL
[02/16 00:52:33   5568s]                                                          CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L
[02/16 00:52:33   5568s]                                                          CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL
[02/16 00:52:33   5568s]                                                          INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L
[02/16 00:52:33   5568s]                                                          INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L
[02/16 00:52:33   5568s]                                                          INVx8_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_SL }
[02/16 00:52:33   5568s]     --------------------------------------------------------------------------------------------------------------------------------------
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     
[02/16 00:52:33   5568s]     Validating CTS configuration done. (took cpu=0:00:03.4 real=0:00:03.4)
[02/16 00:52:33   5568s]     CCOpt configuration status: all checks passed.
[02/16 00:52:33   5568s]   Reconstructing clock tree datastructures, skew aware done.
[02/16 00:52:33   5568s] Initializing clock structures done.
[02/16 00:52:33   5568s] PRO...
[02/16 00:52:33   5568s]   PRO active optimizations:
[02/16 00:52:33   5568s]    - DRV fixing with sizing
[02/16 00:52:33   5568s]   
[02/16 00:52:33   5568s]   Detected clock skew data from CTS
[02/16 00:52:33   5568s]   ProEngine running partially connected to DB
[02/16 00:52:33   5568s]   Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:52:33   5568s]   Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/16 00:52:33   5568s]   Clock DAG hash PRO initial state: e9fbc647afcc4a10 e78de63bc368d797 3e673fb6b77b168 f7c03381f8a5b538 7f2cb78c6981539
[02/16 00:52:33   5568s]   CTS services accumulated run-time stats PRO initial state:
[02/16 00:52:33   5568s]     delay calculator: calls=71446, total_wall_time=7.126s, mean_wall_time=0.100ms
[02/16 00:52:33   5568s]     legalizer: calls=10335, total_wall_time=0.561s, mean_wall_time=0.054ms
[02/16 00:52:33   5568s]     steiner router: calls=55570, total_wall_time=12.916s, mean_wall_time=0.232ms
[02/16 00:52:33   5568s]   Clock DAG stats PRO initial state:
[02/16 00:52:33   5568s]     cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:52:33   5568s]     sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:52:33   5568s]     misc counts      : r=1, pp=0, mci=0
[02/16 00:52:33   5568s]     cell areas       : b=531.412um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=531.412um^2
[02/16 00:52:33   5568s]     cell capacitance : b=208.471fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=208.471fF
[02/16 00:52:33   5568s]     sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:52:33   5568s]     wire capacitance : top=0.000fF, trunk=504.979fF, leaf=3454.241fF, total=3959.221fF
[02/16 00:52:33   5568s]     wire lengths     : top=0.000um, trunk=2267.380um, leaf=14074.652um, total=16342.032um
[02/16 00:52:33   5568s]     hp wire lengths  : top=0.000um, trunk=1907.928um, leaf=5452.488um, total=7360.416um
[02/16 00:52:33   5568s]   Clock DAG net violations PRO initial state:
[02/16 00:52:33   5568s]     Remaining Transition : {count=47, worst=[12.2ps, 10.2ps, 8.3ps, 7.7ps, 7.4ps, 7.4ps, 7.1ps, 6.9ps, 6.4ps, 6.0ps, ...]} avg=4.1ps sd=2.6ps sum=194.8ps
[02/16 00:52:33   5568s]     Capacitance          : {count=1, worst=[0.775fF]} avg=0.775fF sd=0.000fF sum=0.775fF
[02/16 00:52:33   5568s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/16 00:52:33   5568s]     Trunk : target=44.3ps count=15 avg=36.7ps sd=8.3ps min=10.1ps max=43.6ps {1 <= 26.6ps, 1 <= 35.4ps, 7 <= 39.9ps, 4 <= 42.1ps, 2 <= 44.3ps}
[02/16 00:52:33   5568s]     Leaf  : target=44.3ps count=70 avg=46.5ps sd=3.6ps min=39.9ps max=56.5ps {0 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 9 <= 42.1ps, 14 <= 44.3ps} {13 <= 46.5ps, 15 <= 48.7ps, 17 <= 53.2ps, 2 <= 66.5ps, 0 > 66.5ps}
[02/16 00:52:33   5568s]   Clock DAG library cell distribution PRO initial state {count}:
[02/16 00:52:33   5568s]      Bufs: BUFx24_ASAP7_75t_SL: 62 BUFx16f_ASAP7_75t_SL: 9 BUFx12f_ASAP7_75t_SL: 9 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 
[02/16 00:52:33   5568s]   Primary reporting skew groups PRO initial state:
[02/16 00:52:33   5568s]         min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[0]/CLK
[02/16 00:52:33   5568s]         max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[5]/CLK
[02/16 00:52:33   5568s]   Skew group summary PRO initial state:
[02/16 00:52:33   5568s]     skew_group clk/func_mode: insertion delay [min=89.0, max=106.9, avg=98.2, sd=3.4, skn=-0.031, kur=-0.324], skew [17.9 vs 20.9], 100% {89.0, 106.9} (wid=16.8 ws=14.3) (gid=94.0 gs=12.9)
[02/16 00:52:33   5568s]   Recomputing CTS skew targets...
[02/16 00:52:33   5568s]   Resolving skew group constraints...
[02/16 00:52:33   5569s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/16 00:52:33   5569s]   Resolving skew group constraints done.
[02/16 00:52:33   5569s]   Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/16 00:52:33   5569s]   PRO Fixing DRVs...
[02/16 00:52:34   5569s]     Clock DAG hash before 'PRO Fixing DRVs': e9fbc647afcc4a10 e78de63bc368d797 3e673fb6b77b168 f7c03381f8a5b538 7f2cb78c6981539
[02/16 00:52:34   5569s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[02/16 00:52:34   5569s]       delay calculator: calls=71446, total_wall_time=7.126s, mean_wall_time=0.100ms
[02/16 00:52:34   5569s]       legalizer: calls=10335, total_wall_time=0.561s, mean_wall_time=0.054ms
[02/16 00:52:34   5569s]       steiner router: calls=55570, total_wall_time=12.916s, mean_wall_time=0.232ms
[02/16 00:52:34   5569s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/16 00:52:34   5569s]     CCOpt-PRO: considered: 85, tested: 85, violation detected: 48, violation ignored (due to small violation): 0, cannot run: 1, attempted: 47, unsuccessful: 0, sized: 0
[02/16 00:52:34   5569s]     
[02/16 00:52:34   5569s]     Statistics: Fix DRVs (cell sizing):
[02/16 00:52:34   5569s]     ===================================
[02/16 00:52:34   5569s]     
[02/16 00:52:34   5569s]     Cell changes by Net Type:
[02/16 00:52:34   5569s]     
[02/16 00:52:34   5569s]     -------------------------------------------------------------------------------------------------------------------
[02/16 00:52:34   5569s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[02/16 00:52:34   5569s]     -------------------------------------------------------------------------------------------------------------------
[02/16 00:52:34   5569s]     top                0                    0           0            0                    0                  0
[02/16 00:52:34   5569s]     trunk              0                    0           0            0                    0                  0
[02/16 00:52:34   5569s]     leaf              47 [100.0%]           0           0            0                    0 (0.0%)          47 (100.0%)
[02/16 00:52:34   5569s]     -------------------------------------------------------------------------------------------------------------------
[02/16 00:52:34   5569s]     Total             47 [100.0%]           0           0            0                    0 (0.0%)          47 (100.0%)
[02/16 00:52:34   5569s]     -------------------------------------------------------------------------------------------------------------------
[02/16 00:52:34   5569s]     
[02/16 00:52:34   5569s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 47, Area change: 0.000um^2 (0.000%)
[02/16 00:52:34   5569s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/16 00:52:34   5569s]     
[02/16 00:52:34   5569s]     Clock DAG hash after 'PRO Fixing DRVs': e9fbc647afcc4a10 e78de63bc368d797 3e673fb6b77b168 f7c03381f8a5b538 7f2cb78c6981539
[02/16 00:52:34   5569s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[02/16 00:52:34   5569s]       delay calculator: calls=72715, total_wall_time=7.178s, mean_wall_time=0.099ms
[02/16 00:52:34   5569s]       legalizer: calls=10382, total_wall_time=0.565s, mean_wall_time=0.054ms
[02/16 00:52:34   5569s]       steiner router: calls=56792, total_wall_time=12.928s, mean_wall_time=0.228ms
[02/16 00:52:34   5569s]     Clock DAG stats after 'PRO Fixing DRVs':
[02/16 00:52:34   5569s]       cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:52:34   5569s]       sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:52:34   5569s]       misc counts      : r=1, pp=0, mci=0
[02/16 00:52:34   5569s]       cell areas       : b=531.412um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=531.412um^2
[02/16 00:52:34   5569s]       cell capacitance : b=208.471fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=208.471fF
[02/16 00:52:34   5569s]       sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:52:34   5569s]       wire capacitance : top=0.000fF, trunk=504.979fF, leaf=3454.241fF, total=3959.221fF
[02/16 00:52:34   5569s]       wire lengths     : top=0.000um, trunk=2267.380um, leaf=14074.652um, total=16342.032um
[02/16 00:52:34   5569s]       hp wire lengths  : top=0.000um, trunk=1907.928um, leaf=5452.488um, total=7360.416um
[02/16 00:52:34   5569s]     Clock DAG net violations after 'PRO Fixing DRVs':
[02/16 00:52:34   5569s]       Remaining Transition : {count=47, worst=[12.2ps, 10.2ps, 8.3ps, 7.7ps, 7.4ps, 7.4ps, 7.1ps, 6.9ps, 6.4ps, 6.0ps, ...]} avg=4.1ps sd=2.6ps sum=194.8ps
[02/16 00:52:34   5569s]       Capacitance          : {count=1, worst=[0.775fF]} avg=0.775fF sd=0.000fF sum=0.775fF
[02/16 00:52:34   5569s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[02/16 00:52:34   5569s]       Trunk : target=44.3ps count=15 avg=36.7ps sd=8.3ps min=10.1ps max=43.6ps {1 <= 26.6ps, 1 <= 35.4ps, 7 <= 39.9ps, 4 <= 42.1ps, 2 <= 44.3ps}
[02/16 00:52:34   5569s]       Leaf  : target=44.3ps count=70 avg=46.5ps sd=3.6ps min=39.9ps max=56.5ps {0 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 9 <= 42.1ps, 14 <= 44.3ps} {13 <= 46.5ps, 15 <= 48.7ps, 17 <= 53.2ps, 2 <= 66.5ps, 0 > 66.5ps}
[02/16 00:52:34   5569s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[02/16 00:52:34   5569s]        Bufs: BUFx24_ASAP7_75t_SL: 62 BUFx16f_ASAP7_75t_SL: 9 BUFx12f_ASAP7_75t_SL: 9 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 
[02/16 00:52:34   5569s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[02/16 00:52:34   5569s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[0]/CLK
[02/16 00:52:34   5569s]           max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[5]/CLK
[02/16 00:52:34   5569s]     Skew group summary after 'PRO Fixing DRVs':
[02/16 00:52:34   5569s]       skew_group clk/func_mode: insertion delay [min=89.0, max=106.9], skew [17.9 vs 20.7]
[02/16 00:52:34   5569s]     Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:52:34   5569s]   PRO Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   Slew Diagnostics: After DRV fixing
[02/16 00:52:34   5569s]   ==================================
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   Global Causes:
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   -------------------------------------
[02/16 00:52:34   5569s]   Cause
[02/16 00:52:34   5569s]   -------------------------------------
[02/16 00:52:34   5569s]   DRV fixing with buffering is disabled
[02/16 00:52:34   5569s]   -------------------------------------
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   Top 5 overslews:
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   ---------------------------------------------------------------------------------------
[02/16 00:52:34   5569s]   Overslew    Causes                                                Driving Pin
[02/16 00:52:34   5569s]   ---------------------------------------------------------------------------------------
[02/16 00:52:34   5569s]    12.2ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00022/Y
[02/16 00:52:34   5569s]    10.2ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00024/Y
[02/16 00:52:34   5569s]     8.3ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00068/Y
[02/16 00:52:34   5569s]     7.7ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00019/Y
[02/16 00:52:34   5569s]     7.4ps     Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00045/Y
[02/16 00:52:34   5569s]   ---------------------------------------------------------------------------------------
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   Slew diagnostics counts from the 47 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   ------------------------------------------
[02/16 00:52:34   5569s]   Cause                           Occurences
[02/16 00:52:34   5569s]   ------------------------------------------
[02/16 00:52:34   5569s]   Inst already optimally sized        47
[02/16 00:52:34   5569s]   ------------------------------------------
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   Violation diagnostics counts from the 48 nodes that have violations:
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   ------------------------------------------
[02/16 00:52:34   5569s]   Cause                           Occurences
[02/16 00:52:34   5569s]   ------------------------------------------
[02/16 00:52:34   5569s]   Inst already optimally sized        47
[02/16 00:52:34   5569s]   Sizing not permitted                 1
[02/16 00:52:34   5569s]   ------------------------------------------
[02/16 00:52:34   5569s]   
[02/16 00:52:34   5569s]   Reconnecting optimized routes...
[02/16 00:52:34   5570s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:52:34   5570s]   Set dirty flag on 0 instances, 0 nets
[02/16 00:52:34   5570s]   Clock tree timing engine global stage delay update for dc_typical:both.late...
[02/16 00:52:34   5570s]   SIAware is enabled.
[02/16 00:52:34   5570s] End AAE Lib Interpolated Model. (MEM=4470.875000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:52:34   5570s]   Clock tree timing engine global stage delay update for dc_typical:both.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:52:34   5570s]   Clock DAG hash PRO final: e9fbc647afcc4a10 e78de63bc368d797 3e673fb6b77b168 f7c03381f8a5b538 7f2cb78c6981539
[02/16 00:52:34   5570s]   CTS services accumulated run-time stats PRO final:
[02/16 00:52:34   5570s]     delay calculator: calls=72800, total_wall_time=7.227s, mean_wall_time=0.099ms
[02/16 00:52:34   5570s]     legalizer: calls=10382, total_wall_time=0.565s, mean_wall_time=0.054ms
[02/16 00:52:34   5570s]     steiner router: calls=56792, total_wall_time=12.928s, mean_wall_time=0.228ms
[02/16 00:52:34   5570s]   Clock DAG stats PRO final:
[02/16 00:52:34   5570s]     cell counts      : b=84, i=0, icg=0, dcg=0, l=0, total=84
[02/16 00:52:34   5570s]     sink counts      : regular=4424, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4424
[02/16 00:52:34   5570s]     misc counts      : r=1, pp=0, mci=0
[02/16 00:52:34   5570s]     cell areas       : b=531.412um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=531.412um^2
[02/16 00:52:34   5570s]     cell capacitance : b=208.471fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=208.471fF
[02/16 00:52:34   5570s]     sink capacitance : total=2183.487fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/16 00:52:34   5570s]     wire capacitance : top=0.000fF, trunk=504.979fF, leaf=3454.241fF, total=3959.221fF
[02/16 00:52:34   5570s]     wire lengths     : top=0.000um, trunk=2267.380um, leaf=14074.652um, total=16342.032um
[02/16 00:52:34   5570s]     hp wire lengths  : top=0.000um, trunk=1907.928um, leaf=5452.488um, total=7360.416um
[02/16 00:52:34   5570s]   Clock DAG net violations PRO final:
[02/16 00:52:34   5570s]     Remaining Transition : {count=47, worst=[12.2ps, 10.2ps, 8.3ps, 7.7ps, 7.4ps, 7.4ps, 7.1ps, 6.9ps, 6.4ps, 6.0ps, ...]} avg=4.1ps sd=2.6ps sum=194.8ps
[02/16 00:52:34   5570s]     Capacitance          : {count=1, worst=[0.775fF]} avg=0.775fF sd=0.000fF sum=0.775fF
[02/16 00:52:34   5570s]   Clock DAG primary half-corner transition distribution PRO final:
[02/16 00:52:34   5570s]     Trunk : target=44.3ps count=15 avg=36.7ps sd=8.3ps min=10.1ps max=43.6ps {1 <= 26.6ps, 1 <= 35.4ps, 7 <= 39.9ps, 4 <= 42.1ps, 2 <= 44.3ps}
[02/16 00:52:34   5570s]     Leaf  : target=44.3ps count=70 avg=46.5ps sd=3.6ps min=39.9ps max=56.5ps {0 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 9 <= 42.1ps, 14 <= 44.3ps} {13 <= 46.5ps, 15 <= 48.7ps, 17 <= 53.2ps, 2 <= 66.5ps, 0 > 66.5ps}
[02/16 00:52:34   5570s]   Clock DAG library cell distribution PRO final {count}:
[02/16 00:52:34   5570s]      Bufs: BUFx24_ASAP7_75t_SL: 62 BUFx16f_ASAP7_75t_SL: 9 BUFx12f_ASAP7_75t_SL: 9 BUFx12_ASAP7_75t_SL: 1 BUFx10_ASAP7_75t_SL: 3 
[02/16 00:52:34   5570s]   Primary reporting skew groups PRO final:
[02/16 00:52:34   5570s]         min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[0]/CLK
[02/16 00:52:34   5570s]         max path sink: u_array_gen_row[3].gen_col[7].u_pe_u_mac_acc_reg_reg[5]/CLK
[02/16 00:52:34   5570s]   Skew group summary PRO final:
[02/16 00:52:35   5570s]     skew_group clk/func_mode: insertion delay [min=89.0, max=106.9, avg=98.2, sd=3.4, skn=-0.031, kur=-0.324], skew [17.9 vs 20.7], 100% {89.0, 106.9} (wid=16.8 ws=14.3) (gid=94.0 gs=12.9)
[02/16 00:52:35   5570s]   Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/16 00:52:35   5570s] PRO done.
[02/16 00:52:35   5570s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/16 00:52:35   5570s] numClockCells = 86, numClockCellsFixed = 0, numClockCellsRestored = 42, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/16 00:52:35   5570s] Net route status summary:
[02/16 00:52:35   5570s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=85, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:52:35   5570s]   Non-clock: 36456 (unrouted=2571, trialRouted=0, noStatus=0, routed=33885, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2571, (crossesIlmBoundary AND tooFewTerms=0)])
[02/16 00:52:35   5570s] Updating delays...
[02/16 00:52:46   5637s] Updating delays done.
[02/16 00:52:46   5637s] PRO done. (took cpu=0:01:13 real=0:00:17.1)
[02/16 00:52:46   5637s] (I)      Release Steiner core (key=)
[02/16 00:52:46   5637s] Leaving CCOpt scope - Cleaning up placement interface...
[02/16 00:52:46   5637s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8282.1M, EPOCH TIME: 1771224766.751586
[02/16 00:52:46   5637s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4424).
[02/16 00:52:46   5637s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:46   5637s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:46   5637s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:46   5637s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.281, REAL:0.059, MEM:8282.1M, EPOCH TIME: 1771224766.810612
[02/16 00:52:46   5637s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/16 00:52:46   5637s] *** ClockDrv #1 [finish] (optDesign #6) : cpu/real = 0:01:13.2/0:00:17.3 (4.2), totSession cpu/real = 1:33:57.9/0:35:37.6 (2.6), mem = 8282.1M
[02/16 00:52:46   5637s] 
[02/16 00:52:46   5637s] =============================================================================================
[02/16 00:52:46   5637s]  Step TAT Report : ClockDrv #1 / optDesign #6                                   23.14-s088_1
[02/16 00:52:46   5637s] =============================================================================================
[02/16 00:52:46   5637s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:52:46   5637s] ---------------------------------------------------------------------------------------------
[02/16 00:52:46   5637s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:52:46   5637s] [ OptimizationStep       ]      1   0:00:05.6  (  32.3 % )     0:00:17.3 /  0:01:13.2    4.2
[02/16 00:52:46   5637s] [ PostCommitDelayUpdate  ]      1   0:00:00.5  (   3.0 % )     0:00:11.6 /  0:01:07.0    5.8
[02/16 00:52:46   5637s] [ IncrDelayCalc          ]     45   0:00:11.1  (  64.1 % )     0:00:11.1 /  0:01:06.6    6.0
[02/16 00:52:46   5637s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[02/16 00:52:46   5637s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:52:46   5637s] ---------------------------------------------------------------------------------------------
[02/16 00:52:46   5637s]  ClockDrv #1 TOTAL                  0:00:17.3  ( 100.0 % )     0:00:17.3 /  0:01:13.2    4.2
[02/16 00:52:46   5637s] ---------------------------------------------------------------------------------------------
[02/16 00:52:47   5640s] Begin: Collecting metrics
[02/16 00:52:47   5640s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.055 | 0.022 |   0 |       57.07 | 0:00:30  |        7922 |    0 |   0 |
| ccopt_pro       |           |       |     |             | 0:00:18  |        8212 |      |     |
 ----------------------------------------------------------------------------------------------- 
[02/16 00:52:47   5640s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4438.5M, current mem=4438.5M)

[02/16 00:52:47   5640s] End: Collecting metrics
[02/16 00:52:47   5640s] Deleting Lib Analyzer.
[02/16 00:52:47   5640s] **INFO: Start fixing DRV (Mem = 7974.12M) ...
[02/16 00:52:47   5640s] Begin: GigaOpt DRV Optimization
[02/16 00:52:47   5640s] Glitch fixing enabled
[02/16 00:52:47   5640s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[02/16 00:52:47   5640s] *** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 1:34:00.6/0:35:38.7 (2.6), mem = 7974.1M
[02/16 00:52:48   5640s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:52:48   5640s] End AAE Lib Interpolated Model. (MEM=4434.453125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:52:48   5640s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.41
[02/16 00:52:48   5640s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:52:48   5640s] 
[02/16 00:52:48   5640s] Creating Lib Analyzer ...
[02/16 00:52:48   5641s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/16 00:52:48   5641s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/16 00:52:48   5641s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:52:48   5641s] 
[02/16 00:52:48   5641s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:52:48   5641s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:34:02 mem=7960.1M
[02/16 00:52:48   5641s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:34:02 mem=7960.1M
[02/16 00:52:48   5641s] Creating Lib Analyzer, finished. 
[02/16 00:52:48   5641s] #optDebug: Start CG creation (mem=7960.1M)
[02/16 00:52:48   5641s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:52:49   5641s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:52:49   5642s] ToF 291.6977um
[02/16 00:52:49   5642s] (cpu=0:00:00.5, mem=7960.1M)
[02/16 00:52:49   5642s]  ...processing cgPrt (cpu=0:00:00.5, mem=7960.1M)
[02/16 00:52:49   5642s]  ...processing cgEgp (cpu=0:00:00.5, mem=7960.1M)
[02/16 00:52:49   5642s]  ...processing cgPbk (cpu=0:00:00.5, mem=7960.1M)
[02/16 00:52:49   5642s]  ...processing cgNrb(cpu=0:00:00.5, mem=7960.1M)
[02/16 00:52:49   5642s]  ...processing cgObs (cpu=0:00:00.5, mem=7960.1M)
[02/16 00:52:49   5642s]  ...processing cgCon (cpu=0:00:00.5, mem=7960.1M)
[02/16 00:52:49   5642s]  ...processing cgPdm (cpu=0:00:00.5, mem=7960.1M)
[02/16 00:52:49   5642s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=7960.1M)
[02/16 00:52:49   5642s] 
[02/16 00:52:49   5642s] Active Setup views: view_tt 
[02/16 00:52:49   5642s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7960.1M, EPOCH TIME: 1771224769.876028
[02/16 00:52:49   5642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:49   5642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:49   5642s] 
[02/16 00:52:49   5642s] 
[02/16 00:52:49   5642s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:52:49   5642s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.046, REAL:0.041, MEM:7960.1M, EPOCH TIME: 1771224769.916560
[02/16 00:52:49   5642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:52:49   5642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:49   5642s] [oiPhyDebug] optDemand 1168258775040.00, spDemand 1168258775040.00.
[02/16 00:52:49   5642s] [LDM::Info] TotalInstCnt at InitDesignMc1: 33560
[02/16 00:52:49   5642s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[02/16 00:52:49   5642s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:34:03 mem=7960.1M
[02/16 00:52:49   5642s] OPERPROF: Starting DPlace-Init at level 1, MEM:7960.1M, EPOCH TIME: 1771224769.939486
[02/16 00:52:49   5642s] Processing tracks to init pin-track alignment.
[02/16 00:52:49   5642s] z: 1, totalTracks: 0
[02/16 00:52:49   5642s] z: 3, totalTracks: 1
[02/16 00:52:49   5642s] z: 5, totalTracks: 1
[02/16 00:52:49   5642s] z: 7, totalTracks: 1
[02/16 00:52:49   5642s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:52:49   5642s] #spOpts: rpCkHalo=4 
[02/16 00:52:49   5642s] Initializing Route Infrastructure for color support ...
[02/16 00:52:49   5642s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7960.1M, EPOCH TIME: 1771224769.939729
[02/16 00:52:49   5642s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7960.1M, EPOCH TIME: 1771224769.940270
[02/16 00:52:49   5642s] Route Infrastructure Initialized for color support successfully.
[02/16 00:52:49   5642s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7960.1M, EPOCH TIME: 1771224769.970291
[02/16 00:52:49   5642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:49   5642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:49   5642s] 
[02/16 00:52:49   5642s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:52:49   5642s] 
[02/16 00:52:49   5642s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:52:49   5642s] 
[02/16 00:52:49   5642s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:52:50   5642s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.043, REAL:0.036, MEM:7960.1M, EPOCH TIME: 1771224770.006091
[02/16 00:52:50   5642s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7960.1M, EPOCH TIME: 1771224770.006234
[02/16 00:52:50   5642s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7960.1M, EPOCH TIME: 1771224770.006485
[02/16 00:52:50   5642s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=7960.1MB).
[02/16 00:52:50   5642s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.077, MEM:7960.1M, EPOCH TIME: 1771224770.016769
[02/16 00:52:50   5642s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/16 00:52:50   5643s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 33560
[02/16 00:52:50   5643s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:34:03 mem=7960.1M
[02/16 00:52:50   5643s] ### Creating RouteCongInterface, started
[02/16 00:52:50   5643s] {MMLU 0 85 35615}
[02/16 00:52:50   5643s] [oiLAM] Zs 7, 11
[02/16 00:52:50   5643s] ### Creating LA Mngr. totSessionCpu=1:34:03 mem=7960.1M
[02/16 00:52:50   5643s] ### Creating LA Mngr, finished. totSessionCpu=1:34:03 mem=7960.1M
[02/16 00:52:50   5643s] ### Creating RouteCongInterface, finished
[02/16 00:52:50   5643s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:52:50   5643s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:52:50   5643s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:52:50   5644s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:52:50   5644s] AoF 916.5797um
[02/16 00:52:51   5644s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[02/16 00:52:51   5644s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
[02/16 00:52:51   5644s] [GPS-DRV] Optimizer inputs ============================= 
[02/16 00:52:51   5644s] [GPS-DRV] drvFixingStage: Small Scale
[02/16 00:52:51   5644s] [GPS-DRV] costLowerBound: 0.1
[02/16 00:52:51   5644s] [GPS-DRV] setupTNSCost  : 0.3
[02/16 00:52:51   5644s] [GPS-DRV] maxIter       : 10
[02/16 00:52:51   5644s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/16 00:52:51   5644s] [GPS-DRV] Optimizer parameters ============================= 
[02/16 00:52:51   5644s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/16 00:52:51   5644s] [GPS-DRV] maxDensity (design): 0.95
[02/16 00:52:51   5644s] [GPS-DRV] maxLocalDensity: 0.96
[02/16 00:52:51   5644s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/16 00:52:51   5644s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 916.58um x 1
[02/16 00:52:51   5644s] [GPS-DRV] isCPECostingOn: false
[02/16 00:52:51   5644s] [GPS-DRV] MaintainWNS: 1
[02/16 00:52:51   5644s] [GPS-DRV] All active and enabled setup views
[02/16 00:52:51   5644s] [GPS-DRV]     view_tt
[02/16 00:52:51   5644s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:52:51   5644s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[02/16 00:52:51   5644s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/16 00:52:51   5644s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/16 00:52:51   5644s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:8088.1M, EPOCH TIME: 1771224771.091481
[02/16 00:52:51   5644s] Found 0 hard placement blockage before merging.
[02/16 00:52:51   5644s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:8088.1M, EPOCH TIME: 1771224771.092111
[02/16 00:52:51   5644s] ** INFO: Initializing Glitch Interface
[02/16 00:52:51   5644s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[02/16 00:52:51   5644s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/16 00:52:51   5646s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:52:51   5646s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/16 00:52:51   5646s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:52:51   5646s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/16 00:52:51   5646s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:52:51   5647s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:52:52   5647s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 57.07%|          |         |
[02/16 00:52:52   5647s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 00:52:52   5647s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 57.07%| 0:00:00.0|  8088.1M|
[02/16 00:52:52   5647s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 00:52:52   5647s] Bottom Preferred Layer:
[02/16 00:52:52   5647s] +-----------+------------+----------+
[02/16 00:52:52   5647s] |   Layer   |    CLK     |   Rule   |
[02/16 00:52:52   5647s] +-----------+------------+----------+
[02/16 00:52:52   5647s] | M3 (z=3)  |         85 | default  |
[02/16 00:52:52   5647s] +-----------+------------+----------+
[02/16 00:52:52   5647s] Via Pillar Rule:
[02/16 00:52:52   5647s]     None
[02/16 00:52:52   5647s] Finished writing unified metrics of routing constraints.
[02/16 00:52:52   5647s] 
[02/16 00:52:52   5647s] *** Finish DRV Fixing (cpu=0:00:03.7 real=0:00:01.0 mem=8088.1M) ***
[02/16 00:52:52   5647s] 
[02/16 00:52:52   5647s] Deleting 0 temporary hard placement blockage(s).
[02/16 00:52:52   5647s] Total-nets :: 33970, Stn-nets :: 0, ratio :: 0 %, Total-len 563737, Stn-len 0
[02/16 00:52:52   5647s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 33560
[02/16 00:52:52   5647s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7960.1M, EPOCH TIME: 1771224772.604552
[02/16 00:52:52   5647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:52:52   5647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:52   5648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:52   5648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:52   5648s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.231, REAL:0.051, MEM:7960.1M, EPOCH TIME: 1771224772.655209
[02/16 00:52:52   5648s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.41
[02/16 00:52:52   5648s] *** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:07.6/0:00:04.8 (1.6), totSession cpu/real = 1:34:08.2/0:35:43.4 (2.6), mem = 7960.1M
[02/16 00:52:52   5648s] 
[02/16 00:52:52   5648s] =============================================================================================
[02/16 00:52:52   5648s]  Step TAT Report : DrvOpt #1 / optDesign #6                                     23.14-s088_1
[02/16 00:52:52   5648s] =============================================================================================
[02/16 00:52:52   5648s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:52:52   5648s] ---------------------------------------------------------------------------------------------
[02/16 00:52:52   5648s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.4 /  0:00:01.8    4.1
[02/16 00:52:52   5648s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  16.8 % )     0:00:00.8 /  0:00:00.8    1.1
[02/16 00:52:52   5648s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:52:52   5648s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.2 /  0:00:00.5    2.2
[02/16 00:52:52   5648s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:52:52   5648s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.3    1.2
[02/16 00:52:52   5648s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:52:52   5648s] [ ChannelGraphInit       ]      1   0:00:00.5  (  10.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:52:52   5648s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:01.6    2.2
[02/16 00:52:52   5648s] [ DrvFindVioNets         ]      2   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:01.1    6.6
[02/16 00:52:52   5648s] [ DrvComputeSummary      ]      2   0:00:00.6  (  11.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/16 00:52:52   5648s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:52:52   5648s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/16 00:52:52   5648s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:01.7    4.9
[02/16 00:52:52   5648s] [ MISC                   ]          0:00:01.6  (  33.7 % )     0:00:01.6 /  0:00:01.8    1.1
[02/16 00:52:52   5648s] ---------------------------------------------------------------------------------------------
[02/16 00:52:52   5648s]  DrvOpt #1 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:07.6    1.6
[02/16 00:52:52   5648s] ---------------------------------------------------------------------------------------------
[02/16 00:52:52   5648s] drv optimizer changes nothing and skips refinePlace
[02/16 00:52:52   5648s] End: GigaOpt DRV Optimization
[02/16 00:52:52   5648s] **optDesign ... cpu = 0:04:35, real = 0:01:46, mem = 4532.9M, totSessionCpu=1:34:08 **
[02/16 00:52:52   5648s] Begin: Collecting metrics
[02/16 00:52:52   5648s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:30  |        7922 |    0 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:18  |        8212 |      |     |
| drv_eco_fixing  |     0.068 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        7960 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[02/16 00:52:52   5648s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4532.9M, current mem=4532.9M)

[02/16 00:52:52   5648s] End: Collecting metrics
[02/16 00:52:52   5648s] *info:
[02/16 00:52:52   5648s] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 7960.12M).
[02/16 00:52:52   5648s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7960.1M, EPOCH TIME: 1771224772.958605
[02/16 00:52:52   5648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:52   5648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:52   5648s] 
[02/16 00:52:52   5648s] 
[02/16 00:52:52   5648s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:52:52   5648s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.046, REAL:0.040, MEM:7960.1M, EPOCH TIME: 1771224772.998476
[02/16 00:52:53   5648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:52:53   5648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:53   5649s] ** INFO: Initializing Glitch Interface
[02/16 00:52:53   5650s] 
OptSummary:

------------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.08min mem=7960.1M)
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.068  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:52:53   5650s] **optDesign ... cpu = 0:04:38, real = 0:01:47, mem = 4531.8M, totSessionCpu=1:34:10 **
[02/16 00:52:53   5650s] ** INFO: Initializing Glitch Interface
[02/16 00:52:54   5651s]   DRV Snapshot: (REF)
[02/16 00:52:54   5651s]          Tran DRV: 0 (0)
[02/16 00:52:54   5651s]           Cap DRV: 0 (0)
[02/16 00:52:54   5651s]        Fanout DRV: 0 (0)
[02/16 00:52:54   5651s]            Glitch: 0 (0)
[02/16 00:52:54   5651s] *** Timing Is met
[02/16 00:52:54   5651s] *** Check timing (0:00:00.0)
[02/16 00:52:54   5651s] *** Setup timing is met (target slack 0.02ns)
[02/16 00:52:54   5651s]   Timing Snapshot: (REF)
[02/16 00:52:54   5651s]      Weighted WNS: 0.000
[02/16 00:52:54   5651s]       All  PG WNS: 0.000
[02/16 00:52:54   5651s]       High PG WNS: 0.000
[02/16 00:52:54   5651s]       All  PG TNS: 0.000
[02/16 00:52:54   5651s]       High PG TNS: 0.000
[02/16 00:52:54   5651s]       Low  PG TNS: 0.000
[02/16 00:52:54   5651s]    Category Slack: { [L, 0.002] [H, 0.048] }
[02/16 00:52:54   5651s] 
[02/16 00:52:54   5651s] **INFO: flowCheckPoint #13 OptimizationPreEco
[02/16 00:52:54   5651s] Running postRoute recovery in preEcoRoute mode
[02/16 00:52:54   5651s] **optDesign ... cpu = 0:04:39, real = 0:01:48, mem = 4531.7M, totSessionCpu=1:34:12 **
[02/16 00:52:54   5651s] ** INFO: Initializing Glitch Interface
[02/16 00:52:54   5653s]   DRV Snapshot: (TGT)
[02/16 00:52:54   5653s]          Tran DRV: 0 (0)
[02/16 00:52:54   5653s]           Cap DRV: 0 (0)
[02/16 00:52:54   5653s]        Fanout DRV: 0 (0)
[02/16 00:52:54   5653s]            Glitch: 0 (0)
[02/16 00:52:54   5653s] Checking DRV degradation...
[02/16 00:52:54   5653s] 
[02/16 00:52:54   5653s] Recovery Manager:
[02/16 00:52:54   5653s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:52:54   5653s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:52:54   5653s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:52:54   5653s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:52:54   5653s] 
[02/16 00:52:54   5653s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/16 00:52:54   5653s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=7960.12M, totSessionCpu=1:34:13).
[02/16 00:52:54   5653s] **optDesign ... cpu = 0:04:40, real = 0:01:48, mem = 4531.6M, totSessionCpu=1:34:13 **
[02/16 00:52:54   5653s] 
[02/16 00:52:54   5653s] ** INFO: Initializing Glitch Interface
[02/16 00:52:55   5654s]   DRV Snapshot: (REF)
[02/16 00:52:55   5654s]          Tran DRV: 0 (0)
[02/16 00:52:55   5654s]           Cap DRV: 0 (0)
[02/16 00:52:55   5654s]        Fanout DRV: 0 (0)
[02/16 00:52:55   5654s]            Glitch: 0 (0)
[02/16 00:52:55   5654s] Skipping pre eco harden opt
[02/16 00:52:55   5654s] Running refinePlace -preserveRouting true -hardFence false
[02/16 00:52:55   5654s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:7960.1M, EPOCH TIME: 1771224775.441617
[02/16 00:52:55   5654s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:7960.1M, EPOCH TIME: 1771224775.441782
[02/16 00:52:55   5654s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7960.1M, EPOCH TIME: 1771224775.441889
[02/16 00:52:55   5654s] Processing tracks to init pin-track alignment.
[02/16 00:52:55   5654s] z: 1, totalTracks: 0
[02/16 00:52:55   5654s] z: 3, totalTracks: 1
[02/16 00:52:55   5654s] z: 5, totalTracks: 1
[02/16 00:52:55   5654s] z: 7, totalTracks: 1
[02/16 00:52:55   5654s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:52:55   5654s] #spOpts: rpCkHalo=4 
[02/16 00:52:55   5654s] Initializing Route Infrastructure for color support ...
[02/16 00:52:55   5654s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7960.1M, EPOCH TIME: 1771224775.442610
[02/16 00:52:55   5654s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.002, REAL:0.002, MEM:7960.1M, EPOCH TIME: 1771224775.444506
[02/16 00:52:55   5654s] Route Infrastructure Initialized for color support successfully.
[02/16 00:52:55   5654s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7960.1M, EPOCH TIME: 1771224775.478354
[02/16 00:52:55   5654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:55   5654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:55   5654s] Processing tracks to init pin-track alignment.
[02/16 00:52:55   5654s] z: 1, totalTracks: 0
[02/16 00:52:55   5654s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:52:55   5654s] z: 3, totalTracks: 1
[02/16 00:52:55   5654s] z: 5, totalTracks: 1
[02/16 00:52:55   5654s] z: 7, totalTracks: 1
[02/16 00:52:55   5654s] 
[02/16 00:52:55   5654s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:52:55   5654s] 
[02/16 00:52:55   5654s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:52:55   5654s] 
[02/16 00:52:55   5654s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:52:55   5654s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.047, REAL:0.040, MEM:7960.1M, EPOCH TIME: 1771224775.518445
[02/16 00:52:55   5654s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7960.1M, EPOCH TIME: 1771224775.518583
[02/16 00:52:55   5654s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7960.1M, EPOCH TIME: 1771224775.518861
[02/16 00:52:55   5654s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7960.1MB).
[02/16 00:52:55   5654s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.096, REAL:0.089, MEM:7960.1M, EPOCH TIME: 1771224775.530614
[02/16 00:52:55   5654s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.096, REAL:0.089, MEM:7960.1M, EPOCH TIME: 1771224775.530670
[02/16 00:52:55   5654s] TDRefine: refinePlace mode is spiral
[02/16 00:52:55   5654s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:52:55   5654s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.19
[02/16 00:52:55   5654s] OPERPROF:   Starting Refine-Place at level 2, MEM:7960.1M, EPOCH TIME: 1771224775.535380
[02/16 00:52:55   5654s] *** Starting refinePlace (1:34:15 mem=7960.1M) ***
[02/16 00:52:55   5654s] Total net bbox length = 4.914e+05 (1.862e+05 3.052e+05) (ext = 3.012e+04)
[02/16 00:52:55   5654s] 
[02/16 00:52:55   5654s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:52:55   5654s] 
[02/16 00:52:55   5654s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:52:55   5654s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:7960.1M, EPOCH TIME: 1771224775.578288
[02/16 00:52:55   5654s] # Found 42 legal fixed insts to color.
[02/16 00:52:55   5654s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.003, REAL:0.003, MEM:7960.1M, EPOCH TIME: 1771224775.581732
[02/16 00:52:55   5654s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7960.1M, EPOCH TIME: 1771224775.641039
[02/16 00:52:55   5654s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.004, REAL:0.005, MEM:7960.1M, EPOCH TIME: 1771224775.645605
[02/16 00:52:55   5654s] Set min layer with design mode ( 2 )
[02/16 00:52:55   5654s] Set max layer with design mode ( 7 )
[02/16 00:52:55   5654s] Set min layer with design mode ( 2 )
[02/16 00:52:55   5654s] Set max layer with design mode ( 7 )
[02/16 00:52:55   5654s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7960.1M, EPOCH TIME: 1771224775.659295
[02/16 00:52:55   5654s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.003, REAL:0.003, MEM:7960.1M, EPOCH TIME: 1771224775.662418
[02/16 00:52:55   5654s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:7960.1M, EPOCH TIME: 1771224775.662525
[02/16 00:52:55   5654s] Starting refinePlace ...
[02/16 00:52:55   5654s] Set min layer with design mode ( 2 )
[02/16 00:52:55   5654s] Set max layer with design mode ( 7 )
[02/16 00:52:55   5654s] One DDP V2 for no tweak run.
[02/16 00:52:55   5654s] Set min layer with design mode ( 2 )
[02/16 00:52:55   5654s] Set max layer with design mode ( 7 )
[02/16 00:52:55   5654s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:52:55   5654s] DDP markSite nrRow 331 nrJob 331
[02/16 00:52:55   5654s]   Spread Effort: high, post-route mode, useDDP on.
[02/16 00:52:55   5654s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=7960.1MB) @(1:34:15 - 1:34:15).
[02/16 00:52:55   5654s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:52:55   5654s] wireLenOptFixPriorityInst 4466 inst fixed
[02/16 00:52:55   5654s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:52:55   5654s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=7960.1MB) @(1:34:15 - 1:34:15).
[02/16 00:52:55   5655s] 
[02/16 00:52:55   5655s]  === Spiral for Logical I: (movable: 33518) ===
[02/16 00:52:55   5655s] 
[02/16 00:52:55   5655s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:52:57   5657s] 
[02/16 00:52:57   5657s]  Info: 0 filler has been deleted!
[02/16 00:52:57   5657s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:52:57   5657s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:01.0)
[02/16 00:52:57   5657s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:52:57   5657s] [CPU] RefinePlace/Legalization (cpu=0:00:03.1, real=0:00:02.0, mem=7928.1MB) @(1:34:15 - 1:34:18).
[02/16 00:52:57   5657s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:52:57   5658s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:52:57   5658s] 	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 7928.1MB
[02/16 00:52:57   5658s] Statistics of distance of Instance movement in refine placement:
[02/16 00:52:57   5658s]   maximum (X+Y) =         0.00 um
[02/16 00:52:57   5658s]   mean    (X+Y) =         0.00 um
[02/16 00:52:57   5658s] Summary Report:
[02/16 00:52:57   5658s] Instances move: 0 (out of 33518 movable)
[02/16 00:52:57   5658s] Instances flipped: 0
[02/16 00:52:57   5658s] Mean displacement: 0.00 um
[02/16 00:52:57   5658s] Max displacement: 0.00 um 
[02/16 00:52:57   5658s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:52:57   5658s] Total instances moved : 0
[02/16 00:52:57   5658s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:3.350, REAL:1.472, MEM:7928.1M, EPOCH TIME: 1771224777.134983
[02/16 00:52:57   5658s] Total net bbox length = 4.914e+05 (1.862e+05 3.052e+05) (ext = 3.012e+04)
[02/16 00:52:57   5658s] Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 7928.1MB
[02/16 00:52:57   5658s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:02.0, mem=7928.1MB) @(1:34:15 - 1:34:18).
[02/16 00:52:57   5658s] *** Finished refinePlace (1:34:18 mem=7928.1M) ***
[02/16 00:52:57   5658s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.19
[02/16 00:52:57   5658s] OPERPROF:   Finished Refine-Place at level 2, CPU:3.525, REAL:1.649, MEM:7928.1M, EPOCH TIME: 1771224777.184206
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[02/16 00:52:57   5658s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:52:57   5658s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:7928.1M, EPOCH TIME: 1771224777.188912
[02/16 00:52:57   5658s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:52:57   5658s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:57   5658s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:57   5658s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:52:57   5658s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.374, REAL:0.097, MEM:7960.1M, EPOCH TIME: 1771224777.285789
[02/16 00:52:57   5658s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:4.005, REAL:1.844, MEM:7960.1M, EPOCH TIME: 1771224777.285920
[02/16 00:52:57   5658s] {MMLU 0 85 35615}
[02/16 00:52:57   5658s] [oiLAM] Zs 7, 11
[02/16 00:52:57   5658s] ### Creating LA Mngr. totSessionCpu=1:34:18 mem=7960.1M
[02/16 00:52:57   5658s] ### Creating LA Mngr, finished. totSessionCpu=1:34:18 mem=7960.1M
[02/16 00:52:57   5658s] Default Rule : ""
[02/16 00:52:57   5658s] Non Default Rules :
[02/16 00:52:57   5658s] Worst Slack : 0.048 ns
[02/16 00:52:57   5658s] 
[02/16 00:52:57   5658s] Start Layer Assignment ...
[02/16 00:52:57   5658s] WNS(0.048ns) Target(0.200ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/16 00:52:57   5658s] 
[02/16 00:52:57   5658s] Select 16 cadidates out of 36541.
[02/16 00:52:59   5660s] Total Assign Layers on 0 Nets (cpu 0:00:02.5).
[02/16 00:52:59   5660s] GigaOpt: setting up router preferences
[02/16 00:52:59   5661s] GigaOpt: 0 nets assigned router directives
[02/16 00:52:59   5661s] 
[02/16 00:52:59   5661s] Start Assign Priority Nets ...
[02/16 00:52:59   5661s] TargetSlk(0.220ns) MaxAssign(3%) minLen(50um)
[02/16 00:53:00   5661s] Existing Priority Nets 0 (0.0%)
[02/16 00:53:00   5661s] Total Assign Priority Nets 289 (0.8%)
[02/16 00:53:00   5661s] 
[02/16 00:53:00   5661s] Set Prefer Layer Routing Effort ...
[02/16 00:53:00   5661s] Total Net(36539) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[02/16 00:53:00   5661s] 
[02/16 00:53:00   5661s] {MMLU 0 85 35615}
[02/16 00:53:00   5661s] [oiLAM] Zs 7, 11
[02/16 00:53:00   5661s] ### Creating LA Mngr. totSessionCpu=1:34:21 mem=7960.1M
[02/16 00:53:00   5661s] ### Creating LA Mngr, finished. totSessionCpu=1:34:21 mem=7960.1M
[02/16 00:53:00   5661s] Default Rule : ""
[02/16 00:53:00   5661s] Non Default Rules :
[02/16 00:53:00   5661s] Worst Slack : 0.002 ns
[02/16 00:53:00   5661s] 
[02/16 00:53:00   5661s] Start Layer Assignment ...
[02/16 00:53:00   5661s] WNS(0.002ns) Target(0.200ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/16 00:53:00   5661s] 
[02/16 00:53:00   5661s] Select 44 cadidates out of 36541.
[02/16 00:53:05   5666s] Total Assign Layers on 0 Nets (cpu 0:00:05.7).
[02/16 00:53:05   5666s] GigaOpt: setting up router preferences
[02/16 00:53:05   5666s] GigaOpt: 5 nets assigned router directives
[02/16 00:53:05   5666s] 
[02/16 00:53:05   5666s] Start Assign Priority Nets ...
[02/16 00:53:05   5666s] TargetSlk(0.220ns) MaxAssign(3%) minLen(50um)
[02/16 00:53:06   5667s] Existing Priority Nets 0 (0.0%)
[02/16 00:53:06   5667s] Total Assign Priority Nets 632 (1.7%)
[02/16 00:53:06   5667s] Begin: Collecting metrics
[02/16 00:53:06   5667s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:30  |        7922 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:18  |        8212 |      |     |
| drv_eco_fixing    |     0.068 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        7960 |    0 |   0 |
| route_type_fixing |           |          |           |          |             | 0:00:09  |        7960 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[02/16 00:53:06   5667s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4535.9M, current mem=4535.9M)

[02/16 00:53:06   5667s] End: Collecting metrics
[02/16 00:53:06   5667s] {MMLU 0 85 35615}
[02/16 00:53:06   5667s] [oiLAM] Zs 7, 11
[02/16 00:53:06   5667s] ### Creating LA Mngr. totSessionCpu=1:34:27 mem=7960.1M
[02/16 00:53:06   5667s] ### Creating LA Mngr, finished. totSessionCpu=1:34:27 mem=7960.1M
[02/16 00:53:06   5667s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7960.1M, EPOCH TIME: 1771224786.337179
[02/16 00:53:06   5667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:53:06   5667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:53:06   5667s] 
[02/16 00:53:06   5667s] 
[02/16 00:53:06   5667s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:53:06   5667s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.046, REAL:0.041, MEM:7960.1M, EPOCH TIME: 1771224786.378150
[02/16 00:53:06   5667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:53:06   5667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:53:06   5668s] ** INFO: Initializing Glitch Interface
[02/16 00:53:07   5669s] 
OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.068  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:53:07   5669s] **optDesign ... cpu = 0:04:57, real = 0:02:01, mem = 4534.2M, totSessionCpu=1:34:29 **
[02/16 00:53:07   5669s] Begin: Collecting metrics
[02/16 00:53:07   5669s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:30  |        7922 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:18  |        8212 |      |     |
| drv_eco_fixing    |     0.068 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        7960 |    0 |   0 |
| route_type_fixing |           |          |           |          |             | 0:00:09  |        7960 |      |     |
| pre_route_summary |     0.068 |    0.022 |           |        0 |       57.07 | 0:00:01  |        7960 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[02/16 00:53:07   5669s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4535.9M, current mem=4534.2M)

[02/16 00:53:07   5669s] End: Collecting metrics
[02/16 00:53:07   5669s] **INFO: flowCheckPoint #14 GlobalDetailRoute
[02/16 00:53:07   5669s] -route_with_eco false                     # bool, default=false
[02/16 00:53:07   5669s] -route_selected_net_only false            # bool, default=false
[02/16 00:53:07   5669s] -route_with_timing_driven true            # bool, default=false, user setting
[02/16 00:53:07   5669s] -route_with_si_driven true                # bool, default=false, user setting
[02/16 00:53:07   5669s] Existing Dirty Nets : 0
[02/16 00:53:07   5669s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/16 00:53:07   5669s] Reset Dirty Nets : 0
[02/16 00:53:07   5669s] *** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 1:34:29.9/0:35:58.5 (2.6), mem = 7960.1M
[02/16 00:53:07   5669s] 
[02/16 00:53:07   5669s] globalDetailRoute
[02/16 00:53:07   5669s] 
[02/16 00:53:07   5669s] #Start globalDetailRoute on Mon Feb 16 00:53:07 2026
[02/16 00:53:07   5669s] #
[02/16 00:53:07   5670s] ### Time Record (globalDetailRoute) is installed.
[02/16 00:53:07   5670s] ### Time Record (Pre Callback) is installed.
[02/16 00:53:07   5670s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 34072 access done (mem: 7960.055M)
[02/16 00:53:07   5670s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:53:07   5670s] ### Time Record (Pre Callback) is uninstalled.
[02/16 00:53:07   5670s] ### Time Record (DB Import) is installed.
[02/16 00:53:07   5670s] ### Time Record (Timing Data Generation) is installed.
[02/16 00:53:07   5670s] ### Time Record (Timing Data Generation) is uninstalled.
[02/16 00:53:08   5670s] ### Net info: total nets: 36541
[02/16 00:53:08   5670s] ### Net info: dirty nets: 0
[02/16 00:53:08   5670s] ### Net info: marked as disconnected nets: 0
[02/16 00:53:08   5672s] ### Net info: fully routed nets: 33970
[02/16 00:53:08   5672s] ### Net info: trivial (< 2 pins) nets: 2571
[02/16 00:53:08   5672s] ### Net info: unrouted nets: 0
[02/16 00:53:08   5672s] ### Net info: re-extraction nets: 0
[02/16 00:53:08   5672s] ### Net info: ignored nets: 0
[02/16 00:53:08   5672s] ### Net info: skip routing nets: 0
[02/16 00:53:08   5673s] ### import design signature (75): route=65474440 fixed_route=627494635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1272332990 dirty_area=0 del_dirty_area=0 cell=1840123348 placement=1902709626 pin_access=1151713640 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=627494635 sns=627494635 ppa_info=749608449
[02/16 00:53:08   5673s] ### Time Record (DB Import) is uninstalled.
[02/16 00:53:08   5673s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[02/16 00:53:08   5673s] #Skip comparing routing design signature in db-snapshot flow
[02/16 00:53:08   5673s] ### Time Record (Data Preparation) is installed.
[02/16 00:53:08   5673s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:53:09   5673s] ### Time Record (Global Routing) is installed.
[02/16 00:53:09   5673s] ### Time Record (Global Routing) is uninstalled.
[02/16 00:53:09   5673s] #Total number of trivial nets (e.g. < 2 pins) = 2571 (skipped).
[02/16 00:53:09   5673s] #Total number of routable nets = 33970.
[02/16 00:53:09   5673s] #Total number of nets in the design = 36541.
[02/16 00:53:09   5673s] #33970 routable nets have routed wires.
[02/16 00:53:09   5673s] #136 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:53:09   5673s] #No nets have been global routed.
[02/16 00:53:09   5673s] #Using multithreading with 8 threads.
[02/16 00:53:09   5673s] ### Time Record (Data Preparation) is installed.
[02/16 00:53:09   5673s] #Start routing data preparation on Mon Feb 16 00:53:09 2026
[02/16 00:53:09   5673s] #
[02/16 00:53:09   5673s] ### Time Record (Cell Pin Access) is installed.
[02/16 00:53:09   5673s] #Initial pin access analysis.
[02/16 00:53:09   5673s] #Detail pin access analysis.
[02/16 00:53:09   5673s] ### Time Record (Cell Pin Access) is uninstalled.
[02/16 00:53:09   5674s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[02/16 00:53:09   5674s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:53:09   5674s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:53:09   5674s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:53:09   5674s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:53:09   5674s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:53:09   5674s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:53:09   5674s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:53:09   5674s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:53:09   5674s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:53:09   5674s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:53:09   5674s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:53:09   5674s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[02/16 00:53:09   5674s] #WARNING (NRDB-2322) There are no valid layers for shielding.
[02/16 00:53:09   5674s] #Unexpected stripe layer range. Bottom =8(M8), top =7(M7)
[02/16 00:53:09   5674s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=7(M7), bottom shield layer=7(M7)
[02/16 00:53:09   5674s] #shield_bottom_stripe_layer=7(M7), shield_top_stripe_layer=7(M7)
[02/16 00:53:09   5674s] #pin_access_rlayer=2(M2)
[02/16 00:53:09   5674s] #shield_top_dpt_rlayer=7 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=8 bottom_rlayer=2
[02/16 00:53:09   5674s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/16 00:53:09   5674s] #enable_dpt_layer_shield=F
[02/16 00:53:09   5674s] #has_line_end_grid=F
[02/16 00:53:09   5674s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
[02/16 00:53:09   5674s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4529.98 (MB), peak = 5182.02 (MB)
[02/16 00:53:10   5675s] #Regenerating Ggrids automatically.
[02/16 00:53:10   5675s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[02/16 00:53:10   5675s] #Using automatically generated G-grids.
[02/16 00:53:10   5675s] #Done routing data preparation.
[02/16 00:53:10   5675s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4540.30 (MB), peak = 5182.02 (MB)
[02/16 00:53:10   5675s] #Selecting nets for post-route si or timing fixing.
[02/16 00:53:10   5675s] #  2 nets with si or timing constraints have been selected for re-routing.
[02/16 00:53:10   5675s] #  2 nets with si or timing constraints already have preferred extra spacing attribute.
[02/16 00:53:10   5675s] #  Routing of 2 nets with si or timing constraints have been deleted. These nets will be re-routed.
[02/16 00:53:10   5675s] #
[02/16 00:53:10   5675s] #Finished routing data preparation on Mon Feb 16 00:53:10 2026
[02/16 00:53:10   5675s] #
[02/16 00:53:10   5675s] #Cpu time = 00:00:02
[02/16 00:53:10   5675s] #Elapsed time = 00:00:02
[02/16 00:53:10   5675s] #Increased memory = 16.85 (MB)
[02/16 00:53:10   5675s] #Total memory = 4540.30 (MB)
[02/16 00:53:10   5675s] #Peak memory = 5182.02 (MB)
[02/16 00:53:10   5675s] #
[02/16 00:53:10   5675s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:53:10   5675s] ### Time Record (Global Routing) is installed.
[02/16 00:53:10   5675s] #
[02/16 00:53:10   5675s] #Start global routing on Mon Feb 16 00:53:10 2026
[02/16 00:53:10   5675s] #
[02/16 00:53:10   5675s] #
[02/16 00:53:10   5675s] #Start global routing initialization on Mon Feb 16 00:53:10 2026
[02/16 00:53:10   5675s] #
[02/16 00:53:10   5675s] #Number of eco nets is 0
[02/16 00:53:10   5675s] #
[02/16 00:53:10   5675s] #Start global routing data preparation on Mon Feb 16 00:53:10 2026
[02/16 00:53:10   5675s] #
[02/16 00:53:11   5675s] ### build_merged_routing_blockage_rect_list starts on Mon Feb 16 00:53:11 2026 with memory = 4540.50 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5675s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.99 [8]--
[02/16 00:53:11   5675s] #Start routing resource analysis on Mon Feb 16 00:53:11 2026
[02/16 00:53:11   5675s] #
[02/16 00:53:11   5675s] ### init_is_bin_blocked starts on Mon Feb 16 00:53:11 2026 with memory = 4540.50 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5675s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.98 [8]--
[02/16 00:53:11   5675s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Feb 16 00:53:11 2026 with memory = 4543.70 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:03, real:00:00:01, mem:4.4 GB, peak:5.1 GB --4.63 [8]--
[02/16 00:53:11   5679s] ### adjust_flow_cap starts on Mon Feb 16 00:53:11 2026 with memory = 4543.76 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --2.24 [8]--
[02/16 00:53:11   5679s] ### adjust_flow_per_partial_route_obs starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:53:11   5679s] ### set_via_blocked starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --2.33 [8]--
[02/16 00:53:11   5679s] ### copy_flow starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.98 [8]--
[02/16 00:53:11   5679s] #Routing resource analysis is done on Mon Feb 16 00:53:11 2026
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] ### report_flow_cap starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] #  Resource Analysis:
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/16 00:53:11   5679s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/16 00:53:11   5679s] #  --------------------------------------------------------------
[02/16 00:53:11   5679s] #  M2             H        1221        1175       29241     0.00%
[02/16 00:53:11   5679s] #  M3             V        1444        1127       29241     0.00%
[02/16 00:53:11   5679s] #  M4             H        1173         713       29241     0.00%
[02/16 00:53:11   5679s] #  M5             V        1599         287       29241     0.00%
[02/16 00:53:11   5679s] #  M6             H         821          36       29241     3.45%
[02/16 00:53:11   5679s] #  M7             V         826          31       29241     3.45%
[02/16 00:53:11   5679s] #  --------------------------------------------------------------
[02/16 00:53:11   5679s] #  Total                   7085      25.60%      175446     1.15%
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] #  136 nets (0.37%) with 1 preferred extra spacing.
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.25 [8]--
[02/16 00:53:11   5679s] ### analyze_m2_tracks starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:53:11   5679s] ### report_initial_resource starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.96 [8]--
[02/16 00:53:11   5679s] ### mark_pg_pins_accessibility starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.99 [8]--
[02/16 00:53:11   5679s] ### set_net_region starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] #Global routing data preparation is done on Mon Feb 16 00:53:11 2026
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] ### prepare_level starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### init level 1 starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.98 [8]--
[02/16 00:53:11   5679s] ### Level 1 hgrid = 171 X 171
[02/16 00:53:11   5679s] ### prepare_level_flow starts on Mon Feb 16 00:53:11 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.97 [8]--
[02/16 00:53:11   5679s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.99 [8]--
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] #Global routing initialization is done on Mon Feb 16 00:53:11 2026
[02/16 00:53:11   5679s] #
[02/16 00:53:11   5679s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:11   5679s] #
[02/16 00:53:12   5679s] #start global routing iteration 1...
[02/16 00:53:12   5679s] ### init_flow_edge starts on Mon Feb 16 00:53:12 2026 with memory = 4545.23 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5679s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --2.06 [8]--
[02/16 00:53:12   5679s] ### routing at level 1 (topmost level) iter 0
[02/16 00:53:12   5679s] ### measure_qor starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5679s] ### measure_congestion starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5679s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:53:12   5679s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --3.47 [8]--
[02/16 00:53:12   5679s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5679s] #
[02/16 00:53:12   5679s] #start global routing iteration 2...
[02/16 00:53:12   5680s] ### routing at level 1 (topmost level) iter 1
[02/16 00:53:12   5680s] ### measure_qor starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### measure_congestion starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:53:12   5680s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --4.25 [8]--
[02/16 00:53:12   5680s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] ### route_end starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] #Total number of trivial nets (e.g. < 2 pins) = 2571 (skipped).
[02/16 00:53:12   5680s] #Total number of routable nets = 33970.
[02/16 00:53:12   5680s] #Total number of nets in the design = 36541.
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] #33970 routable nets have routed wires.
[02/16 00:53:12   5680s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:53:12   5680s] #134 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] #Routed net constraints summary:
[02/16 00:53:12   5680s] #------------------------------------------------
[02/16 00:53:12   5680s] #        Rules   Pref Extra Space   Unconstrained  
[02/16 00:53:12   5680s] #------------------------------------------------
[02/16 00:53:12   5680s] #      Default                  2               0  
[02/16 00:53:12   5680s] #------------------------------------------------
[02/16 00:53:12   5680s] #        Total                  2               0  
[02/16 00:53:12   5680s] #------------------------------------------------
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] #Routing constraints summary of the whole design:
[02/16 00:53:12   5680s] #------------------------------------------------
[02/16 00:53:12   5680s] #        Rules   Pref Extra Space   Unconstrained  
[02/16 00:53:12   5680s] #------------------------------------------------
[02/16 00:53:12   5680s] #      Default                136           33834  
[02/16 00:53:12   5680s] #------------------------------------------------
[02/16 00:53:12   5680s] #        Total                136           33834  
[02/16 00:53:12   5680s] #------------------------------------------------
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] ### adjust_flow_per_partial_route_obs starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.03 [8]--
[02/16 00:53:12   5680s] ### cal_base_flow starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### init_flow_edge starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --2.01 [8]--
[02/16 00:53:12   5680s] ### cal_flow starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:53:12   5680s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.03 [8]--
[02/16 00:53:12   5680s] ### report_overcon starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] #                 OverCon          
[02/16 00:53:12   5680s] #                  #Gcell    %Gcell
[02/16 00:53:12   5680s] #     Layer           (1)   OverCon  Flow/Cap
[02/16 00:53:12   5680s] #  ----------------------------------------------
[02/16 00:53:12   5680s] #  M2            0(0.00%)   (0.00%)     0.49  
[02/16 00:53:12   5680s] #  M3            0(0.00%)   (0.00%)     0.44  
[02/16 00:53:12   5680s] #  M4            0(0.00%)   (0.00%)     0.22  
[02/16 00:53:12   5680s] #  M5            0(0.00%)   (0.00%)     0.15  
[02/16 00:53:12   5680s] #  M6            0(0.00%)   (0.00%)     0.02  
[02/16 00:53:12   5680s] #  M7            0(0.00%)   (0.00%)     0.03  
[02/16 00:53:12   5680s] #  ----------------------------------------------
[02/16 00:53:12   5680s] #     Total      0(0.00%)   (0.00%)
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/16 00:53:12   5680s] #  Overflow after GR: 0.00% H + 0.00% V
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:53:12   5680s] ### cal_base_flow starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### init_flow_edge starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.93 [8]--
[02/16 00:53:12   5680s] ### cal_flow starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.00 [8]--
[02/16 00:53:12   5680s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.02 [8]--
[02/16 00:53:12   5680s] ### generate_cong_map_content starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --2.80 [8]--
[02/16 00:53:12   5680s] ### update starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] #Complete Global Routing.
[02/16 00:53:12   5680s] #Total number of nets with non-default rule or having extra spacing = 136
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] #  Routing Statistics
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] #---------------+-----------+-------+
[02/16 00:53:12   5680s] #  Layer        | Length(um)|   Vias|
[02/16 00:53:12   5680s] #---------------+-----------+-------+
[02/16 00:53:12   5680s] #  Active ( 0H) |          0|      0|
[02/16 00:53:12   5680s] #  M1 ( 1V)     |          0| 114309|
[02/16 00:53:12   5680s] #  M2 ( 2H)     |     125318| 152207|
[02/16 00:53:12   5680s] #  M3 ( 3V)     |     238179|  20757|
[02/16 00:53:12   5680s] #  M4 ( 4H)     |      98969|   5102|
[02/16 00:53:12   5680s] #  M5 ( 5V)     |     100304|    244|
[02/16 00:53:12   5680s] #  M6 ( 6H)     |        858|      6|
[02/16 00:53:12   5680s] #  M7 ( 7V)     |        103|      0|
[02/16 00:53:12   5680s] #  M8 ( 8H)     |          0|      0|
[02/16 00:53:12   5680s] #  M9 ( 9V)     |          0|      0|
[02/16 00:53:12   5680s] #  Pad (10H)    |          0|      0|
[02/16 00:53:12   5680s] #---------------+-----------+-------+
[02/16 00:53:12   5680s] #  Total        |     563732| 292625|
[02/16 00:53:12   5680s] #---------------+-----------+-------+
[02/16 00:53:12   5680s] #
[02/16 00:53:12   5680s] # Total half perimeter of net bounding box: 536418 um.
[02/16 00:53:12   5680s] ### update cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --3.14 [8]--
[02/16 00:53:12   5680s] ### report_overcon starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.98 [8]--
[02/16 00:53:12   5680s] ### report_overcon starts on Mon Feb 16 00:53:12 2026 with memory = 4545.68 (MB), peak = 5182.02 (MB)
[02/16 00:53:12   5680s] #Max overcon = 0 track.
[02/16 00:53:12   5680s] #Total overcon = 0.00%.
[02/16 00:53:12   5680s] #Worst layer Gcell overcon rate = 0.00%.
[02/16 00:53:12   5680s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --0.98 [8]--
[02/16 00:53:13   5681s] ### route_end cpu:00:00:01, real:00:00:01, mem:4.4 GB, peak:5.1 GB --1.32 [8]--
[02/16 00:53:13   5681s] ### global_route design signature (78): route=816521663 net_attr=1981856756
[02/16 00:53:13   5681s] #
[02/16 00:53:13   5681s] #Global routing statistics:
[02/16 00:53:13   5681s] #Cpu time = 00:00:06
[02/16 00:53:13   5681s] #Elapsed time = 00:00:02
[02/16 00:53:13   5681s] #Increased memory = 5.39 (MB)
[02/16 00:53:13   5681s] #Total memory = 4545.68 (MB)
[02/16 00:53:13   5681s] #Peak memory = 5182.02 (MB)
[02/16 00:53:13   5681s] #
[02/16 00:53:13   5681s] #Finished global routing on Mon Feb 16 00:53:13 2026
[02/16 00:53:13   5681s] #
[02/16 00:53:13   5681s] #
[02/16 00:53:13   5681s] ### Time Record (Global Routing) is uninstalled.
[02/16 00:53:13   5681s] ### Time Record (Data Preparation) is installed.
[02/16 00:53:13   5681s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:53:13   5682s] ### track-assign external-init starts on Mon Feb 16 00:53:13 2026 with memory = 4542.48 (MB), peak = 5182.02 (MB)
[02/16 00:53:13   5682s] ### Time Record (Track Assignment) is installed.
[02/16 00:53:13   5682s] ### Time Record (Data Preparation) is installed.
[02/16 00:53:13   5682s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:53:13   5682s] ### Time Record (Track Assignment) is uninstalled.
[02/16 00:53:13   5682s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.55 [8]--
[02/16 00:53:13   5682s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4542.48 (MB), peak = 5182.02 (MB)
[02/16 00:53:13   5682s] ### track-assign engine-init starts on Mon Feb 16 00:53:13 2026 with memory = 4542.48 (MB), peak = 5182.02 (MB)
[02/16 00:53:13   5682s] ### Time Record (Track Assignment) is installed.
[02/16 00:53:14   5682s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.06 [8]--
[02/16 00:53:14   5682s] ### track-assign core-engine starts on Mon Feb 16 00:53:14 2026 with memory = 4542.48 (MB), peak = 5182.02 (MB)
[02/16 00:53:14   5682s] #Start Track Assignment.
[02/16 00:53:15   5684s] #Done with 4 horizontal wires in 6 hboxes and 2 vertical wires in 6 hboxes.
[02/16 00:53:15   5684s] #Done with 0 horizontal wires in 6 hboxes and 1 vertical wires in 6 hboxes.
[02/16 00:53:16   5685s] #Complete Track Assignment.
[02/16 00:53:16   5685s] #Total number of nets with non-default rule or having extra spacing = 136
[02/16 00:53:16   5685s] #
[02/16 00:53:16   5685s] #  Routing Statistics
[02/16 00:53:16   5685s] #
[02/16 00:53:16   5685s] #---------------+-----------+-------+
[02/16 00:53:16   5685s] #  Layer        | Length(um)|   Vias|
[02/16 00:53:16   5685s] #---------------+-----------+-------+
[02/16 00:53:16   5685s] #  Active ( 0H) |          0|      0|
[02/16 00:53:16   5685s] #  M1 ( 1V)     |          0| 114309|
[02/16 00:53:16   5685s] #  M2 ( 2H)     |     125318| 152207|
[02/16 00:53:16   5685s] #  M3 ( 3V)     |     238179|  20757|
[02/16 00:53:16   5685s] #  M4 ( 4H)     |      98969|   5102|
[02/16 00:53:16   5685s] #  M5 ( 5V)     |     100304|    244|
[02/16 00:53:16   5685s] #  M6 ( 6H)     |        858|      6|
[02/16 00:53:16   5685s] #  M7 ( 7V)     |        103|      0|
[02/16 00:53:16   5685s] #  M8 ( 8H)     |          0|      0|
[02/16 00:53:16   5685s] #  M9 ( 9V)     |          0|      0|
[02/16 00:53:16   5685s] #  Pad (10H)    |          0|      0|
[02/16 00:53:16   5685s] #---------------+-----------+-------+
[02/16 00:53:16   5685s] #  Total        |     563732| 292625|
[02/16 00:53:16   5685s] #---------------+-----------+-------+
[02/16 00:53:16   5685s] #
[02/16 00:53:16   5685s] # Total half perimeter of net bounding box: 536418 um.
[02/16 00:53:16   5685s] ### track_assign design signature (81): route=1479686738
[02/16 00:53:16   5685s] ### track-assign core-engine cpu:00:00:03, real:00:00:02, mem:4.4 GB, peak:5.1 GB --1.45 [8]--
[02/16 00:53:16   5685s] ### Time Record (Track Assignment) is uninstalled.
[02/16 00:53:16   5686s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4541.50 (MB), peak = 5182.02 (MB)
[02/16 00:53:16   5686s] #
[02/16 00:53:16   5686s] #number of short segments in preferred routing layers
[02/16 00:53:16   5686s] #	
[02/16 00:53:16   5686s] #	
[02/16 00:53:16   5686s] #
[02/16 00:53:16   5686s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/16 00:53:16   5686s] #Cpu time = 00:00:13
[02/16 00:53:16   5686s] #Elapsed time = 00:00:08
[02/16 00:53:16   5686s] #Increased memory = 18.89 (MB)
[02/16 00:53:16   5686s] #Total memory = 4542.34 (MB)
[02/16 00:53:16   5686s] #Peak memory = 5182.02 (MB)
[02/16 00:53:16   5686s] #Using multithreading with 8 threads.
[02/16 00:53:17   5687s] ### Time Record (Detail Routing) is installed.
[02/16 00:53:17   5687s] ### Time Record (Data Preparation) is installed.
[02/16 00:53:17   5687s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:53:17   5687s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/16 00:53:17   5688s] #
[02/16 00:53:17   5688s] #Start Detail Routing..
[02/16 00:53:17   5688s] #start initial detail routing ...
[02/16 00:53:17   5688s] ### Design has 0 dirty nets, 60 dirty-areas), has valid drcs
[02/16 00:53:18   5690s] # ECO: 0.64% of the total area was rechecked for DRC, and 0.51% required routing.
[02/16 00:53:18   5691s] #   number of violations = 0
[02/16 00:53:18   5691s] #0 out of 33560 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[02/16 00:53:18   5691s] #0.00% of the total area is being checked for drcs
[02/16 00:53:18   5691s] #0.0% of the total area was checked
[02/16 00:53:18   5691s] ### Gcell dirty-map stats: routing = 0.67%, drc-check-only = 0.67%, dirty-area = 0.15%
[02/16 00:53:18   5691s] ### Gcell ext dirty-map stats: fill = 23350[79.85%] (M1 = 21530[73.63%], M2 = 23092[78.97%], M3 = 23074[78.91%], M4 = 18580[63.54%], M5 = 11429[39.09%], M6 = 263[0.90%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:53:18   5691s] #   number of violations = 0
[02/16 00:53:18   5691s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4572.85 (MB), peak = 5182.02 (MB)
[02/16 00:53:18   5692s] #Complete Detail Routing.
[02/16 00:53:18   5692s] #Total number of nets with non-default rule or having extra spacing = 136
[02/16 00:53:18   5692s] #
[02/16 00:53:18   5692s] #  Routing Statistics
[02/16 00:53:18   5692s] #
[02/16 00:53:18   5692s] #---------------+-----------+-------+
[02/16 00:53:18   5692s] #  Layer        | Length(um)|   Vias|
[02/16 00:53:18   5692s] #---------------+-----------+-------+
[02/16 00:53:18   5692s] #  Active ( 0H) |          0|      0|
[02/16 00:53:18   5692s] #  M1 ( 1V)     |          0| 114309|
[02/16 00:53:18   5692s] #  M2 ( 2H)     |     125318| 152207|
[02/16 00:53:18   5692s] #  M3 ( 3V)     |     238181|  20759|
[02/16 00:53:18   5692s] #  M4 ( 4H)     |      98972|   5102|
[02/16 00:53:18   5692s] #  M5 ( 5V)     |     100304|    244|
[02/16 00:53:18   5692s] #  M6 ( 6H)     |        858|      6|
[02/16 00:53:18   5692s] #  M7 ( 7V)     |        103|      0|
[02/16 00:53:18   5692s] #  M8 ( 8H)     |          0|      0|
[02/16 00:53:18   5692s] #  M9 ( 9V)     |          0|      0|
[02/16 00:53:18   5692s] #  Pad (10H)    |          0|      0|
[02/16 00:53:18   5692s] #---------------+-----------+-------+
[02/16 00:53:18   5692s] #  Total        |     563736| 292627|
[02/16 00:53:18   5692s] #---------------+-----------+-------+
[02/16 00:53:18   5692s] #
[02/16 00:53:18   5692s] # Total half perimeter of net bounding box: 536418 um.
[02/16 00:53:18   5692s] #Total number of DRC violations = 0
[02/16 00:53:18   5692s] ### Time Record (Detail Routing) is uninstalled.
[02/16 00:53:18   5692s] #Cpu time = 00:00:06
[02/16 00:53:18   5692s] #Elapsed time = 00:00:02
[02/16 00:53:18   5692s] #Increased memory = -1.11 (MB)
[02/16 00:53:18   5692s] #Total memory = 4541.23 (MB)
[02/16 00:53:18   5692s] #Peak memory = 5182.02 (MB)
[02/16 00:53:18   5692s] #detailRoute Statistics:
[02/16 00:53:18   5692s] #Cpu time = 00:00:06
[02/16 00:53:18   5692s] #Elapsed time = 00:00:02
[02/16 00:53:18   5692s] #Increased memory = -1.11 (MB)
[02/16 00:53:18   5692s] #Total memory = 4541.23 (MB)
[02/16 00:53:18   5692s] #Peak memory = 5182.02 (MB)
[02/16 00:53:18   5692s] ### global_detail_route design signature (87): route=1542458415 flt_obj=0 vio=1905142130 shield_wire=1
[02/16 00:53:18   5692s] ### Time Record (DB Export) is installed.
[02/16 00:53:18   5693s] ### export design design signature (88): route=1542458415 fixed_route=627494635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=548058361 dirty_area=0 del_dirty_area=0 cell=1840123348 placement=1902709114 pin_access=1151713640 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=627494635 sns=627494635 ppa_info=749608449
[02/16 00:53:19   5694s] ### Time Record (DB Export) is uninstalled.
[02/16 00:53:19   5694s] ### Time Record (Post Callback) is installed.
[02/16 00:53:19   5695s] ### Time Record (Post Callback) is uninstalled.
[02/16 00:53:19   5695s] #
[02/16 00:53:19   5695s] #globalDetailRoute statistics:
[02/16 00:53:20   5695s] #Cpu time = 00:00:25
[02/16 00:53:20   5695s] #Elapsed time = 00:00:12
[02/16 00:53:20   5695s] #Increased memory = -306.52 (MB)
[02/16 00:53:20   5695s] #Total memory = 4227.66 (MB)
[02/16 00:53:20   5695s] #Peak memory = 5182.02 (MB)
[02/16 00:53:20   5695s] #Number of warnings = 4
[02/16 00:53:20   5695s] #Total number of warnings = 34
[02/16 00:53:20   5695s] #Number of fails = 0
[02/16 00:53:20   5695s] #Total number of fails = 0
[02/16 00:53:20   5695s] #Complete globalDetailRoute on Mon Feb 16 00:53:20 2026
[02/16 00:53:20   5695s] #
[02/16 00:53:20   5695s] ### import design signature (89): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1151713640 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[02/16 00:53:20   5695s] ### Time Record (globalDetailRoute) is uninstalled.
[02/16 00:53:20   5695s] #
[02/16 00:53:20   5695s] #  Scalability Statistics
[02/16 00:53:20   5695s] #
[02/16 00:53:20   5695s] #-------------------------+---------+-------------+------------+
[02/16 00:53:20   5695s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[02/16 00:53:20   5695s] #-------------------------+---------+-------------+------------+
[02/16 00:53:20   5695s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[02/16 00:53:20   5695s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[02/16 00:53:20   5695s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[02/16 00:53:20   5695s] #  DB Import              | 00:00:03|     00:00:01|         2.8|
[02/16 00:53:20   5695s] #  DB Export              | 00:00:02|     00:00:01|         1.0|
[02/16 00:53:20   5695s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[02/16 00:53:20   5695s] #  Data Preparation       | 00:00:03|     00:00:02|         1.4|
[02/16 00:53:20   5695s] #  Global Routing         | 00:00:06|     00:00:02|         2.5|
[02/16 00:53:20   5695s] #  Track Assignment       | 00:00:04|     00:00:03|         1.4|
[02/16 00:53:20   5695s] #  Detail Routing         | 00:00:06|     00:00:01|         3.7|
[02/16 00:53:20   5695s] #  Entire Command         | 00:00:25|     00:00:12|         2.1|
[02/16 00:53:20   5695s] #-------------------------+---------+-------------+------------+
[02/16 00:53:20   5695s] #
[02/16 00:53:20   5695s] *** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:25.4/0:00:12.4 (2.0), totSession cpu/real = 1:34:55.3/0:36:10.9 (2.6), mem = 7822.3M
[02/16 00:53:20   5695s] 
[02/16 00:53:20   5695s] =============================================================================================
[02/16 00:53:20   5695s]  Step TAT Report : EcoRoute #1 / optDesign #6                                   23.14-s088_1
[02/16 00:53:20   5695s] =============================================================================================
[02/16 00:53:20   5695s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:53:20   5695s] ---------------------------------------------------------------------------------------------
[02/16 00:53:20   5695s] [ GlobalRoute            ]      1   0:00:02.3  (  18.2 % )     0:00:02.3 /  0:00:05.7    2.5
[02/16 00:53:20   5695s] [ DetailRoute            ]      1   0:00:01.6  (  12.6 % )     0:00:01.6 /  0:00:05.6    3.6
[02/16 00:53:20   5695s] [ MISC                   ]          0:00:08.6  (  69.2 % )     0:00:08.6 /  0:00:14.1    1.6
[02/16 00:53:20   5695s] ---------------------------------------------------------------------------------------------
[02/16 00:53:20   5695s]  EcoRoute #1 TOTAL                  0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:25.4    2.0
[02/16 00:53:20   5695s] ---------------------------------------------------------------------------------------------
[02/16 00:53:20   5695s] **optDesign ... cpu = 0:05:23, real = 0:02:14, mem = 4220.9M, totSessionCpu=1:34:55 **
[02/16 00:53:20   5695s] New Signature Flow (restoreNanoRouteOptions) ....
[02/16 00:53:20   5695s] Begin: Collecting metrics
[02/16 00:53:20   5695s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:30  |        7922 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:18  |        8212 |      |     |
| drv_eco_fixing    |     0.068 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        7960 |    0 |   0 |
| route_type_fixing |           |          |           |          |             | 0:00:09  |        7960 |      |     |
| pre_route_summary |     0.068 |    0.022 |           |        0 |       57.07 | 0:00:01  |        7960 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:13  |        7822 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[02/16 00:53:20   5695s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4542.5M, current mem=4221.0M)

[02/16 00:53:20   5695s] End: Collecting metrics
[02/16 00:53:20   5695s] **INFO: flowCheckPoint #15 PostEcoSummary
[02/16 00:53:20   5695s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/16 00:53:20   5695s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33560 and nets=36541 using extraction engine 'postRoute' at effort level 'low' .
[02/16 00:53:20   5695s] PostRoute (effortLevel low) RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:53:20   5695s] RC Extraction called in multi-corner(1) mode.
[02/16 00:53:20   5695s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:53:20   5695s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:53:20   5695s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/16 00:53:20   5695s] * Layer Id             : 1 - M1
[02/16 00:53:20   5695s]       Thickness        : 0.6
[02/16 00:53:20   5695s]       Min Width        : 0.072
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] * Layer Id             : 2 - M2
[02/16 00:53:20   5695s]       Thickness        : 0.6
[02/16 00:53:20   5695s]       Min Width        : 0.072
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] * Layer Id             : 3 - M3
[02/16 00:53:20   5695s]       Thickness        : 0.6
[02/16 00:53:20   5695s]       Min Width        : 0.072
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] * Layer Id             : 4 - M4
[02/16 00:53:20   5695s]       Thickness        : 0.6
[02/16 00:53:20   5695s]       Min Width        : 0.096
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] * Layer Id             : 5 - M5
[02/16 00:53:20   5695s]       Thickness        : 0.6
[02/16 00:53:20   5695s]       Min Width        : 0.096
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] * Layer Id             : 6 - M6
[02/16 00:53:20   5695s]       Thickness        : 0.6
[02/16 00:53:20   5695s]       Min Width        : 0.128
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] * Layer Id             : 7 - M7
[02/16 00:53:20   5695s]       Thickness        : 0.6
[02/16 00:53:20   5695s]       Min Width        : 0.128
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] * Layer Id             : 8 - M8
[02/16 00:53:20   5695s]       Thickness        : 0.6
[02/16 00:53:20   5695s]       Min Width        : 0.16
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] * Layer Id             : 9 - M9
[02/16 00:53:20   5695s]       Thickness        : 0.6
[02/16 00:53:20   5695s]       Min Width        : 0.16
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] * Layer Id             : 10 - M10
[02/16 00:53:20   5695s]       Thickness        : 1
[02/16 00:53:20   5695s]       Min Width        : 8
[02/16 00:53:20   5695s]       Layer Dielectric : 4.1
[02/16 00:53:20   5695s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d -maxResLength 200  -basic
[02/16 00:53:20   5695s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/16 00:53:20   5695s]       RC Corner Indexes            0   
[02/16 00:53:20   5695s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:53:20   5695s] Coupling Cap. Scaling Factor : 1.00000 
[02/16 00:53:20   5695s] Resistance Scaling Factor    : 1.00000 
[02/16 00:53:20   5695s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:53:20   5695s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:53:20   5695s] Shrink Factor                : 1.00000
[02/16 00:53:21   5696s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:53:21   5696s] eee: pegSigSF=1.070000
[02/16 00:53:21   5696s] Initializing multi-corner resistance tables ...
[02/16 00:53:21   5696s] eee: Grid unit RC data computation started
[02/16 00:53:21   5696s] eee: Grid unit RC data computation completed
[02/16 00:53:21   5696s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:53:21   5696s] eee: l=2 avDens=0.155856 usedTrk=11700.918403 availTrk=75075.000000 sigTrk=11700.918403
[02/16 00:53:21   5696s] eee: l=3 avDens=0.275027 usedTrk=24071.752170 availTrk=87525.000000 sigTrk=24071.752170
[02/16 00:53:21   5696s] eee: l=4 avDens=0.176469 usedTrk=11395.475963 availTrk=64575.000000 sigTrk=11395.475963
[02/16 00:53:21   5696s] eee: l=5 avDens=0.183093 usedTrk=9289.705463 availTrk=50737.500000 sigTrk=9289.705463
[02/16 00:53:21   5696s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:53:21   5696s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:53:21   5696s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:53:21   5696s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:53:21   5696s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:53:21   5696s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:53:21   5696s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274998 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:53:21   5696s] eee: NetCapCache creation started. (Current Mem: 7822.336M) 
[02/16 00:53:21   5697s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 7822.336M) 
[02/16 00:53:21   5697s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:53:21   5697s] eee: Metal Layers Info:
[02/16 00:53:21   5697s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:53:21   5697s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:53:21   5697s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:53:21   5697s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:53:21   5697s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:53:21   5697s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:53:21   5697s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:53:21   5697s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:53:21   5697s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:53:21   5697s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:53:21   5697s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:53:21   5697s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:53:21   5697s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:53:21   5697s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:53:21   5697s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:53:21   5697s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:53:21   5697s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:53:22   5697s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 7822.3M)
[02/16 00:53:22   5697s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for storing RC.
[02/16 00:53:24   5699s] Extracted 10.0005% (CPU Time= 0:00:02.8  MEM= 7846.3M)
[02/16 00:53:24   5700s] Extracted 20.0006% (CPU Time= 0:00:03.4  MEM= 7846.3M)
[02/16 00:53:25   5700s] Extracted 30.0007% (CPU Time= 0:00:03.9  MEM= 7846.3M)
[02/16 00:53:25   5701s] Extracted 40.0008% (CPU Time= 0:00:04.4  MEM= 7846.3M)
[02/16 00:53:26   5701s] Extracted 50.0008% (CPU Time= 0:00:04.8  MEM= 7846.3M)
[02/16 00:53:26   5702s] Extracted 60.0005% (CPU Time= 0:00:05.6  MEM= 7846.3M)
[02/16 00:53:27   5703s] Extracted 70.0006% (CPU Time= 0:00:06.7  MEM= 7846.3M)
[02/16 00:53:29   5704s] Extracted 80.0007% (CPU Time= 0:00:07.8  MEM= 7846.3M)
[02/16 00:53:30   5705s] Extracted 90.0008% (CPU Time= 0:00:09.2  MEM= 7846.3M)
[02/16 00:53:32   5707s] Extracted 100% (CPU Time= 0:00:10.9  MEM= 7846.3M)
[02/16 00:53:32   5707s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:53:32   5708s] Number of Extracted Resistors     : 558715
[02/16 00:53:32   5708s] Number of Extracted Ground Cap.   : 565567
[02/16 00:53:32   5708s] Number of Extracted Coupling Cap. : 1261008
[02/16 00:53:32   5708s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7822.336M)
[02/16 00:53:32   5708s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 00:53:32   5708s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 7822.3M)
[02/16 00:53:32   5708s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb_Filter.rcdb.d' for storing RC.
[02/16 00:53:33   5708s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 7822.336M)
[02/16 00:53:33   5708s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7822.336M)
[02/16 00:53:33   5708s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7822.336M)
[02/16 00:53:33   5708s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d) for hinst (top) of cell (systolic_top_ARRAY_SIZE8);
[02/16 00:53:33   5709s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=7822.336M)
[02/16 00:53:33   5709s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 0 access done (mem: 7822.336M)
[02/16 00:53:33   5709s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.8  Real Time: 0:00:13.0  MEM: 7822.336M)
[02/16 00:53:33   5709s] **optDesign ... cpu = 0:05:37, real = 0:02:27, mem = 4252.5M, totSessionCpu=1:35:09 **
[02/16 00:53:33   5709s] Starting delay calculation for Setup views
[02/16 00:53:33   5709s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:53:33   5709s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:53:33   5709s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:53:33   5709s] #################################################################################
[02/16 00:53:33   5709s] # Design Stage: PostRoute
[02/16 00:53:33   5709s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:53:33   5709s] # Design Mode: 45nm
[02/16 00:53:33   5709s] # Analysis Mode: MMMC OCV 
[02/16 00:53:33   5709s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:53:33   5709s] # Signoff Settings: SI On 
[02/16 00:53:33   5709s] #################################################################################
[02/16 00:53:34   5714s] Setting infinite Tws ...
[02/16 00:53:34   5714s] First Iteration Infinite Tw... 
[02/16 00:53:34   5714s] Calculate early delays in OCV mode...
[02/16 00:53:34   5714s] Calculate late delays in OCV mode...
[02/16 00:53:35   5714s] Topological Sorting (REAL = 0:00:01.0, MEM = 7806.3M, InitMEM = 7806.3M)
[02/16 00:53:35   5714s] Start delay calculation (fullDC) (8 T). (MEM=4370.12)
[02/16 00:53:35   5714s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:53:35   5715s] eee: pegSigSF=1.070000
[02/16 00:53:35   5715s] Initializing multi-corner resistance tables ...
[02/16 00:53:35   5715s] eee: Grid unit RC data computation started
[02/16 00:53:35   5715s] eee: Grid unit RC data computation completed
[02/16 00:53:35   5715s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:53:35   5715s] eee: l=2 avDens=0.155856 usedTrk=11700.918403 availTrk=75075.000000 sigTrk=11700.918403
[02/16 00:53:35   5715s] eee: l=3 avDens=0.275027 usedTrk=24071.752170 availTrk=87525.000000 sigTrk=24071.752170
[02/16 00:53:35   5715s] eee: l=4 avDens=0.176469 usedTrk=11395.475963 availTrk=64575.000000 sigTrk=11395.475963
[02/16 00:53:35   5715s] eee: l=5 avDens=0.183093 usedTrk=9289.705463 availTrk=50737.500000 sigTrk=9289.705463
[02/16 00:53:35   5715s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:53:35   5715s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:53:35   5715s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:53:35   5715s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:53:35   5715s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:53:35   5715s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:53:35   5715s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274998 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:53:35   5715s] eee: NetCapCache creation started. (Current Mem: 7806.336M) 
[02/16 00:53:35   5715s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 7806.336M) 
[02/16 00:53:35   5715s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:53:35   5715s] eee: Metal Layers Info:
[02/16 00:53:35   5715s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:53:35   5715s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:53:35   5715s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:53:35   5715s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:53:35   5715s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:53:35   5715s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:53:35   5715s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:53:35   5715s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:53:35   5715s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:53:35   5715s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:53:35   5715s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:53:35   5715s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:53:35   5715s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:53:35   5715s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:53:35   5715s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:53:35   5715s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:53:35   5715s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:53:35   5715s] End AAE Lib Interpolated Model. (MEM=4381.730469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:53:35   5715s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7817.945M)
[02/16 00:53:35   5715s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7817.9M)
[02/16 00:53:35   5715s] AAE_INFO: 8 threads acquired from CTE.
[02/16 00:53:46   5779s] Total number of fetched objects 35615
[02/16 00:53:46   5779s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:53:46   5781s] End Timing Check Calculation. (CPU Time=0:00:01.9, Real Time=0:00:00.0)
[02/16 00:53:46   5781s] End delay calculation. (MEM=4468.59 CPU=0:01:04 REAL=0:00:10.0)
[02/16 00:53:46   5781s] End delay calculation (fullDC). (MEM=4468.59 CPU=0:01:07 REAL=0:00:11.0)
[02/16 00:53:46   5781s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:53:46   5781s] *** CDM Built up (cpu=0:01:12  real=0:00:13.0  mem= 7785.9M) ***
[02/16 00:53:47   5789s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4479.7M)
[02/16 00:53:47   5789s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:53:48   5790s] Loading CTE timing window is completed (CPU = 0:00:01.3, REAL = 0:00:01.0, MEM = 4479.7M)
[02/16 00:53:48   5790s] Starting SI iteration 2
[02/16 00:53:48   5791s] Calculate early delays in OCV mode...
[02/16 00:53:48   5791s] Calculate late delays in OCV mode...
[02/16 00:53:48   5791s] Start delay calculation (fullDC) (8 T). (MEM=4531.51)
[02/16 00:53:48   5791s] End AAE Lib Interpolated Model. (MEM=4531.507812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:53:51   5805s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:53:51   5805s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:53:51   5805s] Total number of fetched objects 35615
[02/16 00:53:51   5805s] AAE_INFO-618: Total number of nets in the design is 36541,  9.4 percent of the nets selected for SI analysis
[02/16 00:53:51   5805s] End delay calculation. (MEM=4594.41 CPU=0:00:13.9 REAL=0:00:03.0)
[02/16 00:53:51   5805s] End delay calculation (fullDC). (MEM=4594.41 CPU=0:00:13.9 REAL=0:00:03.0)
[02/16 00:53:51   5805s] *** CDM Built up (cpu=0:00:14.0  real=0:00:03.0  mem= 7410.1M) ***
[02/16 00:53:53   5815s] *** Done Building Timing Graph (cpu=0:01:46 real=0:00:20.0 totSessionCpu=1:36:55 mem=7408.1M)
[02/16 00:53:53   5815s] End AAE Lib Interpolated Model. (MEM=4554.820312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:53:53   5815s] ** INFO: Initializing Glitch Interface
[02/16 00:53:53   5815s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7928.1M, EPOCH TIME: 1771224833.703988
[02/16 00:53:53   5815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:53:53   5815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:53:53   5815s] 
[02/16 00:53:53   5815s] 
[02/16 00:53:53   5815s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:53:53   5815s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.050, REAL:0.043, MEM:7928.1M, EPOCH TIME: 1771224833.747076
[02/16 00:53:53   5815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:53:53   5815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:53:53   5816s] ** INFO: Initializing Glitch Interface
[02/16 00:53:54   5817s] 
OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.055  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:53:54   5817s] **optDesign ... cpu = 0:07:25, real = 0:02:48, mem = 4523.7M, totSessionCpu=1:36:58 **
[02/16 00:53:54   5817s] Begin: Collecting metrics
[02/16 00:53:54   5817s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:30  |        7922 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:18  |        8212 |      |     |
| drv_eco_fixing     |     0.068 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        7960 |    0 |   0 |
| route_type_fixing  |           |          |           |          |             | 0:00:09  |        7960 |      |     |
| pre_route_summary  |     0.068 |    0.022 |           |        0 |       57.07 | 0:00:01  |        7960 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:13  |        7822 |      |     |
| post_route_summary |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:21  |        7960 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[02/16 00:53:54   5817s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4523.7M, current mem=4523.7M)

[02/16 00:53:54   5817s] End: Collecting metrics
[02/16 00:53:54   5817s] Executing marking Critical Nets1
[02/16 00:53:54   5817s] ** INFO: Initializing Glitch Interface
[02/16 00:53:54   5817s] **INFO: flowCheckPoint #16 OptimizationRecovery
[02/16 00:53:55   5817s] *** Timing Is met
[02/16 00:53:55   5817s] *** Check timing (0:00:00.1)
[02/16 00:53:55   5817s] Running postRoute recovery in postEcoRoute mode
[02/16 00:53:55   5817s] **optDesign ... cpu = 0:07:25, real = 0:02:49, mem = 4523.7M, totSessionCpu=1:36:58 **
[02/16 00:53:55   5818s] ** INFO: Initializing Glitch Interface
[02/16 00:53:55   5819s]   Timing/DRV Snapshot: (TGT)
[02/16 00:53:55   5819s]      Weighted WNS: 0.000
[02/16 00:53:55   5819s]       All  PG WNS: 0.000
[02/16 00:53:55   5819s]       High PG WNS: 0.000
[02/16 00:53:55   5819s]       All  PG TNS: 0.000
[02/16 00:53:55   5819s]       High PG TNS: 0.000
[02/16 00:53:55   5819s]       Low  PG TNS: 0.000
[02/16 00:53:55   5819s]          Tran DRV: 0 (0)
[02/16 00:53:55   5819s]           Cap DRV: 0 (0)
[02/16 00:53:55   5819s]        Fanout DRV: 0 (0)
[02/16 00:53:55   5819s]            Glitch: 0 (0)
[02/16 00:53:55   5819s]    Category Slack: { [L, 0.002] [H, 0.035] }
[02/16 00:53:55   5819s] 
[02/16 00:53:55   5819s] Checking setup slack degradation ...
[02/16 00:53:55   5819s] 
[02/16 00:53:55   5819s] Recovery Manager:
[02/16 00:53:55   5819s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.061) - Skip
[02/16 00:53:55   5819s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.031) - Skip
[02/16 00:53:55   5819s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/16 00:53:55   5819s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 00:53:55   5819s] 
[02/16 00:53:55   5819s] Checking DRV degradation...
[02/16 00:53:55   5819s] 
[02/16 00:53:55   5819s] Recovery Manager:
[02/16 00:53:55   5819s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/16 00:53:55   5819s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/16 00:53:55   5819s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/16 00:53:55   5819s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/16 00:53:55   5819s] 
[02/16 00:53:55   5819s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/16 00:53:55   5819s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=7960.12M, totSessionCpu=1:36:59).
[02/16 00:53:55   5819s] **optDesign ... cpu = 0:07:27, real = 0:02:49, mem = 4523.8M, totSessionCpu=1:36:59 **
[02/16 00:53:55   5819s] 
[02/16 00:53:55   5819s] Latch borrow mode reset to max_borrow
[02/16 00:53:58   5832s] **INFO: flowCheckPoint #17 FinalSummary
[02/16 00:53:58   5832s] OPTC: user 20.0
[02/16 00:53:58   5832s] Reported timing to dir ./timingReports
[02/16 00:53:58   5832s] **optDesign ... cpu = 0:07:40, real = 0:02:52, mem = 4520.9M, totSessionCpu=1:37:13 **
[02/16 00:53:58   5832s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7920.1M, EPOCH TIME: 1771224838.256374
[02/16 00:53:58   5832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:53:58   5832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:53:58   5832s] 
[02/16 00:53:58   5832s] 
[02/16 00:53:58   5832s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:53:58   5832s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.052, REAL:0.044, MEM:7920.1M, EPOCH TIME: 1771224838.300712
[02/16 00:53:58   5832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:53:58   5832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:00   5841s] ** INFO: Initializing Glitch Interface
[02/16 00:54:01   5842s] ** INFO: Initializing Glitch Interface
[02/16 00:54:02   5843s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.055  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:54:02   5843s] Begin: Collecting metrics
[02/16 00:54:02   5843s] **INFO: Starting Blocking QThread with 8 CPU
[02/16 00:54:02   5843s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 00:54:02   5843s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:54:02      0s] *** QThread MetricCollect [begin] (optDesign #6) : mem = 0.1M
[02/16 00:54:02      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:54:02      0s] 
[02/16 00:54:02      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4523.7M, current mem=3794.3M)
[02/16 00:54:03      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3879.8M, current mem=3808.8M)
[02/16 00:54:03      0s] *** QThread MetricCollect [finish] (optDesign #6) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), mem = 0.1M
[02/16 00:54:03      0s] 
[02/16 00:54:03      0s] =============================================================================================
[02/16 00:54:03      0s]  Step TAT Report : QThreadWorker #1 / optDesign #6                              23.14-s088_1
[02/16 00:54:03      0s] =============================================================================================
[02/16 00:54:03      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:54:03      0s] ---------------------------------------------------------------------------------------------
[02/16 00:54:03      0s] [ MISC                   ]          0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/16 00:54:03      0s] ---------------------------------------------------------------------------------------------
[02/16 00:54:03      0s]  QThreadWorker #1 TOTAL             0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/16 00:54:03      0s] ---------------------------------------------------------------------------------------------

[02/16 00:54:03   5843s]  
_______________________________________________________________________
[02/16 00:54:03   5843s]  ---------------------------------------------------------------------------------------------------------------------- 
[02/16 00:54:03   5843s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[02/16 00:54:03   5843s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[02/16 00:54:03   5843s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[02/16 00:54:03   5843s] | initial_summary    |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:30  |        7922 |    0 |   0 |
[02/16 00:54:03   5843s] | ccopt_pro          |           |          |           |          |             | 0:00:18  |        8212 |      |     |
[02/16 00:54:03   5843s] | drv_eco_fixing     |     0.068 |    0.022 |         0 |        0 |       57.07 | 0:00:05  |        7960 |    0 |   0 |
[02/16 00:54:03   5843s] | route_type_fixing  |           |          |           |          |             | 0:00:09  |        7960 |      |     |
[02/16 00:54:03   5843s] | pre_route_summary  |     0.068 |    0.022 |           |        0 |       57.07 | 0:00:01  |        7960 |    0 |   0 |
[02/16 00:54:03   5843s] | eco_route          |           |          |           |          |             | 0:00:13  |        7822 |      |     |
[02/16 00:54:03   5843s] | post_route_summary |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:21  |        7960 |    0 |   0 |
[02/16 00:54:03   5843s] | final_summary      |     0.055 |    0.022 |           |        0 |       57.07 | 0:00:05  |        7960 |    0 |   0 |
[02/16 00:54:03   5843s]  ---------------------------------------------------------------------------------------------------------------------- 
[02/16 00:54:03   5843s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4533.7M, current mem=4533.7M)

[02/16 00:54:03   5843s] End: Collecting metrics
[02/16 00:54:03   5843s] **optDesign ... cpu = 0:07:51, real = 0:02:57, mem = 4533.7M, totSessionCpu=1:37:24 **
[02/16 00:54:03   5843s]  ReSet Options after AAE Based Opt flow 
[02/16 00:54:03   5843s] 
[02/16 00:54:03   5843s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:54:03   5843s] Deleting Lib Analyzer.
[02/16 00:54:03   5843s] 
[02/16 00:54:03   5843s] TimeStamp Deleting Cell Server End ...
[02/16 00:54:03   5843s] *** Finished optDesign ***
[02/16 00:54:04   5843s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:54:04   5843s] UM:*                                                                   final
[02/16 00:54:04   5844s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:54:04   5844s] UM:*                                                                   opt_design_postroute
[02/16 00:54:14   5844s] Info: final physical memory for 9 CRR processes is 1027.52MB.
[02/16 00:54:15   5844s] Info: Summary of CRR changes:
[02/16 00:54:15   5844s]       - Timing transform commits:       0
[02/16 00:54:15   5844s] 
[02/16 00:54:15   5844s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:58 real=  0:03:42)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:30.3 real=0:00:29.0)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:02:44 real=0:00:32.4)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=  0:01:16 real=0:00:18.3)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:11.1 real=0:00:06.3)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:06.8 real=0:00:03.1)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:11.4 real=0:00:10.3)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:25.8 real=0:00:12.9)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:48 real=0:00:21.4)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.0)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:14.4 real=0:00:03.1)
[02/16 00:54:15   5844s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:54:15   5844s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:54:15   5844s] Info: Destroy the CCOpt slew target map.
[02/16 00:54:15   5844s] 
[02/16 00:54:15   5844s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:54:15   5844s] Severity  ID               Count  Summary                                  
[02/16 00:54:15   5844s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[02/16 00:54:15   5844s] WARNING   IMPEXT-3518          2  The lower process node is set (using com...
[02/16 00:54:15   5844s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[02/16 00:54:15   5844s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[02/16 00:54:15   5844s] WARNING   NRAG-41              1  The M1 user tracks are removed and regen...
[02/16 00:54:15   5844s] WARNING   NRAG-44              2  Track pitch is too small compared with l...
[02/16 00:54:15   5844s] WARNING   NRDB-2322            1  There are no valid layers for shielding....
[02/16 00:54:15   5844s] *** Message Summary: 11 warning(s), 0 error(s)
[02/16 00:54:15   5844s] 
[02/16 00:54:15   5844s] clean pInstBBox. size 0
[02/16 00:54:15   5844s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:54:15   5844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:15   5844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:15   5844s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:54:15   5844s] *** optDesign #6 [finish] () : cpu/real = 0:07:51.7/0:03:09.2 (2.5), totSession cpu/real = 1:37:24.5/0:37:06.8 (2.6), mem = 7952.1M
[02/16 00:54:15   5844s] 
[02/16 00:54:15   5844s] =============================================================================================
[02/16 00:54:15   5844s]  Final TAT Report : optDesign #6                                                23.14-s088_1
[02/16 00:54:15   5844s] =============================================================================================
[02/16 00:54:15   5844s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:54:15   5844s] ---------------------------------------------------------------------------------------------
[02/16 00:54:15   5844s] [ InitOpt                ]      1   0:00:32.4  (  17.2 % )     0:00:34.5 /  0:00:11.2    0.3
[02/16 00:54:15   5844s] [ DrvOpt                 ]      1   0:00:04.8  (   2.5 % )     0:00:04.8 /  0:00:07.6    1.6
[02/16 00:54:15   5844s] [ ViewPruning            ]     11   0:00:01.4  (   0.7 % )     0:00:02.4 /  0:00:09.2    3.8
[02/16 00:54:15   5844s] [ LayerAssignment        ]      2   0:00:08.7  (   4.6 % )     0:00:08.7 /  0:00:08.6    1.0
[02/16 00:54:15   5844s] [ BuildHoldData          ]      1   0:00:03.3  (   1.7 % )     0:00:29.9 /  0:02:33.3    5.1
[02/16 00:54:15   5844s] [ OptSummaryReport       ]      5   0:00:00.5  (   0.3 % )     0:00:07.9 /  0:00:19.2    2.4
[02/16 00:54:15   5844s] [ MetricReport           ]      8   0:00:03.6  (   1.9 % )     0:00:03.6 /  0:00:02.5    0.7
[02/16 00:54:15   5844s] [ DrvReport              ]      9   0:00:06.4  (   3.4 % )     0:00:06.4 /  0:00:12.9    2.0
[02/16 00:54:15   5844s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.3
[02/16 00:54:15   5844s] [ CheckPlace             ]      1   0:00:01.5  (   0.8 % )     0:00:01.5 /  0:00:02.3    1.6
[02/16 00:54:15   5844s] [ RefinePlace            ]      1   0:00:01.9  (   1.0 % )     0:00:01.9 /  0:00:04.0    2.2
[02/16 00:54:15   5844s] [ ClockDrv               ]      1   0:00:17.3  (   9.1 % )     0:00:17.3 /  0:01:13.2    4.2
[02/16 00:54:15   5844s] [ EcoRoute               ]      1   0:00:12.4  (   6.6 % )     0:00:12.4 /  0:00:25.4    2.0
[02/16 00:54:15   5844s] [ ExtractRC              ]      2   0:00:28.5  (  15.1 % )     0:00:28.5 /  0:00:29.8    1.0
[02/16 00:54:15   5844s] [ UpdateTimingGraph      ]     13   0:00:06.6  (   3.5 % )     0:00:49.9 /  0:04:27.9    5.4
[02/16 00:54:15   5844s] [ FullDelayCalc          ]      5   0:00:32.7  (  17.3 % )     0:00:32.7 /  0:03:13.0    5.9
[02/16 00:54:15   5844s] [ TimingUpdate           ]     22   0:00:11.7  (   6.2 % )     0:00:11.7 /  0:01:01.7    5.3
[02/16 00:54:15   5844s] [ TimingReport           ]      5   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:02.9    2.8
[02/16 00:54:15   5844s] [ GenerateReports        ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/16 00:54:15   5844s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/16 00:54:15   5844s] [ MISC                   ]          0:00:13.8  (   7.3 % )     0:00:13.8 /  0:00:02.8    0.2
[02/16 00:54:15   5844s] ---------------------------------------------------------------------------------------------
[02/16 00:54:15   5844s]  optDesign #6 TOTAL                 0:03:09.2  ( 100.0 % )     0:03:09.2 /  0:07:51.7    2.5
[02/16 00:54:15   5844s] ---------------------------------------------------------------------------------------------
[02/16 00:54:27   5845s] <CMD> optDesign -postRoute -hold
[02/16 00:54:27   5845s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4448.2M, totSessionCpu=1:37:26 **
[02/16 00:54:27   5846s] 
[02/16 00:54:27   5846s] Active Setup views: view_tt 
[02/16 00:54:27   5846s] *** optDesign #7 [begin] () : totSession cpu/real = 1:37:26.0/0:37:18.5 (2.6), mem = 7952.1M
[02/16 00:54:27   5846s] Info: 8 threads available for lower-level modules during optimization.
[02/16 00:54:27   5846s] GigaOpt running with 8 threads.
[02/16 00:54:27   5846s] *** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 1:37:26.0/0:37:18.5 (2.6), mem = 7952.1M
[02/16 00:54:27   5846s] **INFO: User settings:
[02/16 00:54:27   5846s] setNanoRouteMode -route_detail_antenna_factor                                             1
[02/16 00:54:27   5846s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[02/16 00:54:27   5846s] setNanoRouteMode -drouteStartIteration                                                    0
[02/16 00:54:27   5846s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[02/16 00:54:27   5846s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[02/16 00:54:27   5846s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[02/16 00:54:27   5846s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[02/16 00:54:27   5846s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[02/16 00:54:27   5846s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 7
[02/16 00:54:27   5846s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[02/16 00:54:27   5846s] setNanoRouteMode -route_with_si_driven                                                    true
[02/16 00:54:27   5846s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[02/16 00:54:27   5846s] setNanoRouteMode -route_with_timing_driven                                                true
[02/16 00:54:27   5846s] setDesignMode -bottomRoutingLayer                                                         2
[02/16 00:54:27   5846s] setDesignMode -process                                                                    45
[02/16 00:54:27   5846s] setDesignMode -topRoutingLayer                                                            7
[02/16 00:54:27   5846s] setExtractRCMode -basic                                                                   true
[02/16 00:54:27   5846s] setExtractRCMode -coupled                                                                 true
[02/16 00:54:27   5846s] setExtractRCMode -coupling_c_th                                                           0.1
[02/16 00:54:27   5846s] setExtractRCMode -engine                                                                  postRoute
[02/16 00:54:27   5846s] setExtractRCMode -extended                                                                false
[02/16 00:54:27   5846s] setExtractRCMode -noCleanRCDB                                                             true
[02/16 00:54:27   5846s] setExtractRCMode -nrNetInMemory                                                           100000
[02/16 00:54:27   5846s] setExtractRCMode -relative_c_th                                                           1
[02/16 00:54:27   5846s] setExtractRCMode -total_c_th                                                              0
[02/16 00:54:27   5846s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[02/16 00:54:27   5846s] setDelayCalMode -enable_high_fanout                                                       true
[02/16 00:54:27   5846s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[02/16 00:54:27   5846s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[02/16 00:54:27   5846s] setDelayCalMode -engine                                                                   aae
[02/16 00:54:27   5846s] setDelayCalMode -ignoreNetLoad                                                            false
[02/16 00:54:27   5846s] setDelayCalMode -SIAware                                                                  true
[02/16 00:54:27   5846s] setDelayCalMode -socv_accuracy_mode                                                       low
[02/16 00:54:27   5846s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_tt }
[02/16 00:54:27   5846s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_tt}
[02/16 00:54:27   5846s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_tt}
[02/16 00:54:27   5846s] setOptMode -opt_delete_insts                                                              true
[02/16 00:54:27   5846s] setOptMode -opt_drv_margin                                                                0
[02/16 00:54:27   5846s] setOptMode -opt_drv                                                                       true
[02/16 00:54:27   5846s] setOptMode -opt_hold_target_slack                                                         0.02
[02/16 00:54:27   5846s] setOptMode -opt_resize_flip_flops                                                         true
[02/16 00:54:27   5846s] setOptMode -opt_preserve_all_sequential                                                   false
[02/16 00:54:27   5846s] setOptMode -opt_setup_target_slack                                                        0.02
[02/16 00:54:27   5846s] setSIMode -separate_delta_delay_on_data                                                   true
[02/16 00:54:27   5846s] setPlaceMode -place_detail_dpt_flow                                                       true
[02/16 00:54:27   5846s] setAnalysisMode -analysisType                                                             onChipVariation
[02/16 00:54:27   5846s] setAnalysisMode -checkType                                                                setup
[02/16 00:54:27   5846s] setAnalysisMode -clkSrcPath                                                               true
[02/16 00:54:27   5846s] setAnalysisMode -clockPropagation                                                         sdcControl
[02/16 00:54:27   5846s] setAnalysisMode -cppr                                                                     both
[02/16 00:54:27   5846s] setAnalysisMode -usefulSkew                                                               true
[02/16 00:54:27   5846s] 
[02/16 00:54:27   5846s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 00:54:27   5846s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/16 00:54:27   5847s] 
[02/16 00:54:27   5847s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:54:27   5847s] Summary for sequential cells identification: 
[02/16 00:54:27   5847s]   Identified SBFF number: 34
[02/16 00:54:27   5847s]   Identified MBFF number: 0
[02/16 00:54:27   5847s]   Identified SB Latch number: 12
[02/16 00:54:27   5847s]   Identified MB Latch number: 0
[02/16 00:54:27   5847s]   Not identified SBFF number: 0
[02/16 00:54:27   5847s]   Not identified MBFF number: 0
[02/16 00:54:27   5847s]   Not identified SB Latch number: 0
[02/16 00:54:27   5847s]   Not identified MB Latch number: 0
[02/16 00:54:27   5847s]   Number of sequential cells which are not FFs: 20
[02/16 00:54:27   5847s]  Visiting view : view_tt
[02/16 00:54:27   5847s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:54:27   5847s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:54:27   5847s]  Visiting view : view_tt
[02/16 00:54:27   5847s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:54:27   5847s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:54:27   5847s] TLC MultiMap info (StdDelay):
[02/16 00:54:27   5847s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:54:27   5847s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:54:27   5847s]  Setting StdDelay to: 6.1ps
[02/16 00:54:27   5847s] 
[02/16 00:54:27   5847s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:54:27   5847s] Need call spDPlaceInit before registerPrioInstLoc.
[02/16 00:54:27   5847s] OPERPROF: Starting DPlace-Init at level 1, MEM:7952.1M, EPOCH TIME: 1771224867.985760
[02/16 00:54:27   5847s] Processing tracks to init pin-track alignment.
[02/16 00:54:27   5847s] z: 1, totalTracks: 0
[02/16 00:54:27   5847s] z: 3, totalTracks: 1
[02/16 00:54:27   5847s] z: 5, totalTracks: 1
[02/16 00:54:27   5847s] z: 7, totalTracks: 1
[02/16 00:54:27   5847s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:54:27   5847s] #spOpts: rpCkHalo=4 
[02/16 00:54:27   5847s] Initializing Route Infrastructure for color support ...
[02/16 00:54:27   5847s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7952.1M, EPOCH TIME: 1771224867.986042
[02/16 00:54:27   5847s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:7952.1M, EPOCH TIME: 1771224867.986523
[02/16 00:54:27   5847s] Route Infrastructure Initialized for color support successfully.
[02/16 00:54:28   5847s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:54:28   5847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:28   5847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:28   5847s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:54:28   5847s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7952.1M, EPOCH TIME: 1771224868.009933
[02/16 00:54:28   5847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:28   5847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:28   5847s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7952.1M, EPOCH TIME: 1771224868.011465
[02/16 00:54:28   5847s] Max number of tech site patterns supported in site array is 256.
[02/16 00:54:28   5847s] Core basic site is asap7sc7p5t
[02/16 00:54:28   5847s] After signature check, allow fast init is true, keep pre-filter is true.
[02/16 00:54:28   5847s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/16 00:54:28   5847s] Fast DP-INIT is on for default
[02/16 00:54:28   5847s] Keep-away cache is enable on metals: 1-10
[02/16 00:54:28   5847s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:54:28   5847s] Atter site array init, number of instance map data is 0.
[02/16 00:54:28   5847s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.038, REAL:0.025, MEM:7952.1M, EPOCH TIME: 1771224868.036621
[02/16 00:54:28   5847s] 
[02/16 00:54:28   5847s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:54:28   5847s] 
[02/16 00:54:28   5847s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:54:28   5847s] OPERPROF:     Starting CMU at level 3, MEM:7952.1M, EPOCH TIME: 1771224868.043626
[02/16 00:54:28   5847s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:7952.1M, EPOCH TIME: 1771224868.046273
[02/16 00:54:28   5847s] 
[02/16 00:54:28   5847s] Bad Lib Cell Checking (CMU) is done! (0)
[02/16 00:54:28   5847s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.057, REAL:0.043, MEM:7952.1M, EPOCH TIME: 1771224868.052464
[02/16 00:54:28   5847s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7952.1M, EPOCH TIME: 1771224868.052563
[02/16 00:54:28   5847s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7952.1M, EPOCH TIME: 1771224868.052737
[02/16 00:54:28   5847s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=7952.1MB).
[02/16 00:54:28   5847s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.085, MEM:7952.1M, EPOCH TIME: 1771224868.070947
[02/16 00:54:28   5847s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7952.1M, EPOCH TIME: 1771224868.071030
[02/16 00:54:28   5847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:54:28   5847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:28   5847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:28   5847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:28   5847s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.329, REAL:0.072, MEM:7952.1M, EPOCH TIME: 1771224868.143468
[02/16 00:54:28   5847s] 
[02/16 00:54:28   5847s] Creating Lib Analyzer ...
[02/16 00:54:28   5847s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:54:28   5847s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:54:28   5847s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:54:28   5847s] 
[02/16 00:54:28   5847s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:54:28   5848s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:37:28 mem=7952.1M
[02/16 00:54:28   5848s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:37:28 mem=7952.1M
[02/16 00:54:28   5848s] Creating Lib Analyzer, finished. 
[02/16 00:54:28   5848s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[02/16 00:54:28   5848s] **INFO: Using Advanced Metric Collection system.
[02/16 00:54:28   5848s] **optDesign ... cpu = 0:00:03, real = 0:00:01, mem = 4474.1M, totSessionCpu=1:37:29 **
[02/16 00:54:28   5848s] Existing Dirty Nets : 0
[02/16 00:54:28   5848s] New Signature Flow (optDesignCheckOptions) ....
[02/16 00:54:28   5848s] #Taking db snapshot
[02/16 00:54:28   5848s] #Taking db snapshot ... done
[02/16 00:54:28   5848s] OPERPROF: Starting checkPlace at level 1, MEM:7952.1M, EPOCH TIME: 1771224868.982965
[02/16 00:54:28   5848s] Processing tracks to init pin-track alignment.
[02/16 00:54:28   5848s] z: 1, totalTracks: 0
[02/16 00:54:28   5848s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:54:28   5848s] z: 3, totalTracks: 1
[02/16 00:54:28   5848s] z: 5, totalTracks: 1
[02/16 00:54:28   5848s] z: 7, totalTracks: 1
[02/16 00:54:28   5848s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/16 00:54:28   5848s] Initializing Route Infrastructure for color support ...
[02/16 00:54:28   5848s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7952.1M, EPOCH TIME: 1771224868.983532
[02/16 00:54:28   5848s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7952.1M, EPOCH TIME: 1771224868.984050
[02/16 00:54:28   5848s] Route Infrastructure Initialized for color support successfully.
[02/16 00:54:28   5848s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:54:28   5848s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:28   5848s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:28   5848s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:54:28   5848s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7952.1M, EPOCH TIME: 1771224868.999913
[02/16 00:54:29   5848s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5848s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5848s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7952.1M, EPOCH TIME: 1771224869.001176
[02/16 00:54:29   5848s] Max number of tech site patterns supported in site array is 256.
[02/16 00:54:29   5848s] Core basic site is asap7sc7p5t
[02/16 00:54:29   5848s] Processing tracks to init pin-track alignment.
[02/16 00:54:29   5848s] z: 1, totalTracks: 0
[02/16 00:54:29   5848s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:54:29   5848s] z: 3, totalTracks: 1
[02/16 00:54:29   5848s] z: 5, totalTracks: 1
[02/16 00:54:29   5848s] z: 7, totalTracks: 1
[02/16 00:54:29   5848s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:54:29   5848s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:54:29   5848s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:54:29   5848s] SiteArray: use 2,969,600 bytes
[02/16 00:54:29   5848s] SiteArray: current memory after site array memory allocation 7952.1M
[02/16 00:54:29   5848s] SiteArray: FP blocked sites are writable
[02/16 00:54:29   5848s] Keep-away cache is enable on metals: 1-10
[02/16 00:54:29   5848s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:54:29   5848s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7952.1M, EPOCH TIME: 1771224869.020808
[02/16 00:54:29   5848s] Process 1983 (called=3191 computed=15) wires and vias for routing blockage analysis
[02/16 00:54:29   5848s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.004, MEM:7952.1M, EPOCH TIME: 1771224869.025019
[02/16 00:54:29   5848s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:54:29   5848s] Atter site array init, number of instance map data is 0.
[02/16 00:54:29   5848s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.041, REAL:0.025, MEM:7952.1M, EPOCH TIME: 1771224869.026156
[02/16 00:54:29   5848s] 
[02/16 00:54:29   5848s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:54:29   5848s] 
[02/16 00:54:29   5848s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:54:29   5848s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.050, REAL:0.034, MEM:7952.1M, EPOCH TIME: 1771224869.033941
[02/16 00:54:29   5848s] Begin checking placement ... (start mem=7952.1M, init mem=7952.1M)
[02/16 00:54:29   5848s] Begin checking exclusive groups violation ...
[02/16 00:54:29   5848s] There are 0 groups to check, max #box is 0, total #box is 0
[02/16 00:54:29   5848s] Finished checking exclusive groups violations. Found 0 Vio.
[02/16 00:54:29   5848s] 
[02/16 00:54:29   5848s] Running CheckPlace using 8 threads!...
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s] ...checkPlace MT is done!
[02/16 00:54:29   5849s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7920.1M, EPOCH TIME: 1771224869.252098
[02/16 00:54:29   5849s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.015, REAL:0.015, MEM:7920.1M, EPOCH TIME: 1771224869.267450
[02/16 00:54:29   5849s] *info: Placed = 33560          (Fixed = 42)
[02/16 00:54:29   5849s] *info: Unplaced = 0           
[02/16 00:54:29   5849s] Placement Density:57.06%(73016/127946)
[02/16 00:54:29   5849s] Placement Density (including fixed std cells):57.06%(73016/127946)
[02/16 00:54:29   5849s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:54:29   5849s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:54:29   5849s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5849s] # Resetting pin-track-align track data.
[02/16 00:54:29   5849s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5849s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5849s] Finished checkPlace (total: cpu=0:00:00.9, real=0:00:01.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=7920.1M)
[02/16 00:54:29   5849s] OPERPROF: Finished checkPlace at level 1, CPU:0.951, REAL:0.295, MEM:7920.1M, EPOCH TIME: 1771224869.278304
[02/16 00:54:29   5849s] #optDebug: { P: 45 W: 0201 FE: standard PE: none LDR: 1}
[02/16 00:54:29   5849s]  Initial DC engine is -> aae
[02/16 00:54:29   5849s]  
[02/16 00:54:29   5849s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/16 00:54:29   5849s]  
[02/16 00:54:29   5849s]  
[02/16 00:54:29   5849s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/16 00:54:29   5849s]  
[02/16 00:54:29   5849s] Reset EOS DB
[02/16 00:54:29   5849s] Ignoring AAE DB Resetting ...
[02/16 00:54:29   5849s]  Set Options for AAE Based Opt flow 
[02/16 00:54:29   5849s] *** optDesign -postRoute ***
[02/16 00:54:29   5849s] DRC Margin: user margin 0.0; extra margin 0
[02/16 00:54:29   5849s] Setup Target Slack: user slack 0.02
[02/16 00:54:29   5849s] Hold Target Slack: user slack 0.02
[02/16 00:54:29   5849s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:54:29   5849s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5849s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5849s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7920.1M, EPOCH TIME: 1771224869.311662
[02/16 00:54:29   5849s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5849s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5849s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7920.1M, EPOCH TIME: 1771224869.313305
[02/16 00:54:29   5849s] Max number of tech site patterns supported in site array is 256.
[02/16 00:54:29   5849s] Core basic site is asap7sc7p5t
[02/16 00:54:29   5849s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:54:29   5849s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:54:29   5849s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:54:29   5849s] SiteArray: use 2,969,600 bytes
[02/16 00:54:29   5849s] SiteArray: current memory after site array memory allocation 7952.1M
[02/16 00:54:29   5849s] SiteArray: FP blocked sites are writable
[02/16 00:54:29   5849s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:7952.1M, EPOCH TIME: 1771224869.336471
[02/16 00:54:29   5849s] Process 1983 (called=3191 computed=15) wires and vias for routing blockage analysis
[02/16 00:54:29   5849s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.004, MEM:7952.1M, EPOCH TIME: 1771224869.340689
[02/16 00:54:29   5849s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:54:29   5849s] Atter site array init, number of instance map data is 0.
[02/16 00:54:29   5849s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.046, REAL:0.030, MEM:7952.1M, EPOCH TIME: 1771224869.343345
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:54:29   5849s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.062, REAL:0.045, MEM:7952.1M, EPOCH TIME: 1771224869.357139
[02/16 00:54:29   5849s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:54:29   5849s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:54:29   5849s] Deleting Lib Analyzer.
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s] TimeStamp Deleting Cell Server End ...
[02/16 00:54:29   5849s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:54:29   5849s] Summary for sequential cells identification: 
[02/16 00:54:29   5849s]   Identified SBFF number: 34
[02/16 00:54:29   5849s]   Identified MBFF number: 0
[02/16 00:54:29   5849s]   Identified SB Latch number: 12
[02/16 00:54:29   5849s]   Identified MB Latch number: 0
[02/16 00:54:29   5849s]   Not identified SBFF number: 0
[02/16 00:54:29   5849s]   Not identified MBFF number: 0
[02/16 00:54:29   5849s]   Not identified SB Latch number: 0
[02/16 00:54:29   5849s]   Not identified MB Latch number: 0
[02/16 00:54:29   5849s]   Number of sequential cells which are not FFs: 20
[02/16 00:54:29   5849s]  Visiting view : view_tt
[02/16 00:54:29   5849s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:54:29   5849s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:54:29   5849s]  Visiting view : view_tt
[02/16 00:54:29   5849s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:54:29   5849s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:54:29   5849s] TLC MultiMap info (StdDelay):
[02/16 00:54:29   5849s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:54:29   5849s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:54:29   5849s]  Setting StdDelay to: 6.1ps
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s] TimeStamp Deleting Cell Server End ...
[02/16 00:54:29   5849s] *** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:03.8/0:00:01.7 (2.2), totSession cpu/real = 1:37:29.8/0:37:20.2 (2.6), mem = 7952.1M
[02/16 00:54:29   5849s] 
[02/16 00:54:29   5849s] =============================================================================================
[02/16 00:54:29   5849s]  Step TAT Report : InitOpt #1 / optDesign #7                                    23.14-s088_1
[02/16 00:54:29   5849s] =============================================================================================
[02/16 00:54:29   5849s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:54:29   5849s] ---------------------------------------------------------------------------------------------
[02/16 00:54:29   5849s] [ CellServerInit         ]      2   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.0    0.9
[02/16 00:54:29   5849s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  36.8 % )     0:00:00.6 /  0:00:00.7    1.1
[02/16 00:54:29   5849s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:54:29   5849s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:54:29   5849s] [ CheckPlace             ]      1   0:00:00.3  (  16.9 % )     0:00:00.3 /  0:00:00.9    3.2
[02/16 00:54:29   5849s] [ DetailPlaceInit        ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.3
[02/16 00:54:29   5849s] [ MISC                   ]          0:00:00.7  (  38.2 % )     0:00:00.7 /  0:00:02.0    3.0
[02/16 00:54:29   5849s] ---------------------------------------------------------------------------------------------
[02/16 00:54:29   5849s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:03.8    2.2
[02/16 00:54:29   5849s] ---------------------------------------------------------------------------------------------
[02/16 00:54:29   5849s] Include MVT Delays for Hold Opt
[02/16 00:54:29   5849s] ** INFO : this run is activating 'postRoute' automaton
[02/16 00:54:29   5849s] **INFO: flowCheckPoint #18 InitialSummary
[02/16 00:54:29   5849s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 7952.117M)
[02/16 00:54:29   5849s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/16 00:54:29   5849s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=33560 and nets=36541 using extraction engine 'postRoute' at effort level 'low' .
[02/16 00:54:29   5849s] PostRoute (effortLevel low) RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:54:29   5849s] RC Extraction called in multi-corner(1) mode.
[02/16 00:54:29   5849s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:54:29   5849s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:54:29   5849s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/16 00:54:29   5849s] * Layer Id             : 1 - M1
[02/16 00:54:29   5849s]       Thickness        : 0.6
[02/16 00:54:29   5849s]       Min Width        : 0.072
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] * Layer Id             : 2 - M2
[02/16 00:54:29   5849s]       Thickness        : 0.6
[02/16 00:54:29   5849s]       Min Width        : 0.072
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] * Layer Id             : 3 - M3
[02/16 00:54:29   5849s]       Thickness        : 0.6
[02/16 00:54:29   5849s]       Min Width        : 0.072
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] * Layer Id             : 4 - M4
[02/16 00:54:29   5849s]       Thickness        : 0.6
[02/16 00:54:29   5849s]       Min Width        : 0.096
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] * Layer Id             : 5 - M5
[02/16 00:54:29   5849s]       Thickness        : 0.6
[02/16 00:54:29   5849s]       Min Width        : 0.096
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] * Layer Id             : 6 - M6
[02/16 00:54:29   5849s]       Thickness        : 0.6
[02/16 00:54:29   5849s]       Min Width        : 0.128
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] * Layer Id             : 7 - M7
[02/16 00:54:29   5849s]       Thickness        : 0.6
[02/16 00:54:29   5849s]       Min Width        : 0.128
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] * Layer Id             : 8 - M8
[02/16 00:54:29   5849s]       Thickness        : 0.6
[02/16 00:54:29   5849s]       Min Width        : 0.16
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] * Layer Id             : 9 - M9
[02/16 00:54:29   5849s]       Thickness        : 0.6
[02/16 00:54:29   5849s]       Min Width        : 0.16
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] * Layer Id             : 10 - M10
[02/16 00:54:29   5849s]       Thickness        : 1
[02/16 00:54:29   5849s]       Min Width        : 8
[02/16 00:54:29   5849s]       Layer Dielectric : 4.1
[02/16 00:54:29   5849s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d -maxResLength 200  -basic
[02/16 00:54:29   5849s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/16 00:54:29   5849s]       RC Corner Indexes            0   
[02/16 00:54:29   5849s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:54:29   5849s] Coupling Cap. Scaling Factor : 1.00000 
[02/16 00:54:29   5849s] Resistance Scaling Factor    : 1.00000 
[02/16 00:54:29   5849s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:54:29   5849s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:54:29   5849s] Shrink Factor                : 1.00000
[02/16 00:54:30   5850s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:54:30   5850s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:54:30   5851s] eee: pegSigSF=1.070000
[02/16 00:54:30   5851s] Initializing multi-corner resistance tables ...
[02/16 00:54:30   5851s] eee: Grid unit RC data computation started
[02/16 00:54:30   5851s] eee: Grid unit RC data computation completed
[02/16 00:54:30   5851s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:54:30   5851s] eee: l=2 avDens=0.155856 usedTrk=11700.918403 availTrk=75075.000000 sigTrk=11700.918403
[02/16 00:54:30   5851s] eee: l=3 avDens=0.275027 usedTrk=24071.752170 availTrk=87525.000000 sigTrk=24071.752170
[02/16 00:54:30   5851s] eee: l=4 avDens=0.176469 usedTrk=11395.475963 availTrk=64575.000000 sigTrk=11395.475963
[02/16 00:54:30   5851s] eee: l=5 avDens=0.183093 usedTrk=9289.705463 availTrk=50737.500000 sigTrk=9289.705463
[02/16 00:54:30   5851s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:54:30   5851s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:54:30   5851s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:54:30   5851s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:54:30   5851s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:54:30   5851s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:54:30   5851s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274998 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:54:30   5851s] eee: NetCapCache creation started. (Current Mem: 7952.117M) 
[02/16 00:54:30   5851s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 7952.117M) 
[02/16 00:54:30   5851s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:54:30   5851s] eee: Metal Layers Info:
[02/16 00:54:30   5851s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:54:30   5851s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:54:30   5851s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:54:30   5851s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:54:30   5851s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:54:30   5851s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:54:30   5851s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:54:30   5851s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:54:30   5851s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:54:30   5851s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:54:30   5851s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:54:30   5851s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:54:30   5851s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:54:30   5851s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:54:30   5851s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:54:30   5851s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:54:30   5851s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:54:31   5851s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 7952.1M)
[02/16 00:54:31   5851s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for storing RC.
[02/16 00:54:32   5853s] Extracted 10.0005% (CPU Time= 0:00:02.6  MEM= 7976.1M)
[02/16 00:54:33   5854s] Extracted 20.0006% (CPU Time= 0:00:03.1  MEM= 7976.1M)
[02/16 00:54:33   5854s] Extracted 30.0007% (CPU Time= 0:00:03.6  MEM= 7976.1M)
[02/16 00:54:34   5854s] Extracted 40.0008% (CPU Time= 0:00:04.0  MEM= 7976.1M)
[02/16 00:54:34   5855s] Extracted 50.0008% (CPU Time= 0:00:04.5  MEM= 7976.1M)
[02/16 00:54:35   5856s] Extracted 60.0005% (CPU Time= 0:00:05.2  MEM= 7976.1M)
[02/16 00:54:36   5856s] Extracted 70.0006% (CPU Time= 0:00:05.9  MEM= 7976.1M)
[02/16 00:54:37   5857s] Extracted 80.0007% (CPU Time= 0:00:06.8  MEM= 7976.1M)
[02/16 00:54:37   5858s] Extracted 90.0008% (CPU Time= 0:00:07.7  MEM= 7976.1M)
[02/16 00:54:39   5860s] Extracted 100% (CPU Time= 0:00:09.5  MEM= 7976.1M)
[02/16 00:54:40   5860s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:54:40   5860s] Number of Extracted Resistors     : 558715
[02/16 00:54:40   5860s] Number of Extracted Ground Cap.   : 565567
[02/16 00:54:40   5860s] Number of Extracted Coupling Cap. : 1261008
[02/16 00:54:40   5860s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7952.117M)
[02/16 00:54:40   5860s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 00:54:40   5861s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 7952.1M)
[02/16 00:54:40   5861s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb_Filter.rcdb.d' for storing RC.
[02/16 00:54:41   5862s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 7952.117M)
[02/16 00:54:41   5862s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7952.117M)
[02/16 00:54:41   5862s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7952.117M)
[02/16 00:54:41   5862s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d) for hinst (top) of cell (systolic_top_ARRAY_SIZE8);
[02/16 00:54:41   5862s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=7952.117M)
[02/16 00:54:41   5862s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 0 access done (mem: 7952.117M)
[02/16 00:54:41   5862s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.8  Real Time: 0:00:12.0  MEM: 7952.117M)
[02/16 00:54:41   5863s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7822.3M, EPOCH TIME: 1771224881.860546
[02/16 00:54:41   5863s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:41   5863s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:41   5863s] 
[02/16 00:54:41   5863s] 
[02/16 00:54:41   5863s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:54:41   5863s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.073, REAL:0.064, MEM:7822.3M, EPOCH TIME: 1771224881.924803
[02/16 00:54:41   5863s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:54:41   5863s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:54:41   5863s] ** INFO: Initializing Glitch Interface
[02/16 00:54:41   5863s] **INFO: flowCheckPoint #19 OptimizationHold
[02/16 00:54:41   5863s] GigaOpt Hold Optimizer is used
[02/16 00:54:41   5863s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/16 00:54:41   5863s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 7822.336M)
[02/16 00:54:41   5863s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7822.3M)
[02/16 00:54:41   5863s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:54:42   5863s] eee: pegSigSF=1.070000
[02/16 00:54:42   5863s] Initializing multi-corner resistance tables ...
[02/16 00:54:42   5863s] eee: Grid unit RC data computation started
[02/16 00:54:42   5863s] eee: Grid unit RC data computation completed
[02/16 00:54:42   5863s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:54:42   5863s] eee: l=2 avDens=0.155856 usedTrk=11700.918403 availTrk=75075.000000 sigTrk=11700.918403
[02/16 00:54:42   5863s] eee: l=3 avDens=0.275027 usedTrk=24071.752170 availTrk=87525.000000 sigTrk=24071.752170
[02/16 00:54:42   5863s] eee: l=4 avDens=0.176469 usedTrk=11395.475963 availTrk=64575.000000 sigTrk=11395.475963
[02/16 00:54:42   5863s] eee: l=5 avDens=0.183093 usedTrk=9289.705463 availTrk=50737.500000 sigTrk=9289.705463
[02/16 00:54:42   5863s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:54:42   5863s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:54:42   5863s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:54:42   5863s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:54:42   5863s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:54:42   5863s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:54:42   5863s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274998 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:54:42   5863s] eee: NetCapCache creation started. (Current Mem: 7822.336M) 
[02/16 00:54:42   5863s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 7822.336M) 
[02/16 00:54:42   5863s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:54:42   5863s] eee: Metal Layers Info:
[02/16 00:54:42   5863s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:54:42   5863s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:54:42   5863s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:54:42   5863s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:54:42   5863s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:54:42   5863s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:54:42   5863s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:54:42   5863s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:54:42   5863s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:54:42   5863s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:54:42   5863s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:54:42   5863s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:54:42   5863s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:54:42   5863s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:54:42   5863s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:54:42   5863s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:54:42   5863s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:54:42   5863s] End AAE Lib Interpolated Model. (MEM=4351.351562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:54:42   5863s] 
[02/16 00:54:42   5863s] Creating Lib Analyzer ...
[02/16 00:54:42   5863s] 
[02/16 00:54:42   5863s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:54:42   5863s] Summary for sequential cells identification: 
[02/16 00:54:42   5863s]   Identified SBFF number: 34
[02/16 00:54:42   5863s]   Identified MBFF number: 0
[02/16 00:54:42   5863s]   Identified SB Latch number: 12
[02/16 00:54:42   5863s]   Identified MB Latch number: 0
[02/16 00:54:42   5863s]   Not identified SBFF number: 0
[02/16 00:54:42   5863s]   Not identified MBFF number: 0
[02/16 00:54:42   5863s]   Not identified SB Latch number: 0
[02/16 00:54:42   5863s]   Not identified MB Latch number: 0
[02/16 00:54:42   5863s]   Number of sequential cells which are not FFs: 20
[02/16 00:54:42   5863s]  Visiting view : view_tt
[02/16 00:54:42   5863s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:54:42   5863s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:54:42   5863s]  Visiting view : view_tt
[02/16 00:54:42   5863s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:54:42   5863s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:54:42   5863s] TLC MultiMap info (StdDelay):
[02/16 00:54:42   5863s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:54:42   5863s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:54:42   5863s]  Setting StdDelay to: 6.1ps
[02/16 00:54:42   5863s] 
[02/16 00:54:42   5863s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:54:42   5864s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:54:42   5864s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:54:42   5864s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:54:42   5864s] 
[02/16 00:54:42   5864s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:54:43   5864s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:37:45 mem=7822.3M
[02/16 00:54:43   5865s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:37:45 mem=7822.3M
[02/16 00:54:43   5865s] Creating Lib Analyzer, finished. 
[02/16 00:54:43   5865s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:37:45 mem=7822.3M ***
[02/16 00:54:43   5865s] *** BuildHoldData #1 [begin] (optDesign #7) : totSession cpu/real = 1:37:45.2/0:37:34.7 (2.6), mem = 7822.3M
[02/16 00:54:43   5865s] Effort level <high> specified for reg2reg path_group
[02/16 00:54:44   5868s] 
[02/16 00:54:44   5868s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:54:44   5868s] Deleting Lib Analyzer.
[02/16 00:54:44   5868s] 
[02/16 00:54:44   5868s] TimeStamp Deleting Cell Server End ...
[02/16 00:54:45   5873s] Starting delay calculation for Hold views
[02/16 00:54:46   5873s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:54:46   5873s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:54:46   5873s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:54:46   5874s] #################################################################################
[02/16 00:54:46   5874s] # Design Stage: PostRoute
[02/16 00:54:46   5874s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:54:46   5874s] # Design Mode: 45nm
[02/16 00:54:46   5874s] # Analysis Mode: MMMC OCV 
[02/16 00:54:46   5874s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:54:46   5874s] # Signoff Settings: SI On 
[02/16 00:54:46   5874s] #################################################################################
[02/16 00:54:46   5876s] Setting infinite Tws ...
[02/16 00:54:46   5876s] First Iteration Infinite Tw... 
[02/16 00:54:46   5876s] Calculate late delays in OCV mode...
[02/16 00:54:46   5876s] Calculate early delays in OCV mode...
[02/16 00:54:46   5876s] Topological Sorting (REAL = 0:00:00.0, MEM = 7806.3M, InitMEM = 7806.3M)
[02/16 00:54:46   5876s] Start delay calculation (fullDC) (8 T). (MEM=4354.59)
[02/16 00:54:47   5876s] End AAE Lib Interpolated Model. (MEM=4366.128906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:54:57   5940s] Total number of fetched objects 35615
[02/16 00:54:57   5940s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:54:57   5942s] End Timing Check Calculation. (CPU Time=0:00:01.4, Real Time=0:00:00.0)
[02/16 00:54:57   5942s] End delay calculation. (MEM=4451.53 CPU=0:01:04 REAL=0:00:10.0)
[02/16 00:54:57   5942s] End delay calculation (fullDC). (MEM=4451.53 CPU=0:01:06 REAL=0:00:11.0)
[02/16 00:54:57   5942s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:54:57   5942s] *** CDM Built up (cpu=0:01:08  real=0:00:11.0  mem= 7785.9M) ***
[02/16 00:54:59   5949s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4459.9M)
[02/16 00:54:59   5949s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:54:59   5950s] Loading CTE timing window is completed (CPU = 0:00:01.2, REAL = 0:00:00.0, MEM = 4459.9M)
[02/16 00:54:59   5950s] 
[02/16 00:54:59   5950s] Executing IPO callback for view pruning ..
[02/16 00:54:59   5950s] Starting SI iteration 2
[02/16 00:54:59   5951s] Calculate late delays in OCV mode...
[02/16 00:54:59   5951s] Calculate early delays in OCV mode...
[02/16 00:54:59   5951s] Start delay calculation (fullDC) (8 T). (MEM=4447.14)
[02/16 00:55:00   5951s] End AAE Lib Interpolated Model. (MEM=4447.136719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:55:00   5956s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:55:00   5956s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:55:00   5956s] Total number of fetched objects 35615
[02/16 00:55:00   5956s] AAE_INFO-618: Total number of nets in the design is 36541,  4.7 percent of the nets selected for SI analysis
[02/16 00:55:00   5956s] End delay calculation. (MEM=4487.07 CPU=0:00:04.7 REAL=0:00:00.0)
[02/16 00:55:00   5956s] End delay calculation (fullDC). (MEM=4487.07 CPU=0:00:04.7 REAL=0:00:01.0)
[02/16 00:55:00   5956s] *** CDM Built up (cpu=0:00:04.8  real=0:00:01.0  mem= 7410.1M) ***
[02/16 00:55:02   5962s] *** Done Building Timing Graph (cpu=0:01:29 real=0:00:17.0 totSessionCpu=1:39:23 mem=7408.1M)
[02/16 00:55:03   5965s] 
[02/16 00:55:03   5965s] Active hold views:
[02/16 00:55:03   5965s]  view_tt
[02/16 00:55:03   5965s]   Dominating endpoints: 0
[02/16 00:55:03   5965s]   Dominating TNS: -0.000
[02/16 00:55:03   5965s] 
[02/16 00:55:03   5965s] Done building cte hold timing graph (fixHold) cpu=0:01:40 real=0:00:20.0 totSessionCpu=1:39:26 mem=7440.1M ***
[02/16 00:55:04   5967s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:01:42 real=0:00:21.0 totSessionCpu=1:39:27 mem=7440.1M ***
[02/16 00:55:06   5973s] Starting delay calculation for Setup views
[02/16 00:55:06   5973s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:55:06   5973s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:55:06   5973s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:55:06   5973s] #################################################################################
[02/16 00:55:06   5973s] # Design Stage: PostRoute
[02/16 00:55:06   5973s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:55:06   5973s] # Design Mode: 45nm
[02/16 00:55:06   5973s] # Analysis Mode: MMMC OCV 
[02/16 00:55:06   5973s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:55:06   5973s] # Signoff Settings: SI On 
[02/16 00:55:06   5973s] #################################################################################
[02/16 00:55:07   5975s] Setting infinite Tws ...
[02/16 00:55:07   5975s] First Iteration Infinite Tw... 
[02/16 00:55:07   5975s] Calculate early delays in OCV mode...
[02/16 00:55:07   5975s] Calculate late delays in OCV mode...
[02/16 00:55:07   5975s] Topological Sorting (REAL = 0:00:00.0, MEM = 7286.3M, InitMEM = 7286.3M)
[02/16 00:55:07   5975s] Start delay calculation (fullDC) (8 T). (MEM=4379.45)
[02/16 00:55:07   5976s] End AAE Lib Interpolated Model. (MEM=4396.992188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:55:16   6037s] Total number of fetched objects 35615
[02/16 00:55:16   6037s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:55:17   6039s] End Timing Check Calculation. (CPU Time=0:00:01.9, Real Time=0:00:01.0)
[02/16 00:55:17   6039s] End delay calculation. (MEM=4450.94 CPU=0:01:02 REAL=0:00:10.0)
[02/16 00:55:17   6039s] End delay calculation (fullDC). (MEM=4450.94 CPU=0:01:04 REAL=0:00:10.0)
[02/16 00:55:17   6039s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:55:17   6039s] *** CDM Built up (cpu=0:01:06  real=0:00:11.0  mem= 7793.9M) ***
[02/16 00:55:18   6046s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4458.2M)
[02/16 00:55:18   6046s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:55:18   6047s] Loading CTE timing window is completed (CPU = 0:00:01.2, REAL = 0:00:00.0, MEM = 4458.2M)
[02/16 00:55:18   6047s] 
[02/16 00:55:18   6047s] Executing IPO callback for view pruning ..
[02/16 00:55:18   6047s] Starting SI iteration 2
[02/16 00:55:19   6049s] Calculate early delays in OCV mode...
[02/16 00:55:19   6049s] Calculate late delays in OCV mode...
[02/16 00:55:19   6049s] Start delay calculation (fullDC) (8 T). (MEM=4457.05)
[02/16 00:55:19   6049s] End AAE Lib Interpolated Model. (MEM=4457.050781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:55:21   6062s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:55:21   6062s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:55:21   6062s] Total number of fetched objects 35615
[02/16 00:55:21   6062s] AAE_INFO-618: Total number of nets in the design is 36541,  9.4 percent of the nets selected for SI analysis
[02/16 00:55:21   6062s] End delay calculation. (MEM=4513.88 CPU=0:00:13.7 REAL=0:00:02.0)
[02/16 00:55:21   6062s] End delay calculation (fullDC). (MEM=4513.88 CPU=0:00:13.8 REAL=0:00:02.0)
[02/16 00:55:21   6062s] *** CDM Built up (cpu=0:00:13.8  real=0:00:02.0  mem= 7418.1M) ***
[02/16 00:55:22   6068s] 
[02/16 00:55:22   6068s] Creating Lib Analyzer ...
[02/16 00:55:22   6068s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:55:22   6068s] 
[02/16 00:55:22   6068s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:55:22   6069s] Summary for sequential cells identification: 
[02/16 00:55:22   6069s]   Identified SBFF number: 34
[02/16 00:55:22   6069s]   Identified MBFF number: 0
[02/16 00:55:22   6069s]   Identified SB Latch number: 12
[02/16 00:55:22   6069s]   Identified MB Latch number: 0
[02/16 00:55:22   6069s]   Not identified SBFF number: 0
[02/16 00:55:22   6069s]   Not identified MBFF number: 0
[02/16 00:55:22   6069s]   Not identified SB Latch number: 0
[02/16 00:55:22   6069s]   Not identified MB Latch number: 0
[02/16 00:55:22   6069s]   Number of sequential cells which are not FFs: 20
[02/16 00:55:22   6069s]  Visiting view : view_tt
[02/16 00:55:22   6069s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:55:22   6069s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:55:22   6069s]  Visiting view : view_tt
[02/16 00:55:22   6069s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:55:22   6069s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:55:22   6069s] TLC MultiMap info (StdDelay):
[02/16 00:55:22   6069s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:55:22   6069s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:55:22   6069s]  Setting StdDelay to: 6.1ps
[02/16 00:55:22   6069s] 
[02/16 00:55:22   6069s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:55:22   6069s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:55:22   6069s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:55:22   6069s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:55:22   6069s] 
[02/16 00:55:22   6069s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:55:23   6069s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:41:10 mem=7440.1M
[02/16 00:55:23   6070s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:41:10 mem=7440.1M
[02/16 00:55:23   6070s] Creating Lib Analyzer, finished. 
[02/16 00:55:25   6078s] *** Done Building Timing Graph (cpu=0:01:45 real=0:00:19.0 totSessionCpu=1:41:18 mem=7408.1M)
[02/16 00:55:25   6078s] Done building cte setup timing graph (fixHold) cpu=0:03:33 real=0:00:42.0 totSessionCpu=1:41:18 mem=7408.1M ***
[02/16 00:55:26   6081s] *info: category slack lower bound [L 0.0] default
[02/16 00:55:26   6081s] *info: category slack lower bound [H 0.0] reg2reg 
[02/16 00:55:26   6081s] --------------------------------------------------- 
[02/16 00:55:26   6081s]    Setup Violation Summary with Target Slack (0.020 ns)
[02/16 00:55:26   6081s] --------------------------------------------------- 
[02/16 00:55:26   6081s]          WNS    reg2regWNS
[02/16 00:55:26   6081s]     0.002 ns      0.035 ns
[02/16 00:55:26   6081s] --------------------------------------------------- 
[02/16 00:55:26   6081s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/16 00:55:26   6081s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/16 00:55:26   6081s] Setting latch borrow mode to budget during optimization.
[02/16 00:55:28   6092s] ** INFO: Initializing Glitch Interface
[02/16 00:55:29   6093s]   Timing/DRV Snapshot: (REF)
[02/16 00:55:29   6093s]      Weighted WNS: 0.000
[02/16 00:55:29   6093s]       All  PG WNS: 0.000
[02/16 00:55:29   6093s]       High PG WNS: 0.000
[02/16 00:55:29   6093s]       All  PG TNS: 0.000
[02/16 00:55:29   6093s]       High PG TNS: 0.000
[02/16 00:55:29   6093s]       Low  PG TNS: 0.000
[02/16 00:55:29   6093s]          Tran DRV: 0 (0)
[02/16 00:55:29   6093s]           Cap DRV: 0 (0)
[02/16 00:55:29   6093s]        Fanout DRV: 0 (0)
[02/16 00:55:29   6093s]            Glitch: 0 (0)
[02/16 00:55:29   6093s]    Category Slack: { [L, 0.002] [H, 0.035] }
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:55:29   6093s] Deleting Lib Analyzer.
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] TimeStamp Deleting Cell Server End ...
[02/16 00:55:29   6093s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:55:29   6093s] Summary for sequential cells identification: 
[02/16 00:55:29   6093s]   Identified SBFF number: 34
[02/16 00:55:29   6093s]   Identified MBFF number: 0
[02/16 00:55:29   6093s]   Identified SB Latch number: 12
[02/16 00:55:29   6093s]   Identified MB Latch number: 0
[02/16 00:55:29   6093s]   Not identified SBFF number: 0
[02/16 00:55:29   6093s]   Not identified MBFF number: 0
[02/16 00:55:29   6093s]   Not identified SB Latch number: 0
[02/16 00:55:29   6093s]   Not identified MB Latch number: 0
[02/16 00:55:29   6093s]   Number of sequential cells which are not FFs: 20
[02/16 00:55:29   6093s]  Visiting view : view_tt
[02/16 00:55:29   6093s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:55:29   6093s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:55:29   6093s]  Visiting view : view_tt
[02/16 00:55:29   6093s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:55:29   6093s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:55:29   6093s] TLC MultiMap info (StdDelay):
[02/16 00:55:29   6093s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:55:29   6093s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:55:29   6093s]  Setting StdDelay to: 6.1ps
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] TimeStamp Deleting Cell Server End ...
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] Creating Lib Analyzer ...
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:55:29   6093s] Summary for sequential cells identification: 
[02/16 00:55:29   6093s]   Identified SBFF number: 34
[02/16 00:55:29   6093s]   Identified MBFF number: 0
[02/16 00:55:29   6093s]   Identified SB Latch number: 12
[02/16 00:55:29   6093s]   Identified MB Latch number: 0
[02/16 00:55:29   6093s]   Not identified SBFF number: 0
[02/16 00:55:29   6093s]   Not identified MBFF number: 0
[02/16 00:55:29   6093s]   Not identified SB Latch number: 0
[02/16 00:55:29   6093s]   Not identified MB Latch number: 0
[02/16 00:55:29   6093s]   Number of sequential cells which are not FFs: 20
[02/16 00:55:29   6093s]  Visiting view : view_tt
[02/16 00:55:29   6093s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:55:29   6093s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:55:29   6093s]  Visiting view : view_tt
[02/16 00:55:29   6093s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:55:29   6093s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:55:29   6093s] TLC MultiMap info (StdDelay):
[02/16 00:55:29   6093s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:55:29   6093s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:55:29   6093s]  Setting StdDelay to: 6.1ps
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:55:29   6093s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:55:29   6093s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:55:29   6093s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:55:29   6093s] 
[02/16 00:55:29   6093s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:55:30   6094s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:41:34 mem=7440.1M
[02/16 00:55:30   6094s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:41:35 mem=7440.1M
[02/16 00:55:30   6094s] Creating Lib Analyzer, finished. 
[02/16 00:55:30   6094s] 
[02/16 00:55:30   6094s] *Info: minBufDelay = 8.9 ps, libStdDelay = 6.1 ps, minBufSize = 14929920 (4.0)
[02/16 00:55:30   6094s] *Info: worst delay setup view: view_tt
[02/16 00:55:30   6094s] Footprint list for hold buffering (delay unit: ps)
[02/16 00:55:30   6094s] =================================================================
[02/16 00:55:30   6094s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/16 00:55:30   6094s] ------------------------------------------------------------------
[02/16 00:55:30   6094s] *Info:        8.9       1.00     39.47    4.0  40.36 HB1xp67_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       10.4       1.00     45.11    4.0  45.53 HB1xp67_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       11.8       1.00     14.35    5.0  13.53 BUFx2_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       13.9       1.00     15.89    5.0  15.24 BUFx2_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       22.6       1.00     39.99    5.0  40.91 HB2xp67_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       27.1       1.00     45.11    5.0  46.31 HB2xp67_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       10.6       1.15      9.23    6.0   9.09 BUFx3_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       12.4       1.00     11.28    6.0  10.26 BUFx3_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       30.2       1.00     39.99    6.0  41.64 HB3xp67_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       36.0       1.00     45.63    6.0  47.35 HB3xp67_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       16.3       1.00      7.69    7.0   6.88 BUFx4_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       18.5       1.00      9.23    7.0   7.76 BUFx4_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       38.4       1.20     41.01    7.0  42.49 HB4xp67_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       45.4       1.21     46.65    7.0  48.54 HB4xp67_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       13.8       1.07      6.15    8.0   5.53 BUFx5_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       15.6       1.00      7.18    8.0   6.24 BUFx5_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       11.3       1.11      7.18    8.0   6.82 BUFx4f_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       13.3       1.11      8.20    8.0   7.67 BUFx4f_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       11.0       1.00      5.13   10.0   4.63 BUFx6f_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       11.8       1.08      5.64   10.0   5.20 BUFx6f_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       15.6       1.00      4.61   12.0   3.53 BUFx8_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       17.6       1.00      5.64   12.0   3.97 BUFx8_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       14.0       1.00      4.10   14.0   2.89 BUFx10_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       15.2       1.05      4.61   14.0   3.23 BUFx10_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       15.7       1.00      3.59   16.0   2.49 BUFx12_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       16.8       1.04      4.10   16.0   2.78 BUFx12_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       11.7       1.04      3.59   18.0   2.47 BUFx12f_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       13.0       1.08      4.10   18.0   2.74 BUFx12f_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       13.0       1.05      2.56   22.0   1.97 BUFx16f_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       14.8       1.06      2.56   22.0   2.16 BUFx16f_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] *Info:       16.6       1.03      2.05   30.0   1.60 BUFx24_ASAP7_75t_SL (A,Y)
[02/16 00:55:30   6094s] *Info:       18.5       1.04      2.05   30.0   1.72 BUFx24_ASAP7_75t_L (A,Y)
[02/16 00:55:30   6094s] =================================================================
[02/16 00:55:30   6094s] 
[02/16 00:55:30   6094s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:55:30   6094s] Deleting Lib Analyzer.
[02/16 00:55:30   6094s] 
[02/16 00:55:30   6094s] TimeStamp Deleting Cell Server End ...
[02/16 00:55:30   6094s] 
[02/16 00:55:30   6094s] Creating Lib Analyzer ...
[02/16 00:55:30   6094s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 00:55:30   6094s] 
[02/16 00:55:30   6094s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:55:30   6094s] Summary for sequential cells identification: 
[02/16 00:55:30   6094s]   Identified SBFF number: 34
[02/16 00:55:30   6094s]   Identified MBFF number: 0
[02/16 00:55:30   6094s]   Identified SB Latch number: 12
[02/16 00:55:30   6094s]   Identified MB Latch number: 0
[02/16 00:55:30   6094s]   Not identified SBFF number: 0
[02/16 00:55:30   6094s]   Not identified MBFF number: 0
[02/16 00:55:30   6094s]   Not identified SB Latch number: 0
[02/16 00:55:30   6094s]   Not identified MB Latch number: 0
[02/16 00:55:30   6094s]   Number of sequential cells which are not FFs: 20
[02/16 00:55:30   6094s]  Visiting view : view_tt
[02/16 00:55:30   6094s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:55:30   6094s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:55:30   6094s]  Visiting view : view_tt
[02/16 00:55:30   6094s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:55:30   6094s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:55:30   6094s] TLC MultiMap info (StdDelay):
[02/16 00:55:30   6094s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:55:30   6094s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:55:30   6094s]  Setting StdDelay to: 6.1ps
[02/16 00:55:30   6094s] 
[02/16 00:55:30   6094s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:55:30   6094s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/16 00:55:30   6094s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/16 00:55:30   6094s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/16 00:55:30   6094s] 
[02/16 00:55:30   6094s] {RT rc_typical 0 2 7  {5 0} 1}
[02/16 00:55:30   6095s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:41:35 mem=7440.1M
[02/16 00:55:31   6095s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:41:35 mem=7440.1M
[02/16 00:55:31   6095s] Creating Lib Analyzer, finished. 
[02/16 00:55:31   6095s] Hold Timer stdDelay =  6.1ps
[02/16 00:55:31   6095s]  Visiting view : view_tt
[02/16 00:55:31   6095s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:55:31   6095s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:55:31   6095s] Hold Timer stdDelay =  6.1ps (view_tt)
[02/16 00:55:31   6095s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7440.1M, EPOCH TIME: 1771224931.137995
[02/16 00:55:31   6095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:31   6095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:31   6095s] 
[02/16 00:55:31   6095s] 
[02/16 00:55:31   6095s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:55:31   6095s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.039, REAL:0.034, MEM:7440.1M, EPOCH TIME: 1771224931.172123
[02/16 00:55:31   6095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:55:31   6095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:31   6095s] ** INFO: Initializing Glitch Interface
[02/16 00:55:31   6096s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.055  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.116  |  0.116  |  0.435  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:55:31   6096s] **optDesign ... cpu = 0:04:11, real = 0:01:04, mem = 4480.6M, totSessionCpu=1:41:37 **
[02/16 00:55:31   6096s] Begin: Collecting metrics
[02/16 00:55:31   6097s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.055 | 0.022 |   0 |       57.07 | 0:00:48  |        7440 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[02/16 00:55:31   6097s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4480.6M, current mem=4480.6M)

[02/16 00:55:31   6097s] End: Collecting metrics
[02/16 00:55:31   6097s] *** BuildHoldData #1 [finish] (optDesign #7) : cpu/real = 0:03:51.9/0:00:48.1 (4.8), totSession cpu/real = 1:41:37.2/0:38:22.7 (2.6), mem = 7440.1M
[02/16 00:55:31   6097s] 
[02/16 00:55:31   6097s] =============================================================================================
[02/16 00:55:31   6097s]  Step TAT Report : BuildHoldData #1 / optDesign #7                              23.14-s088_1
[02/16 00:55:31   6097s] =============================================================================================
[02/16 00:55:31   6097s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:55:31   6097s] ---------------------------------------------------------------------------------------------
[02/16 00:55:31   6097s] [ ViewPruning            ]      7   0:00:02.4  (   4.9 % )     0:00:03.5 /  0:00:11.9    3.4
[02/16 00:55:31   6097s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:00.6 /  0:00:01.4    2.5
[02/16 00:55:31   6097s] [ MetricReport           ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:55:31   6097s] [ DrvReport              ]      2   0:00:01.0  (   2.0 % )     0:00:01.0 /  0:00:02.4    2.5
[02/16 00:55:31   6097s] [ SlackTraversorInit     ]      3   0:00:00.4  (   0.8 % )     0:00:01.0 /  0:00:02.8    2.9
[02/16 00:55:31   6097s] [ CellServerInit         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/16 00:55:31   6097s] [ LibAnalyzerInit        ]      2   0:00:01.8  (   3.7 % )     0:00:01.8 /  0:00:01.8    1.0
[02/16 00:55:31   6097s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:55:31   6097s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/16 00:55:31   6097s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:55:31   6097s] [ HoldTimerNodeList      ]      1   0:00:00.9  (   1.8 % )     0:00:00.9 /  0:00:00.8    1.0
[02/16 00:55:31   6097s] [ UpdateTimingGraph      ]      4   0:00:06.1  (  12.7 % )     0:00:35.7 /  0:03:14.6    5.4
[02/16 00:55:31   6097s] [ FullDelayCalc          ]      4   0:00:24.9  (  51.9 % )     0:00:24.9 /  0:02:32.6    6.1
[02/16 00:55:31   6097s] [ TimingUpdate           ]      9   0:00:05.0  (  10.5 % )     0:00:05.0 /  0:00:28.2    5.6
[02/16 00:55:31   6097s] [ TimingReport           ]      2   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:01.4    2.1
[02/16 00:55:31   6097s] [ IncrTimingUpdate       ]      4   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:02.4    3.9
[02/16 00:55:31   6097s] [ MISC                   ]          0:00:03.9  (   8.1 % )     0:00:03.9 /  0:00:14.8    3.8
[02/16 00:55:31   6097s] ---------------------------------------------------------------------------------------------
[02/16 00:55:31   6097s]  BuildHoldData #1 TOTAL             0:00:48.1  ( 100.0 % )     0:00:48.1 /  0:03:51.9    4.8
[02/16 00:55:31   6097s] ---------------------------------------------------------------------------------------------
[02/16 00:55:31   6097s] *** HoldOpt #1 [begin] (optDesign #7) : totSession cpu/real = 1:41:37.2/0:38:22.7 (2.6), mem = 7440.1M
[02/16 00:55:31   6097s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.156106.42
[02/16 00:55:31   6097s] #optDebug: Start CG creation (mem=7440.1M)
[02/16 00:55:31   6097s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:55:32   6097s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/16 00:55:32   6097s] ToF 291.6977um
[02/16 00:55:32   6097s] (cpu=0:00:00.8, mem=7440.1M)
[02/16 00:55:32   6097s]  ...processing cgPrt (cpu=0:00:00.8, mem=7440.1M)
[02/16 00:55:32   6097s]  ...processing cgEgp (cpu=0:00:00.8, mem=7440.1M)
[02/16 00:55:32   6097s]  ...processing cgPbk (cpu=0:00:00.8, mem=7440.1M)
[02/16 00:55:32   6097s]  ...processing cgNrb(cpu=0:00:00.8, mem=7440.1M)
[02/16 00:55:32   6097s]  ...processing cgObs (cpu=0:00:00.8, mem=7440.1M)
[02/16 00:55:32   6097s]  ...processing cgCon (cpu=0:00:00.8, mem=7440.1M)
[02/16 00:55:32   6097s]  ...processing cgPdm (cpu=0:00:00.8, mem=7440.1M)
[02/16 00:55:32   6097s] #optDebug: Finish CG creation (cpu=0:00:00.8, mem=7440.1M)
[02/16 00:55:33   6098s] 
[02/16 00:55:33   6098s] Active Setup views: view_tt 
[02/16 00:55:33   6098s] HoldSingleBuffer minRootGain=4
[02/16 00:55:33   6098s] HoldSingleBuffer minRootGain=4
[02/16 00:55:33   6098s] HoldSingleBuffer minRootGain=4
[02/16 00:55:33   6098s] HoldSingleBuffer minRootGain=4
[02/16 00:55:33   6098s] *info: Run optDesign holdfix with 8 threads.
[02/16 00:55:33   6098s] Info: 85 clock nets excluded from IPO operation.
[02/16 00:55:33   6099s] --------------------------------------------------- 
[02/16 00:55:33   6099s]    Hold Timing Summary  - Initial 
[02/16 00:55:33   6099s] --------------------------------------------------- 
[02/16 00:55:33   6099s]  Target slack:       0.0200 ns
[02/16 00:55:33   6099s]  View: view_tt 
[02/16 00:55:33   6099s]    WNS:       0.1156  >>>  WNS:       0.0956 with TargetSlack
[02/16 00:55:33   6099s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[02/16 00:55:33   6099s]    VP :            0  >>>  VP:            0  with TargetSlack
[02/16 00:55:33   6099s]    Worst hold path end point: u_skew_b_gen_skew_channel[6].with_delay.sr_reg[1][5]/D
[02/16 00:55:33   6099s] --------------------------------------------------- 
[02/16 00:55:33   6099s] *** Hold timing is met. Hold fixing is not needed 
[02/16 00:55:33   6099s] **INFO: total 0 insts, 0 nets marked don't touch
[02/16 00:55:33   6099s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/16 00:55:33   6099s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/16 00:55:33   6099s]    Hold Timing Snapshot:
[02/16 00:55:33   6099s]              All PG WNS: 0.000
[02/16 00:55:33   6099s]              All PG TNS: 0.000
[02/16 00:55:33   6099s] Begin: Collecting metrics
[02/16 00:55:34   6099s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.055 | 0.022 |   0 |       57.07 | 0:00:48  |        7440 |    0 |   0 |
| hold_fixing     |           |       |     |             | 0:00:03  |        7536 |      |     |
 ----------------------------------------------------------------------------------------------- 
[02/16 00:55:34   6099s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4555.0M, current mem=4555.0M)

[02/16 00:55:34   6099s] End: Collecting metrics
[02/16 00:55:34   6099s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.156106.42
[02/16 00:55:34   6099s] *** HoldOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 1:41:39.3/0:38:24.9 (2.6), mem = 7440.1M
[02/16 00:55:34   6099s] 
[02/16 00:55:34   6099s] =============================================================================================
[02/16 00:55:34   6099s]  Step TAT Report : HoldOpt #1 / optDesign #7                                    23.14-s088_1
[02/16 00:55:34   6099s] =============================================================================================
[02/16 00:55:34   6099s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:55:34   6099s] ---------------------------------------------------------------------------------------------
[02/16 00:55:34   6099s] [ MetricReport           ]      1   0:00:00.3  (  12.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/16 00:55:34   6099s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:55:34   6099s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/16 00:55:34   6099s] [ ChannelGraphInit       ]      1   0:00:00.8  (  34.5 % )     0:00:00.8 /  0:00:00.8    1.0
[02/16 00:55:34   6099s] [ MISC                   ]          0:00:01.2  (  53.0 % )     0:00:01.2 /  0:00:01.2    1.0
[02/16 00:55:34   6099s] ---------------------------------------------------------------------------------------------
[02/16 00:55:34   6099s]  HoldOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[02/16 00:55:34   6099s] ---------------------------------------------------------------------------------------------
[02/16 00:55:34   6099s] Running postRoute recovery in preEcoRoute mode
[02/16 00:55:34   6099s] **optDesign ... cpu = 0:04:13, real = 0:01:07, mem = 4546.1M, totSessionCpu=1:41:39 **
[02/16 00:55:34   6099s] ** INFO: Initializing Glitch Interface
[02/16 00:55:34   6100s]   DRV Snapshot: (TGT)
[02/16 00:55:34   6100s]          Tran DRV: 0 (0)
[02/16 00:55:34   6100s]           Cap DRV: 0 (0)
[02/16 00:55:34   6100s]        Fanout DRV: 0 (0)
[02/16 00:55:34   6100s]            Glitch: 0 (0)
[02/16 00:55:34   6100s] Checking DRV degradation...
[02/16 00:55:34   6100s] 
[02/16 00:55:34   6100s] Recovery Manager:
[02/16 00:55:34   6100s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:55:34   6100s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:55:34   6100s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:55:34   6100s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/16 00:55:34   6100s] 
[02/16 00:55:34   6100s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/16 00:55:34   6100s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=7440.12M, totSessionCpu=1:41:40).
[02/16 00:55:34   6100s] **optDesign ... cpu = 0:04:15, real = 0:01:07, mem = 4546.0M, totSessionCpu=1:41:40 **
[02/16 00:55:34   6100s] 
[02/16 00:55:34   6100s] ** INFO: Initializing Glitch Interface
[02/16 00:55:35   6101s]   DRV Snapshot: (REF)
[02/16 00:55:35   6101s]          Tran DRV: 0 (0)
[02/16 00:55:35   6101s]           Cap DRV: 0 (0)
[02/16 00:55:35   6101s]        Fanout DRV: 0 (0)
[02/16 00:55:35   6101s]            Glitch: 0 (0)
[02/16 00:55:35   6101s] Running refinePlace -preserveRouting true -hardFence false
[02/16 00:55:35   6101s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:7440.1M, EPOCH TIME: 1771224935.017753
[02/16 00:55:35   6101s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:7440.1M, EPOCH TIME: 1771224935.017868
[02/16 00:55:35   6101s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7440.1M, EPOCH TIME: 1771224935.017965
[02/16 00:55:35   6101s] Processing tracks to init pin-track alignment.
[02/16 00:55:35   6101s] z: 1, totalTracks: 0
[02/16 00:55:35   6101s] z: 3, totalTracks: 1
[02/16 00:55:35   6101s] z: 5, totalTracks: 1
[02/16 00:55:35   6101s] z: 7, totalTracks: 1
[02/16 00:55:35   6101s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:55:35   6101s] #spOpts: rpCkHalo=4 
[02/16 00:55:35   6101s] Initializing Route Infrastructure for color support ...
[02/16 00:55:35   6101s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7440.1M, EPOCH TIME: 1771224935.018239
[02/16 00:55:35   6101s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:7440.1M, EPOCH TIME: 1771224935.018887
[02/16 00:55:35   6101s] Route Infrastructure Initialized for color support successfully.
[02/16 00:55:35   6101s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7440.1M, EPOCH TIME: 1771224935.054694
[02/16 00:55:35   6101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:35   6101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:35   6101s] Processing tracks to init pin-track alignment.
[02/16 00:55:35   6101s] z: 1, totalTracks: 0
[02/16 00:55:35   6101s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:55:35   6101s] z: 3, totalTracks: 1
[02/16 00:55:35   6101s] z: 5, totalTracks: 1
[02/16 00:55:35   6101s] z: 7, totalTracks: 1
[02/16 00:55:35   6101s] 
[02/16 00:55:35   6101s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:55:35   6101s] 
[02/16 00:55:35   6101s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:55:35   6101s] 
[02/16 00:55:35   6101s]  Skipping Bad Lib Cell Checking (CMU) !
[02/16 00:55:35   6101s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.057, REAL:0.048, MEM:7440.1M, EPOCH TIME: 1771224935.102274
[02/16 00:55:35   6101s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7440.1M, EPOCH TIME: 1771224935.102463
[02/16 00:55:35   6101s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7440.1M, EPOCH TIME: 1771224935.102807
[02/16 00:55:35   6101s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7440.1MB).
[02/16 00:55:35   6101s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.108, REAL:0.099, MEM:7440.1M, EPOCH TIME: 1771224935.117441
[02/16 00:55:35   6101s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.108, REAL:0.100, MEM:7440.1M, EPOCH TIME: 1771224935.117505
[02/16 00:55:35   6101s] TDRefine: refinePlace mode is spiral
[02/16 00:55:35   6101s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/16 00:55:35   6101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.156106.20
[02/16 00:55:35   6101s] OPERPROF:   Starting Refine-Place at level 2, MEM:7440.1M, EPOCH TIME: 1771224935.123158
[02/16 00:55:35   6101s] *** Starting refinePlace (1:41:42 mem=7440.1M) ***
[02/16 00:55:35   6101s] Total net bbox length = 4.914e+05 (1.862e+05 3.052e+05) (ext = 3.012e+04)
[02/16 00:55:35   6101s] 
[02/16 00:55:35   6101s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:55:35   6101s] 
[02/16 00:55:35   6101s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:55:35   6101s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:7440.1M, EPOCH TIME: 1771224935.176575
[02/16 00:55:35   6101s] # Found 42 legal fixed insts to color.
[02/16 00:55:35   6101s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.012, REAL:0.012, MEM:7440.1M, EPOCH TIME: 1771224935.188456
[02/16 00:55:35   6101s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7440.1M, EPOCH TIME: 1771224935.297906
[02/16 00:55:35   6101s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.005, REAL:0.005, MEM:7440.1M, EPOCH TIME: 1771224935.303183
[02/16 00:55:35   6101s] Set min layer with design mode ( 2 )
[02/16 00:55:35   6101s] Set max layer with design mode ( 7 )
[02/16 00:55:35   6101s] Set min layer with design mode ( 2 )
[02/16 00:55:35   6101s] Set max layer with design mode ( 7 )
[02/16 00:55:35   6101s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7440.1M, EPOCH TIME: 1771224935.331575
[02/16 00:55:35   6101s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.005, REAL:0.006, MEM:7440.1M, EPOCH TIME: 1771224935.337100
[02/16 00:55:35   6101s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:7440.1M, EPOCH TIME: 1771224935.337321
[02/16 00:55:35   6101s] Starting refinePlace ...
[02/16 00:55:35   6101s] Set min layer with design mode ( 2 )
[02/16 00:55:35   6101s] Set max layer with design mode ( 7 )
[02/16 00:55:35   6101s] One DDP V2 for no tweak run.
[02/16 00:55:35   6102s] Set min layer with design mode ( 2 )
[02/16 00:55:35   6102s] Set max layer with design mode ( 7 )
[02/16 00:55:35   6102s] DDP initSite1 nrRow 331 nrJob 331
[02/16 00:55:35   6102s] DDP markSite nrRow 331 nrJob 331
[02/16 00:55:35   6102s]   Spread Effort: high, post-route mode, useDDP on.
[02/16 00:55:35   6102s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=7440.1MB) @(1:41:42 - 1:41:42).
[02/16 00:55:35   6102s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:55:35   6102s] wireLenOptFixPriorityInst 4466 inst fixed
[02/16 00:55:35   6102s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:55:35   6102s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=7440.1MB) @(1:41:42 - 1:41:42).
[02/16 00:55:35   6102s] 
[02/16 00:55:35   6102s]  === Spiral for Logical I: (movable: 33518) ===
[02/16 00:55:35   6102s] 
[02/16 00:55:35   6102s] Running Spiral MT with 8 threads  fetchWidth=256 
[02/16 00:55:36   6105s] 
[02/16 00:55:36   6105s]  Info: 0 filler has been deleted!
[02/16 00:55:36   6105s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/16 00:55:36   6105s] [CPU] RefinePlace/Spiral (cpu=0:00:01.2, real=0:00:00.0)
[02/16 00:55:36   6105s] [CPU] RefinePlace/Commit (cpu=0:00:01.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/16 00:55:36   6105s] [CPU] RefinePlace/Legalization (cpu=0:00:03.2, real=0:00:01.0, mem=7408.1MB) @(1:41:42 - 1:41:45).
[02/16 00:55:36   6105s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:55:36   6105s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/16 00:55:36   6105s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:01.0 MEM: 7408.1MB
[02/16 00:55:36   6105s] Statistics of distance of Instance movement in refine placement:
[02/16 00:55:36   6105s]   maximum (X+Y) =         0.00 um
[02/16 00:55:36   6105s]   mean    (X+Y) =         0.00 um
[02/16 00:55:36   6105s] Summary Report:
[02/16 00:55:36   6105s] Instances move: 0 (out of 33518 movable)
[02/16 00:55:36   6105s] Instances flipped: 0
[02/16 00:55:36   6105s] Mean displacement: 0.00 um
[02/16 00:55:36   6105s] Max displacement: 0.00 um 
[02/16 00:55:36   6105s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/16 00:55:36   6105s] Total instances moved : 0
[02/16 00:55:36   6105s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:3.621, REAL:1.633, MEM:7408.1M, EPOCH TIME: 1771224936.970469
[02/16 00:55:37   6105s] Total net bbox length = 4.914e+05 (1.862e+05 3.052e+05) (ext = 3.012e+04)
[02/16 00:55:37   6105s] Runtime: CPU: 0:00:03.8 REAL: 0:00:01.0 MEM: 7408.1MB
[02/16 00:55:37   6105s] [CPU] RefinePlace/total (cpu=0:00:03.8, real=0:00:01.0, mem=7408.1MB) @(1:41:42 - 1:41:46).
[02/16 00:55:37   6105s] *** Finished refinePlace (1:41:46 mem=7408.1M) ***
[02/16 00:55:37   6105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.156106.20
[02/16 00:55:37   6105s] OPERPROF:   Finished Refine-Place at level 2, CPU:3.879, REAL:1.893, MEM:7408.1M, EPOCH TIME: 1771224937.016103
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[02/16 00:55:37   6105s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/16 00:55:37   6105s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:7408.1M, EPOCH TIME: 1771224937.020344
[02/16 00:55:37   6105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33560).
[02/16 00:55:37   6105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:37   6105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:37   6105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:37   6105s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.266, REAL:0.068, MEM:7440.1M, EPOCH TIME: 1771224937.088044
[02/16 00:55:37   6105s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:4.263, REAL:2.070, MEM:7440.1M, EPOCH TIME: 1771224937.088191
[02/16 00:55:37   6105s] Latch borrow mode reset to max_borrow
[02/16 00:55:39   6118s] **INFO: flowCheckPoint #20 FinalSummary
[02/16 00:55:39   6118s] OPTC: user 20.0
[02/16 00:55:39   6118s] Reported timing to dir ./timingReports
[02/16 00:55:39   6118s] **optDesign ... cpu = 0:04:33, real = 0:01:12, mem = 4543.1M, totSessionCpu=1:41:59 **
[02/16 00:55:39   6119s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7400.1M, EPOCH TIME: 1771224939.546197
[02/16 00:55:39   6119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:39   6119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:39   6119s] 
[02/16 00:55:39   6119s] 
[02/16 00:55:39   6119s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:55:39   6119s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.057, REAL:0.051, MEM:7400.1M, EPOCH TIME: 1771224939.596993
[02/16 00:55:39   6119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:55:39   6119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:55:39   6119s] Saving timing graph ...
[02/16 00:55:40   6126s] TG backup dir: /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/opt_timing_graph_cTDhsX
[02/16 00:55:40   6126s] Disk Usage:
[02/16 00:55:40   6126s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/16 00:55:40   6126s] /dev/mapper/rhel-home 412642448 373100368  39542080  91% /home
[02/16 00:55:41   6128s] Done save timing graph
[02/16 00:55:41   6128s] Disk Usage:
[02/16 00:55:41   6128s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/16 00:55:41   6128s] /dev/mapper/rhel-home 412642448 373372932  39269516  91% /home
[02/16 00:55:41   6128s] 
[02/16 00:55:41   6128s] TimeStamp Deleting Cell Server Begin ...
[02/16 00:55:41   6128s] 
[02/16 00:55:41   6128s] TimeStamp Deleting Cell Server End ...
[02/16 00:55:42   6133s] Starting delay calculation for Hold views
[02/16 00:55:43   6134s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:55:43   6134s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:55:43   6134s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:55:43   6134s] #################################################################################
[02/16 00:55:43   6134s] # Design Stage: PostRoute
[02/16 00:55:43   6134s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:55:43   6134s] # Design Mode: 45nm
[02/16 00:55:43   6134s] # Analysis Mode: MMMC OCV 
[02/16 00:55:43   6134s] # Parasitics Mode: SPEF/RCDB 
[02/16 00:55:43   6134s] # Signoff Settings: SI On 
[02/16 00:55:43   6134s] #################################################################################
[02/16 00:55:43   6136s] Setting infinite Tws ...
[02/16 00:55:43   6136s] First Iteration Infinite Tw... 
[02/16 00:55:43   6136s] Calculate late delays in OCV mode...
[02/16 00:55:43   6136s] Calculate early delays in OCV mode...
[02/16 00:55:43   6136s] Topological Sorting (REAL = 0:00:00.0, MEM = 7254.3M, InitMEM = 7254.3M)
[02/16 00:55:43   6136s] Start delay calculation (fullDC) (8 T). (MEM=4690.3)
[02/16 00:55:44   6136s] End AAE Lib Interpolated Model. (MEM=4708.589844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:55:54   6200s] Total number of fetched objects 35615
[02/16 00:55:54   6200s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:55:55   6201s] End Timing Check Calculation. (CPU Time=0:00:01.4, Real Time=0:00:01.0)
[02/16 00:55:55   6201s] End delay calculation. (MEM=4733.09 CPU=0:01:03 REAL=0:00:11.0)
[02/16 00:55:55   6201s] End delay calculation (fullDC). (MEM=4733.09 CPU=0:01:05 REAL=0:00:12.0)
[02/16 00:55:55   6201s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:55:55   6201s] *** CDM Built up (cpu=0:01:07  real=0:00:12.0  mem= 7785.9M) ***
[02/16 00:55:56   6209s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4739.2M)
[02/16 00:55:56   6209s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:55:56   6210s] Loading CTE timing window is completed (CPU = 0:00:01.1, REAL = 0:00:00.0, MEM = 4739.2M)
[02/16 00:55:56   6210s] Starting SI iteration 2
[02/16 00:55:57   6211s] Calculate late delays in OCV mode...
[02/16 00:55:57   6211s] Calculate early delays in OCV mode...
[02/16 00:55:57   6211s] Start delay calculation (fullDC) (8 T). (MEM=4518.38)
[02/16 00:55:57   6211s] End AAE Lib Interpolated Model. (MEM=4518.378906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:55:58   6215s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:55:58   6215s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:55:58   6215s] Total number of fetched objects 35615
[02/16 00:55:58   6215s] AAE_INFO-618: Total number of nets in the design is 36541,  4.7 percent of the nets selected for SI analysis
[02/16 00:55:58   6215s] End delay calculation. (MEM=4558.75 CPU=0:00:04.4 REAL=0:00:01.0)
[02/16 00:55:58   6215s] End delay calculation (fullDC). (MEM=4558.75 CPU=0:00:04.5 REAL=0:00:01.0)
[02/16 00:55:58   6215s] *** CDM Built up (cpu=0:00:04.6  real=0:00:01.0  mem= 7410.1M) ***
[02/16 00:55:59   6222s] *** Done Building Timing Graph (cpu=0:01:29 real=0:00:17.0 totSessionCpu=1:43:42 mem=7408.1M)
[02/16 00:56:01   6228s] Restoring timing graph ...
[02/16 00:56:03   6230s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/16 00:56:03   6230s] Done restore timing graph
[02/16 00:56:03   6231s] ** INFO: Initializing Glitch Interface
[02/16 00:56:05   6233s] ** INFO: Initializing Glitch Interface
[02/16 00:56:06   6234s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tt 
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.055  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.116  |  0.116  |  0.435  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4682   |  4424   |  1283   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.068%
------------------------------------------------------------------

[02/16 00:56:06   6234s] *** Final Summary (holdfix) CPU=0:01:56, REAL=0:00:27.0, MEM=7983.0M
[02/16 00:56:06   6234s] Begin: Collecting metrics
[02/16 00:56:06   6234s] **INFO: Starting Blocking QThread with 8 CPU
[02/16 00:56:06   6234s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 00:56:06   6234s] Multi-CPU acceleration using 8 CPU(s).
[02/16 00:56:06      0s] *** QThread MetricCollect [begin] (optDesign #7) : mem = 1.0M
[02/16 00:56:06      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/16 00:56:06      0s] 
[02/16 00:56:06      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4735.0M, current mem=3738.5M)
[02/16 00:56:07      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3825.9M, current mem=3752.9M)
[02/16 00:56:07      1s] *** QThread MetricCollect [finish] (optDesign #7) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 1.0M
[02/16 00:56:07      1s] 
[02/16 00:56:07      1s] =============================================================================================
[02/16 00:56:07      1s]  Step TAT Report : QThreadWorker #1 / optDesign #7                              23.14-s088_1
[02/16 00:56:07      1s] =============================================================================================
[02/16 00:56:07      1s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:56:07      1s] ---------------------------------------------------------------------------------------------
[02/16 00:56:07      1s] [ MISC                   ]          0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[02/16 00:56:07      1s] ---------------------------------------------------------------------------------------------
[02/16 00:56:07      1s]  QThreadWorker #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[02/16 00:56:07      1s] ---------------------------------------------------------------------------------------------

[02/16 00:56:07   6234s]  
_______________________________________________________________________
[02/16 00:56:07   6235s]  ----------------------------------------------------------------------------------------------- 
[02/16 00:56:07   6235s] | Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
[02/16 00:56:07   6235s] |                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
[02/16 00:56:07   6235s] |-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
[02/16 00:56:07   6235s] | initial_summary |     0.055 | 0.022 |   0 |       57.07 | 0:00:48  |        7440 |    0 |   0 |
[02/16 00:56:07   6235s] | hold_fixing     |           |       |     |             | 0:00:03  |        7536 |      |     |
[02/16 00:56:07   6235s] | final_summary   |     0.055 | 0.022 |   0 |       57.07 | 0:00:28  |        7983 |    0 |   0 |
[02/16 00:56:07   6235s]  ----------------------------------------------------------------------------------------------- 
[02/16 00:56:07   6235s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4735.0M, current mem=4503.4M)

[02/16 00:56:08   6235s] End: Collecting metrics
[02/16 00:56:08   6235s] **optDesign ... cpu = 0:06:29, real = 0:01:41, mem = 4503.4M, totSessionCpu=1:43:55 **
[02/16 00:56:08   6235s]  ReSet Options after AAE Based Opt flow 
[02/16 00:56:08   6235s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/16 00:56:08   6235s] *** Finished optDesign ***
[02/16 00:56:08   6235s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:56:08   6235s] UM:*                                                                   final
[02/16 00:56:08   6235s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/16 00:56:08   6235s] UM:*                                                                   opt_design_postroute_hold
[02/16 00:56:08   6235s] Info: Summary of CRR changes:
[02/16 00:56:08   6235s]       - Timing transform commits:       0
[02/16 00:56:08   6235s] 
[02/16 00:56:08   6235s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:29 real=  0:01:41)
[02/16 00:56:08   6235s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:56:08   6235s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:13.4 real=0:00:12.5)
[02/16 00:56:08   6235s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:56:08   6235s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:04:16 real=0:00:57.4)
[02/16 00:56:08   6235s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 00:56:08   6235s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7983.0M)
[02/16 00:56:08   6235s] Info: Destroy the CCOpt slew target map.
[02/16 00:56:08   6235s] 
[02/16 00:56:08   6235s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:56:08   6235s] Severity  ID               Count  Summary                                  
[02/16 00:56:08   6235s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[02/16 00:56:08   6235s] WARNING   IMPEXT-3518          1  The lower process node is set (using com...
[02/16 00:56:08   6235s] WARNING   IMPEXT-3032          1  Because the cap table file was not provi...
[02/16 00:56:08   6235s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[02/16 00:56:08   6235s] *** Message Summary: 4 warning(s), 0 error(s)
[02/16 00:56:08   6235s] 
[02/16 00:56:08   6235s] clean pInstBBox. size 0
[02/16 00:56:08   6235s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:56:08   6235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:56:08   6235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:56:08   6235s] Info: pop threads available for lower-level modules during optimization.
[02/16 00:56:08   6235s] *** optDesign #7 [finish] () : cpu/real = 0:06:29.7/0:01:40.9 (3.9), totSession cpu/real = 1:43:55.7/0:38:59.3 (2.7), mem = 7975.0M
[02/16 00:56:08   6235s] 
[02/16 00:56:08   6235s] =============================================================================================
[02/16 00:56:08   6235s]  Final TAT Report : optDesign #7                                                23.14-s088_1
[02/16 00:56:08   6235s] =============================================================================================
[02/16 00:56:08   6235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/16 00:56:08   6235s] ---------------------------------------------------------------------------------------------
[02/16 00:56:08   6235s] [ InitOpt                ]      1   0:00:01.5  (   1.4 % )     0:00:01.7 /  0:00:03.8    2.2
[02/16 00:56:08   6235s] [ HoldOpt                ]      1   0:00:01.9  (   1.9 % )     0:00:02.2 /  0:00:02.2    1.0
[02/16 00:56:08   6235s] [ ViewPruning            ]     11   0:00:02.4  (   2.3 % )     0:00:03.5 /  0:00:11.9    3.4
[02/16 00:56:08   6235s] [ BuildHoldData          ]      1   0:00:07.6  (   7.5 % )     0:00:48.1 /  0:03:51.9    4.8
[02/16 00:56:08   6235s] [ OptSummaryReport       ]      2   0:00:05.2  (   5.1 % )     0:00:27.5 /  0:01:57.1    4.3
[02/16 00:56:08   6235s] [ MetricReport           ]      3   0:00:02.1  (   2.1 % )     0:00:02.1 /  0:00:00.9    0.4
[02/16 00:56:08   6235s] [ DrvReport              ]      5   0:00:04.3  (   4.3 % )     0:00:04.3 /  0:00:07.4    1.7
[02/16 00:56:08   6235s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[02/16 00:56:08   6235s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   1.2 % )     0:00:01.2 /  0:00:01.3    1.0
[02/16 00:56:08   6235s] [ CheckPlace             ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.9    3.2
[02/16 00:56:08   6235s] [ RefinePlace            ]      1   0:00:02.1  (   2.1 % )     0:00:02.1 /  0:00:04.3    2.1
[02/16 00:56:08   6235s] [ ExtractRC              ]      1   0:00:12.3  (  12.2 % )     0:00:12.3 /  0:00:13.3    1.1
[02/16 00:56:08   6235s] [ UpdateTimingGraph      ]      8   0:00:09.2  (   9.2 % )     0:00:54.8 /  0:04:57.3    5.4
[02/16 00:56:08   6235s] [ FullDelayCalc          ]      6   0:00:37.5  (  37.2 % )     0:00:37.5 /  0:03:44.6    6.0
[02/16 00:56:08   6235s] [ TimingUpdate           ]     15   0:00:09.4  (   9.3 % )     0:00:09.4 /  0:00:54.1    5.8
[02/16 00:56:08   6235s] [ TimingReport           ]      4   0:00:01.1  (   1.1 % )     0:00:01.1 /  0:00:02.7    2.4
[02/16 00:56:08   6235s] [ GenerateReports        ]      2   0:00:00.9  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[02/16 00:56:08   6235s] [ MISC                   ]          0:00:01.7  (   1.7 % )     0:00:01.7 /  0:00:01.7    1.0
[02/16 00:56:08   6235s] ---------------------------------------------------------------------------------------------
[02/16 00:56:08   6235s]  optDesign #7 TOTAL                 0:01:40.9  ( 100.0 % )     0:01:40.9 /  0:06:29.7    3.9
[02/16 00:56:08   6235s] ---------------------------------------------------------------------------------------------
[02/16 00:56:52   6240s] <CMD> addFiller -cell {DECAPx10_ASAP7_75t_SL DECAPx6_ASAP7_75t_SL DECAPx4_ASAP7_75t_SL DECAPx2_ASAP7_75t_SL DECAPx1_ASAP7_75t_SL FILLER_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SL DECAPx10_ASAP7_75t_L DECAPx6_ASAP7_75t_L DECAPx4_ASAP7_75t_L DECAPx2_ASAP7_75t_L DECAPx1_ASAP7_75t_L FILLER_ASAP7_75t_L FILLERxp5_ASAP7_75t_L} -prefix FILLER
[02/16 00:56:52   6240s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/16 00:56:52   6240s] Type 'man IMPSP-5217' for more detail.
[02/16 00:56:52   6240s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[02/16 00:56:52   6240s] 
[02/16 00:56:52   6240s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:7975.0M, EPOCH TIME: 1771225012.175244
[02/16 00:56:52   6240s] INFO: No filler could be restored
[02/16 00:56:52   6240s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:7975.0M, EPOCH TIME: 1771225012.176872
[02/16 00:56:52   6240s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7975.0M, EPOCH TIME: 1771225012.177253
[02/16 00:56:52   6240s] Processing tracks to init pin-track alignment.
[02/16 00:56:52   6240s] z: 1, totalTracks: 0
[02/16 00:56:52   6240s] z: 3, totalTracks: 1
[02/16 00:56:52   6240s] z: 5, totalTracks: 1
[02/16 00:56:52   6240s] z: 7, totalTracks: 1
[02/16 00:56:52   6240s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/16 00:56:52   6240s] #spOpts: rpCkHalo=4 
[02/16 00:56:52   6240s] Initializing Route Infrastructure for color support ...
[02/16 00:56:52   6240s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7975.0M, EPOCH TIME: 1771225012.178080
[02/16 00:56:52   6240s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.002, REAL:0.002, MEM:7975.0M, EPOCH TIME: 1771225012.179726
[02/16 00:56:52   6240s] Route Infrastructure Initialized for color support successfully.
[02/16 00:56:52   6240s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:56:52   6240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:56:52   6240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:56:52   6240s] OPERPROF:       Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 4, MEM:7975.0M, EPOCH TIME: 1771225012.208540
[02/16 00:56:52   6240s] OPERPROF:       Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7975.0M, EPOCH TIME: 1771225012.208618
[02/16 00:56:52   6240s] # Building systolic_top_ARRAY_SIZE8 llgBox search-tree.
[02/16 00:56:52   6240s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7975.0M, EPOCH TIME: 1771225012.210283
[02/16 00:56:52   6240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:56:52   6240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:56:52   6240s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:7975.0M, EPOCH TIME: 1771225012.212301
[02/16 00:56:52   6240s] Max number of tech site patterns supported in site array is 256.
[02/16 00:56:52   6240s] Core basic site is asap7sc7p5t
[02/16 00:56:52   6240s] Processing tracks to init pin-track alignment.
[02/16 00:56:52   6240s] z: 1, totalTracks: 0
[02/16 00:56:52   6240s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3168
[02/16 00:56:52   6240s] z: 3, totalTracks: 1
[02/16 00:56:52   6240s] z: 5, totalTracks: 1
[02/16 00:56:52   6240s] z: 7, totalTracks: 1
[02/16 00:56:52   6240s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:56:52   6240s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/16 00:56:52   6240s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:56:52   6240s] SiteArray: use 2,969,600 bytes
[02/16 00:56:52   6240s] SiteArray: current memory after site array memory allocation 7991.0M
[02/16 00:56:52   6240s] SiteArray: FP blocked sites are writable
[02/16 00:56:52   6240s] Keep-away cache is enable on metals: 1-10
[02/16 00:56:52   6240s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/16 00:56:52   6240s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:7991.0M, EPOCH TIME: 1771225012.279704
[02/16 00:56:52   6241s] Process 559753 (called=3191 computed=13) wires and vias for routing blockage analysis
[02/16 00:56:52   6241s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.333, REAL:0.053, MEM:7991.0M, EPOCH TIME: 1771225012.332874
[02/16 00:56:52   6241s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:56:52   6241s] Atter site array init, number of instance map data is 0.
[02/16 00:56:52   6241s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.632, REAL:0.125, MEM:7991.0M, EPOCH TIME: 1771225012.337203
[02/16 00:56:52   6241s] 
[02/16 00:56:52   6241s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[02/16 00:56:52   6241s] 
[02/16 00:56:52   6241s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:56:52   6241s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.647, REAL:0.141, MEM:7991.0M, EPOCH TIME: 1771225012.350858
[02/16 00:56:52   6241s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7991.0M, EPOCH TIME: 1771225012.351029
[02/16 00:56:52   6241s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7991.0M, EPOCH TIME: 1771225012.351206
[02/16 00:56:52   6241s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=7991.0MB).
[02/16 00:56:52   6241s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.685, REAL:0.179, MEM:7991.0M, EPOCH TIME: 1771225012.356426
[02/16 00:56:52   6241s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.685, REAL:0.180, MEM:7991.0M, EPOCH TIME: 1771225012.356467
[02/16 00:56:52   6241s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:7991.0M, EPOCH TIME: 1771225012.356504
[02/16 00:56:52   6241s]   Signal wire search tree: 558690 elements. (cpu=0:00:00.3, mem=0.0M)
[02/16 00:56:52   6241s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.297, REAL:0.298, MEM:7991.0M, EPOCH TIME: 1771225012.654718
[02/16 00:56:52   6241s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:7991.0M, EPOCH TIME: 1771225012.751154
[02/16 00:56:52   6241s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:7991.0M, EPOCH TIME: 1771225012.751269
[02/16 00:56:52   6241s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:7991.0M, EPOCH TIME: 1771225012.751325
[02/16 00:56:52   6241s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.001, REAL:0.001, MEM:7991.0M, EPOCH TIME: 1771225012.751857
[02/16 00:56:52   6241s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:7991.0M, EPOCH TIME: 1771225012.751900
[02/16 00:56:52   6241s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:7991.0M, EPOCH TIME: 1771225012.761476
[02/16 00:56:52   6241s] AddFiller init all instances time CPU:0.004, REAL:0.004
[02/16 00:56:54   6244s] AddFiller main function time CPU:3.185, REAL:1.240
[02/16 00:56:54   6244s] Filler instance commit time CPU:0.000, REAL:0.000
[02/16 00:56:54   6244s] *INFO: Adding fillers to top-module.
[02/16 00:56:54   6244s] *INFO:   Added 4816 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 1170 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 1780 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 4584 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 5732 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 14332 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 16241 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER).
[02/16 00:56:54   6244s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER).
[02/16 00:56:54   6244s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:3.272, REAL:1.247, MEM:7959.0M, EPOCH TIME: 1771225014.008645
[02/16 00:56:54   6244s] *INFO: Total 48655 filler insts added - prefix FILLER (CPU: 0:00:04.4).
[02/16 00:56:54   6244s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:3.273, REAL:1.257, MEM:7959.0M, EPOCH TIME: 1771225014.008772
[02/16 00:56:54   6244s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:7959.0M, EPOCH TIME: 1771225014.008826
[02/16 00:56:54   6244s] For 48655 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.064, REAL:0.064, MEM:7959.0M, EPOCH TIME: 1771225014.072663
[02/16 00:56:54   6244s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:3.337, REAL:1.321, MEM:7959.0M, EPOCH TIME: 1771225014.072746
[02/16 00:56:54   6244s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:3.337, REAL:1.322, MEM:7959.0M, EPOCH TIME: 1771225014.072785
[02/16 00:56:54   6244s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:7959.0M, EPOCH TIME: 1771225014.073968
[02/16 00:56:54   6244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:82215).
[02/16 00:56:54   6244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:56:54   6245s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:56:54   6245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:56:54   6245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:56:54   6245s] OPERPROF:     Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 3, MEM:7988.1M, EPOCH TIME: 1771225014.139611
[02/16 00:56:54   6245s] OPERPROF:     Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:7988.1M, EPOCH TIME: 1771225014.139958
[02/16 00:56:54   6245s] # Resetting pin-track-align track data.
[02/16 00:56:54   6245s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.234, REAL:0.068, MEM:7988.1M, EPOCH TIME: 1771225014.142008
[02/16 00:56:54   6245s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:4.654, REAL:1.967, MEM:7988.1M, EPOCH TIME: 1771225014.142066
[02/16 00:56:54   6245s] <CMD> ecoRoute -fix_drc
[02/16 00:56:54   6245s] ### Time Record (ecoRoute) is installed.
[02/16 00:56:54   6245s] **INFO: User settings:
[02/16 00:56:54   6245s] setNanoRouteMode -route_detail_antenna_factor                                             1
[02/16 00:56:54   6245s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[02/16 00:56:54   6245s] setNanoRouteMode -drouteStartIteration                                                    0
[02/16 00:56:54   6245s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[02/16 00:56:54   6245s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[02/16 00:56:54   6245s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[02/16 00:56:54   6245s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[02/16 00:56:54   6245s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[02/16 00:56:54   6245s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 7
[02/16 00:56:54   6245s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[02/16 00:56:54   6245s] setNanoRouteMode -route_with_si_driven                                                    true
[02/16 00:56:54   6245s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[02/16 00:56:54   6245s] setNanoRouteMode -route_with_timing_driven                                                true
[02/16 00:56:54   6245s] setDesignMode -bottomRoutingLayer                                                         2
[02/16 00:56:54   6245s] setDesignMode -process                                                                    45
[02/16 00:56:54   6245s] setDesignMode -topRoutingLayer                                                            7
[02/16 00:56:54   6245s] 
[02/16 00:56:54   6245s] #% Begin detailRoute (date=02/16 00:56:54, mem=4436.4M)
[02/16 00:56:54   6245s] 
[02/16 00:56:54   6245s] detailRoute -fix_drc
[02/16 00:56:54   6245s] 
[02/16 00:56:54   6245s] #Start detailRoute on Mon Feb 16 00:56:54 2026
[02/16 00:56:54   6245s] #
[02/16 00:56:54   6245s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[02/16 00:56:54   6245s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[02/16 00:56:54   6245s] ### Time Record (detailRoute) is installed.
[02/16 00:56:54   6245s] ### Time Record (Pre Callback) is installed.
[02/16 00:56:54   6245s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 7988.070M)
[02/16 00:56:54   6245s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:56:54   6245s] ### Time Record (Pre Callback) is uninstalled.
[02/16 00:56:54   6245s] ### Time Record (DB Import) is installed.
[02/16 00:56:54   6245s] ### Time Record (Timing Data Generation) is installed.
[02/16 00:56:54   6245s] ### Time Record (Timing Data Generation) is uninstalled.
[02/16 00:56:54   6245s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:56:54   6245s] eee: pegSigSF=1.070000
[02/16 00:56:54   6245s] Initializing multi-corner resistance tables ...
[02/16 00:56:54   6245s] eee: Grid unit RC data computation started
[02/16 00:56:54   6245s] eee: Grid unit RC data computation completed
[02/16 00:56:54   6245s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:56:54   6245s] eee: l=2 avDens=0.155856 usedTrk=11700.918403 availTrk=75075.000000 sigTrk=11700.918403
[02/16 00:56:54   6245s] eee: l=3 avDens=0.275027 usedTrk=24071.752170 availTrk=87525.000000 sigTrk=24071.752170
[02/16 00:56:54   6245s] eee: l=4 avDens=0.176469 usedTrk=11395.475963 availTrk=64575.000000 sigTrk=11395.475963
[02/16 00:56:54   6245s] eee: l=5 avDens=0.183093 usedTrk=9289.705463 availTrk=50737.500000 sigTrk=9289.705463
[02/16 00:56:54   6245s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:56:54   6245s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:56:54   6245s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:56:54   6245s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:56:54   6245s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:56:54   6245s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:56:54   6245s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274998 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:56:54   6245s] eee: NetCapCache creation started. (Current Mem: 7988.070M) 
[02/16 00:56:54   6245s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 7988.070M) 
[02/16 00:56:54   6245s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:56:54   6245s] eee: Metal Layers Info:
[02/16 00:56:54   6245s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:56:54   6245s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:56:54   6245s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:56:54   6245s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:56:54   6245s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:56:54   6245s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:56:54   6245s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:56:54   6245s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:56:54   6245s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:56:54   6245s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:56:54   6245s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:56:54   6245s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:56:54   6245s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:56:54   6245s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:56:54   6245s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:56:54   6245s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:56:54   6245s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:56:55   6246s] ### Net info: total nets: 36541
[02/16 00:56:55   6246s] ### Net info: dirty nets: 0
[02/16 00:56:55   6246s] ### Net info: marked as disconnected nets: 0
[02/16 00:56:55   6247s] ### Net info: fully routed nets: 33970
[02/16 00:56:55   6247s] ### Net info: trivial (< 2 pins) nets: 2571
[02/16 00:56:55   6247s] ### Net info: unrouted nets: 0
[02/16 00:56:55   6247s] ### Net info: re-extraction nets: 0
[02/16 00:56:55   6247s] ### Net info: ignored nets: 0
[02/16 00:56:55   6247s] ### Net info: skip routing nets: 0
[02/16 00:56:55   6248s] ### import design signature (90): route=1278178172 fixed_route=627494635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1272332990 dirty_area=0 del_dirty_area=0 cell=2041595971 placement=464897278 pin_access=1151713640 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=627494635 sns=627494635 ppa_info=749608449
[02/16 00:56:55   6248s] ### Time Record (DB Import) is uninstalled.
[02/16 00:56:55   6248s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[02/16 00:56:55   6248s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[02/16 00:56:55   6248s] #Using multithreading with 8 threads.
[02/16 00:56:55   6248s] ### Time Record (Data Preparation) is installed.
[02/16 00:56:55   6248s] #Start routing data preparation on Mon Feb 16 00:56:55 2026
[02/16 00:56:55   6248s] #
[02/16 00:56:56   6248s] ### Time Record (Cell Pin Access) is installed.
[02/16 00:56:56   6249s] #Initial pin access analysis.
[02/16 00:56:56   6249s] #Detail pin access analysis.
[02/16 00:56:56   6249s] ### Time Record (Cell Pin Access) is uninstalled.
[02/16 00:56:56   6249s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[02/16 00:56:56   6249s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:56:56   6249s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:56:56   6249s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/16 00:56:56   6249s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:56:56   6249s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/16 00:56:56   6249s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:56:56   6249s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:56:56   6249s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/16 00:56:56   6249s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/16 00:56:56   6249s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:56:56   6249s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/16 00:56:56   6249s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[02/16 00:56:56   6249s] #WARNING (NRDB-2322) There are no valid layers for shielding.
[02/16 00:56:56   6249s] #Unexpected stripe layer range. Bottom =8(M8), top =7(M7)
[02/16 00:56:56   6249s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=7(M7), bottom shield layer=7(M7)
[02/16 00:56:56   6249s] #shield_bottom_stripe_layer=7(M7), shield_top_stripe_layer=7(M7)
[02/16 00:56:56   6249s] #pin_access_rlayer=2(M2)
[02/16 00:56:56   6249s] #shield_top_dpt_rlayer=7 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=8 bottom_rlayer=2
[02/16 00:56:56   6249s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/16 00:56:56   6249s] #enable_dpt_layer_shield=F
[02/16 00:56:56   6249s] #has_line_end_grid=F
[02/16 00:56:56   6249s] #Processed 48655/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(48655 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[02/16 00:56:56   6250s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4454.80 (MB), peak = 5182.02 (MB)
[02/16 00:56:57   6250s] #Regenerating Ggrids automatically.
[02/16 00:56:57   6250s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[02/16 00:56:57   6250s] #Using automatically generated G-grids.
[02/16 00:56:57   6250s] #Done routing data preparation.
[02/16 00:56:57   6250s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4465.15 (MB), peak = 5182.02 (MB)
[02/16 00:56:57   6250s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:56:57   6251s] ### Time Record (Detail Routing) is installed.
[02/16 00:56:57   6251s] ### Time Record (Data Preparation) is installed.
[02/16 00:56:57   6251s] ### Time Record (Data Preparation) is uninstalled.
[02/16 00:56:58   6251s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/16 00:56:58   6252s] #
[02/16 00:56:58   6252s] #Start Detail Routing..
[02/16 00:56:58   6252s] #start initial detail routing ...
[02/16 00:56:58   6252s] ### Design has 0 dirty nets, 48655 dirty-areas)
[02/16 00:57:18   6379s] # ECO: 86.35% of the total area was rechecked for DRC, and 0.00% required routing.
[02/16 00:57:19   6380s] #   number of violations = 0
[02/16 00:57:19   6380s] #48655 out of 82215 instances (59.2%) need to be verified(marked ipoed), dirty area = 42.7%.
[02/16 00:57:19   6380s] #15.58% of the total area is being checked for drcs
[02/16 00:57:19   6381s] #15.6% of the total area was checked
[02/16 00:57:19   6381s] ### Gcell dirty-map stats: routing = 0.00%, drc-check-only = 86.25%, dirty-area = 94.41%
[02/16 00:57:19   6381s] ### Gcell ext dirty-map stats: fill = 23350[79.85%] (M1 = 21530[73.63%], M2 = 23092[78.97%], M3 = 23074[78.91%], M4 = 18580[63.54%], M5 = 11429[39.09%], M6 = 263[0.90%], M7-M9 = 25[0.09%]), total gcell = 29241
[02/16 00:57:19   6381s] #   number of violations = 0
[02/16 00:57:19   6381s] #cpu time = 00:02:09, elapsed time = 00:00:21, memory = 4547.70 (MB), peak = 5182.02 (MB)
[02/16 00:57:19   6382s] #Complete Detail Routing.
[02/16 00:57:19   6382s] #Total number of nets with non-default rule or having extra spacing = 136
[02/16 00:57:19   6382s] #
[02/16 00:57:19   6382s] #  Routing Statistics
[02/16 00:57:19   6382s] #
[02/16 00:57:19   6382s] #---------------+-----------+-------+
[02/16 00:57:19   6382s] #  Layer        | Length(um)|   Vias|
[02/16 00:57:19   6382s] #---------------+-----------+-------+
[02/16 00:57:19   6382s] #  Active ( 0H) |          0|      0|
[02/16 00:57:19   6382s] #  M1 ( 1V)     |          0| 114309|
[02/16 00:57:19   6382s] #  M2 ( 2H)     |     125318| 152207|
[02/16 00:57:19   6382s] #  M3 ( 3V)     |     238181|  20759|
[02/16 00:57:19   6382s] #  M4 ( 4H)     |      98972|   5102|
[02/16 00:57:19   6382s] #  M5 ( 5V)     |     100304|    244|
[02/16 00:57:19   6382s] #  M6 ( 6H)     |        858|      6|
[02/16 00:57:19   6382s] #  M7 ( 7V)     |        103|      0|
[02/16 00:57:19   6382s] #  M8 ( 8H)     |          0|      0|
[02/16 00:57:19   6382s] #  M9 ( 9V)     |          0|      0|
[02/16 00:57:19   6382s] #  Pad (10H)    |          0|      0|
[02/16 00:57:19   6382s] #---------------+-----------+-------+
[02/16 00:57:19   6382s] #  Total        |     563736| 292627|
[02/16 00:57:19   6382s] #---------------+-----------+-------+
[02/16 00:57:19   6382s] #
[02/16 00:57:19   6382s] # Total half perimeter of net bounding box: 536418 um.
[02/16 00:57:19   6382s] #Total number of DRC violations = 0
[02/16 00:57:19   6382s] ### Time Record (Detail Routing) is uninstalled.
[02/16 00:57:19   6382s] #Cpu time = 00:02:14
[02/16 00:57:19   6382s] #Elapsed time = 00:00:24
[02/16 00:57:19   6382s] #Increased memory = 67.73 (MB)
[02/16 00:57:19   6382s] #Total memory = 4511.08 (MB)
[02/16 00:57:19   6382s] #Peak memory = 5182.02 (MB)
[02/16 00:57:19   6383s] ### detail_route design signature (97): route=663971923 flt_obj=0 vio=1905142130 shield_wire=1
[02/16 00:57:19   6383s] ### Time Record (DB Export) is installed.
[02/16 00:57:19   6383s] ### export design design signature (98): route=663971923 fixed_route=627494635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1251184452 dirty_area=0 del_dirty_area=0 cell=2041595971 placement=464897278 pin_access=1157795947 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=627494635 sns=627494635 ppa_info=749608449
[02/16 00:57:20   6385s] ### Time Record (DB Export) is uninstalled.
[02/16 00:57:20   6385s] ### Time Record (Post Callback) is installed.
[02/16 00:57:20   6385s] ### Time Record (Post Callback) is uninstalled.
[02/16 00:57:20   6385s] #
[02/16 00:57:20   6385s] #detailRoute statistics:
[02/16 00:57:20   6385s] #Cpu time = 00:02:20
[02/16 00:57:20   6385s] #Elapsed time = 00:00:26
[02/16 00:57:20   6385s] #Increased memory = 53.34 (MB)
[02/16 00:57:20   6385s] #Total memory = 4489.73 (MB)
[02/16 00:57:20   6385s] #Peak memory = 5182.02 (MB)
[02/16 00:57:20   6385s] #Number of warnings = 6
[02/16 00:57:20   6385s] #Total number of warnings = 41
[02/16 00:57:20   6385s] #Number of fails = 0
[02/16 00:57:20   6385s] #Total number of fails = 0
[02/16 00:57:20   6385s] #Complete detailRoute on Mon Feb 16 00:57:20 2026
[02/16 00:57:20   6385s] #
[02/16 00:57:20   6385s] ### import design signature (99): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1157795947 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[02/16 00:57:20   6385s] ### Time Record (detailRoute) is uninstalled.
[02/16 00:57:21   6385s] #% End detailRoute (date=02/16 00:57:20, total cpu=0:02:21, real=0:00:27.0, peak res=4991.3M, current mem=4472.8M)
[02/16 00:57:21   6385s] ### Time Record (ecoRoute) is uninstalled.
[02/16 00:57:21   6385s] #
[02/16 00:57:21   6385s] #  Scalability Statistics
[02/16 00:57:21   6385s] #
[02/16 00:57:21   6385s] #-------------------------+---------+-------------+------------+
[02/16 00:57:21   6385s] #  ecoRoute               | cpu time| elapsed time| scalability|
[02/16 00:57:21   6385s] #-------------------------+---------+-------------+------------+
[02/16 00:57:21   6385s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[02/16 00:57:21   6385s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[02/16 00:57:21   6385s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[02/16 00:57:21   6385s] #  DB Import              | 00:00:03|     00:00:02|         2.1|
[02/16 00:57:21   6385s] #  DB Export              | 00:00:02|     00:00:01|         1.0|
[02/16 00:57:21   6385s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[02/16 00:57:21   6385s] #  Data Preparation       | 00:00:02|     00:00:02|         1.4|
[02/16 00:57:21   6385s] #  Detail Routing         | 00:02:11|     00:00:22|         6.0|
[02/16 00:57:21   6385s] #  Entire Command         | 00:02:21|     00:00:27|         5.2|
[02/16 00:57:21   6385s] #-------------------------+---------+-------------+------------+
[02/16 00:57:21   6385s] #
[02/16 00:57:23   6386s] <CMD> verify_drc > innovus_8x8_final_geom.rpt
[02/16 00:57:23   6386s] #-check_same_via_cell true               # bool, default=false, user setting
[02/16 00:57:23   6386s]  *** Starting Verify DRC (MEM: 7988.1) ***
[02/16 00:57:23   6386s] 
[02/16 00:57:23   6386s]   VERIFY DRC ...... Starting Verification
[02/16 00:57:23   6386s]   VERIFY DRC ...... Initializing
[02/16 00:57:23   6386s]   VERIFY DRC ...... Deleting Existing Violations
[02/16 00:57:23   6386s]   VERIFY DRC ...... Creating Sub-Areas
[02/16 00:57:23   6386s]  VERIFY_DRC: checking all layers except Pad to Pad ...
[02/16 00:57:23   6386s]   VERIFY DRC ...... Using new threading
[02/16 00:57:23   6386s]  VERIFY DRC ...... Sub-Area: {0.000 248.832 62.208 311.040} 25 of 36  Thread : 1
[02/16 00:57:23   6387s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 62.208 62.208} 1 of 36  Thread : 3
[02/16 00:57:23   6387s]  VERIFY DRC ...... Sub-Area: {0.000 311.040 62.208 370.368} 31 of 36  Thread : 3
[02/16 00:57:24   6390s]  VERIFY DRC ...... Sub-Area: {248.832 0.000 311.040 62.208} 5 of 36  Thread : 0
[02/16 00:57:24   6391s]  VERIFY DRC ...... Sub-Area: {124.416 0.000 186.624 62.208} 3 of 36  Thread : 7
[02/16 00:57:24   6391s]  VERIFY DRC ...... Sub-Area: {0.000 124.416 62.208 186.624} 13 of 36  Thread : 4
[02/16 00:57:24   6392s]  VERIFY DRC ...... Sub-Area: {124.416 248.832 186.624 311.040} 27 of 36  Thread : 6
[02/16 00:57:24   6393s]  VERIFY DRC ...... Sub-Area: {248.832 124.416 311.040 186.624} 17 of 36  Thread : 5
[02/16 00:57:24   6394s]  VERIFY DRC ...... Sub-Area: {311.040 0.000 370.368 62.208} 6 of 36  Thread : 0
[02/16 00:57:24   6394s]  VERIFY DRC ...... Sub-Area: {248.832 248.832 311.040 311.040} 29 of 36  Thread : 1
[02/16 00:57:25   6396s]  VERIFY DRC ...... Sub-Area: {62.208 0.000 124.416 62.208} 2 of 36  Thread : 7
[02/16 00:57:25   6396s]  VERIFY DRC ...... Sub-Area: {124.416 124.416 186.624 186.624} 15 of 36  Thread : 2
[02/16 00:57:25   6397s]  VERIFY DRC ...... Sub-Area: {0.000 186.624 62.208 248.832} 19 of 36  Thread : 4
[02/16 00:57:25   6398s]  VERIFY DRC ...... Sub-Area: {186.624 0.000 248.832 62.208} 4 of 36  Thread : 3
[02/16 00:57:25   6400s]  VERIFY DRC ...... Sub-Area: {311.040 124.416 370.368 186.624} 18 of 36  Thread : 6
[02/16 00:57:25   6400s]  VERIFY DRC ...... Sub-Area: {0.000 62.208 62.208 124.416} 7 of 36  Thread : 7
[02/16 00:57:26   6401s]  VERIFY DRC ...... Sub-Area: {311.040 248.832 370.368 311.040} 30 of 36  Thread : 5
[02/16 00:57:26   6401s]  VERIFY DRC ...... Sub-Area: {186.624 248.832 248.832 311.040} 28 of 36  Thread : 1
[02/16 00:57:26   6403s]  VERIFY DRC ...... Sub-Area: {186.624 124.416 248.832 186.624} 16 of 36  Thread : 0
[02/16 00:57:26   6403s]  VERIFY DRC ...... Sub-Area: {62.208 186.624 124.416 248.832} 20 of 36  Thread : 4
[02/16 00:57:26   6405s]  VERIFY DRC ...... Sub-Area: {311.040 62.208 370.368 124.416} 12 of 36  Thread : 6
[02/16 00:57:26   6406s]  VERIFY DRC ...... Sub-Area: {311.040 186.624 370.368 248.832} 24 of 36  Thread : 3
[02/16 00:57:26   6406s]  VERIFY DRC ...... Sub-Area: {62.208 248.832 124.416 311.040} 26 of 36  Thread : 5
[02/16 00:57:26   6406s]  VERIFY DRC ...... Sub-Area: {62.208 62.208 124.416 124.416} 8 of 36  Thread : 7
[02/16 00:57:27   6407s]  VERIFY DRC ...... Sub-Area: {186.624 186.624 248.832 248.832} 22 of 36  Thread : 1
[02/16 00:57:27   6408s]  VERIFY DRC ...... Sub-Area: {186.624 62.208 248.832 124.416} 10 of 36  Thread : 0
[02/16 00:57:27   6409s]  VERIFY DRC ...... Sub-Area: {62.208 124.416 124.416 186.624} 14 of 36  Thread : 7
[02/16 00:57:28   6410s]  VERIFY DRC ...... Sub-Area: {248.832 186.624 311.040 248.832} 23 of 36  Thread : 4
[02/16 00:57:28   6410s]  VERIFY DRC ...... Sub-Area: {248.832 62.208 311.040 124.416} 11 of 36  Thread : 0
[02/16 00:57:28   6411s]  VERIFY DRC ...... Sub-Area: {124.416 186.624 186.624 248.832} 21 of 36  Thread : 1
[02/16 00:57:28   6411s]  VERIFY DRC ...... Sub-Area: {124.416 62.208 186.624 124.416} 9 of 36  Thread : 7
[02/16 00:57:28   6411s]  VERIFY DRC ...... Thread : 7 finished.
[02/16 00:57:28   6411s]  VERIFY DRC ...... Thread : 6 finished.
[02/16 00:57:28   6411s]  VERIFY DRC ...... Thread : 1 finished.
[02/16 00:57:28   6411s]  VERIFY DRC ...... Thread : 3 finished.
[02/16 00:57:28   6411s]  VERIFY DRC ...... Thread : 0 finished.
[02/16 00:57:28   6411s]  VERIFY DRC ...... Thread : 5 finished.
[02/16 00:57:28   6411s]  VERIFY DRC ...... Thread : 4 finished.
[02/16 00:57:28   6411s]  VERIFY DRC ...... Thread : 2 finished.
[02/16 00:57:28   6411s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations hits the Error Limit [1000]
[02/16 00:57:28   6411s] 
[02/16 00:57:28   6411s]   Verification Complete : 1000 Viols.
[02/16 00:57:28   6411s] 
[02/16 00:57:28   6411s]  Violation Summary By Layer and Type:
[02/16 00:57:28   6411s] 
[02/16 00:57:28   6411s] 	           Rect   WidTbl   Totals
[02/16 00:57:28   6411s] 	M3          976        0      976
[02/16 00:57:28   6411s] 	M4            0       18       18
[02/16 00:57:28   6411s] 	M6            0        4        4
[02/16 00:57:28   6411s] 	M7            0        2        2
[02/16 00:57:28   6411s] 	Totals      976       24     1000
[02/16 00:57:28   6411s] 
[02/16 00:57:28   6411s]  *** End Verify DRC (CPU TIME: 0:00:25.6  ELAPSED TIME: 0:00:05.0  MEM: 256.1M) ***
[02/16 00:57:28   6411s] 
[02/16 00:57:36   6412s] <CMD> report_timing -machine_readable -max_paths 20 -nworst 1 > innovus_8x8_timing_setup.rep
[02/16 00:57:43   6416s] <CMD> report_timing -machine_readable -max_paths 20 -nworst 1 -late > innovus_8x8_timing_hold.rep
[02/16 00:57:49   6416s] <CMD> report_area > innovus_8x8_area.rep
[02/16 00:57:54   6418s] <CMD> report_power > innovus_8x8_power.rep
[02/16 00:57:54   6418s] env CDS_WORKAREA is set to /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s] Power Net Detected:
[02/16 00:57:55   6418s]         Voltage	    Name
[02/16 00:57:55   6418s]              0V	    VSS
[02/16 00:57:55   6418s]            0.7V	    VDD
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s] Begin Power Analysis
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s]              0V	    VSS
[02/16 00:57:55   6418s]            0.7V	    VDD
[02/16 00:57:55   6418s] Begin Processing Timing Library for Power Calculation
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4740.85MB/9935.89MB/5117.68MB)
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s] Begin Processing Power Net/Grid for Power Calculation
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4740.85MB/9935.89MB/5117.68MB)
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s] Begin Processing Timing Window Data for Power Calculation
[02/16 00:57:55   6418s] 
[02/16 00:57:55   6418s] clk(666.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4742.60MB/9935.89MB/5117.68MB)
[02/16 00:57:56   6418s] 
[02/16 00:57:56   6418s] Begin Processing User Attributes
[02/16 00:57:56   6418s] 
[02/16 00:57:56   6418s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4742.72MB/9935.89MB/5117.68MB)
[02/16 00:57:56   6418s] 
[02/16 00:57:56   6418s] Begin Processing Signal Activity
[02/16 00:57:56   6418s] 
[02/16 00:57:58   6421s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=4744.10MB/9935.89MB/5117.68MB)
[02/16 00:57:58   6421s] 
[02/16 00:57:59   6421s] Begin Power Computation
[02/16 00:57:59   6421s] 
[02/16 00:57:59   6421s]       ----------------------------------------------------------
[02/16 00:57:59   6421s]       # of cell(s) missing both power/leakage table: 0
[02/16 00:57:59   6421s]       # of cell(s) missing power table: 1
[02/16 00:57:59   6421s]       # of cell(s) missing leakage table: 0
[02/16 00:57:59   6421s]       ----------------------------------------------------------
[02/16 00:57:59   6421s] CellName                                  Missing Table(s)
[02/16 00:57:59   6421s] TIEHIx1_ASAP7_75t_SL                      internal power, 
[02/16 00:57:59   6421s] 
[02/16 00:57:59   6421s] 
[02/16 00:58:01   6431s]       # of MSMV cell(s) missing power_level: 0
[02/16 00:58:01   6431s] Ended Power Computation: (cpu=0:00:10, real=0:00:02, mem(process/total/peak)=4770.71MB/10015.93MB/5117.68MB)
[02/16 00:58:01   6431s] 
[02/16 00:58:01   6431s] Begin Processing User Attributes
[02/16 00:58:01   6431s] 
[02/16 00:58:02   6431s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4770.71MB/10015.93MB/5117.68MB)
[02/16 00:58:02   6431s] 
[02/16 00:58:02   6431s] Ended Power Analysis: (cpu=0:00:13, real=0:00:06, mem(process/total/peak)=4770.71MB/10015.93MB/5117.68MB)
[02/16 00:58:02   6431s] 
[02/16 00:58:02   6431s] *



[02/16 00:58:02   6431s] Total Power
[02/16 00:58:02   6431s] -----------------------------------------------------------------------------------------
[02/16 00:58:02   6431s] Total Internal Power:        9.60673109 	   68.3740%
[02/16 00:58:02   6431s] Total Switching Power:       4.00956420 	   28.5373%
[02/16 00:58:02   6431s] Total Leakage Power:         0.43398180 	    3.0888%
[02/16 00:58:02   6431s] Total Power:                14.05027709
[02/16 00:58:02   6431s] -----------------------------------------------------------------------------------------
[02/16 00:58:03   6431s] Processing average sequential pin duty cycle 
[02/16 00:58:03   6431s] 
[02/16 00:58:03   6431s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/16 00:58:03   6431s] Summary for sequential cells identification: 
[02/16 00:58:03   6431s]   Identified SBFF number: 34
[02/16 00:58:03   6431s]   Identified MBFF number: 0
[02/16 00:58:03   6431s]   Identified SB Latch number: 12
[02/16 00:58:03   6431s]   Identified MB Latch number: 0
[02/16 00:58:03   6431s]   Not identified SBFF number: 0
[02/16 00:58:03   6431s]   Not identified MBFF number: 0
[02/16 00:58:03   6431s]   Not identified SB Latch number: 0
[02/16 00:58:03   6431s]   Not identified MB Latch number: 0
[02/16 00:58:03   6431s]   Number of sequential cells which are not FFs: 20
[02/16 00:58:03   6431s]  Visiting view : view_tt
[02/16 00:58:03   6431s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:58:03   6431s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:58:03   6431s]  Visiting view : view_tt
[02/16 00:58:03   6431s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/16 00:58:03   6431s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/16 00:58:03   6431s] TLC MultiMap info (StdDelay):
[02/16 00:58:03   6431s]   : dc_typical + tt_libs + 1 + no RcCorner := 3.9ps
[02/16 00:58:03   6431s]   : dc_typical + tt_libs + 1 + rc_typical := 6.1ps
[02/16 00:58:03   6431s]  Setting StdDelay to: 6.1ps
[02/16 00:58:03   6431s] 
[02/16 00:58:03   6431s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/16 00:58:05   6432s] <CMD> summaryReport > innovus_8x8_summary.rep
[02/16 00:58:05   6432s] Creating directory summaryReport.
[02/16 00:58:05   6432s] Start to collect the design information.
[02/16 00:58:05   6432s] Build netlist information for Cell systolic_top_ARRAY_SIZE8.
[02/16 00:58:05   6432s] Finished collecting the design information.
[02/16 00:58:05   6432s] Generating standard cells used in the design report.
[02/16 00:58:05   6432s] Analyze library ... 
[02/16 00:58:05   6432s] Analyze netlist ... 
[02/16 00:58:05   6432s] Generate no-driven nets information report.
[02/16 00:58:05   6432s] Analyze timing ... 
[02/16 00:58:05   6432s] Analyze floorplan/placement ... 
[02/16 00:58:05   6432s] Disable fast DP-INIT: start main density report
[02/16 00:58:05   6432s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:58:05   6432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:58:05   6432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:58:05   6432s] OPERPROF: Starting SiteArray-Init at level 1, MEM:8300.1M, EPOCH TIME: 1771225085.717338
[02/16 00:58:05   6432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:58:05   6432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:58:05   6432s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:8300.1M, EPOCH TIME: 1771225085.718485
[02/16 00:58:05   6432s] Max number of tech site patterns supported in site array is 256.
[02/16 00:58:05   6432s] Core basic site is asap7sc7p5t
[02/16 00:58:05   6432s] After signature check, allow fast init is false, keep pre-filter is true.
[02/16 00:58:05   6432s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/16 00:58:05   6432s] SiteArray: non-trimmed site array dimensions = 331 x 1657
[02/16 00:58:05   6432s] SiteArray: use 2,969,600 bytes
[02/16 00:58:05   6432s] SiteArray: current memory after site array memory allocation 8319.0M
[02/16 00:58:05   6432s] SiteArray: FP blocked sites are writable
[02/16 00:58:05   6432s] SiteArray: number of non floorplan blocked sites for llg default is 548467
[02/16 00:58:05   6432s] Atter site array init, number of instance map data is 0.
[02/16 00:58:05   6432s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.039, REAL:0.025, MEM:8319.0M, EPOCH TIME: 1771225085.743672
[02/16 00:58:05   6432s] 
[02/16 00:58:05   6432s] 
[02/16 00:58:05   6432s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/16 00:58:05   6432s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.061, REAL:0.047, MEM:8319.0M, EPOCH TIME: 1771225085.764633
[02/16 00:58:05   6432s] Cell systolic_top_ARRAY_SIZE8 LLGs are deleted
[02/16 00:58:05   6432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[02/16 00:58:05   6432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/16 00:58:05   6432s] Disable fast DP-INIT: end main density report
[02/16 00:58:05   6432s] Analysis Routing ...
[02/16 00:58:05   6432s] Report saved in file summaryReport/systolic_top_ARRAY_SIZE8.main.htm.ascii
[02/16 00:58:11   6433s] <CMD> defOut -floorplan -netlist -routing ../outputs/systolic_top_8x8_final.def
[02/16 00:58:11   6433s] Writing DEF file '../outputs/systolic_top_8x8_final.def', current time is Mon Feb 16 00:58:11 2026 ...
[02/16 00:58:11   6433s] unitPerMicron=4000, dbgMicronPerDBU=0.000250, unitPerDBU=1.000000
[02/16 00:58:12   6434s] DEF file '../outputs/systolic_top_8x8_final.def' is written, current time is Mon Feb 16 00:58:12 2026 ...
[02/16 00:58:18   6434s] <CMD> saveNetlist ../outputs/systolic_top_8x8_final.v
[02/16 00:58:18   6434s] Writing Netlist "../outputs/systolic_top_8x8_final.v" ...
[02/16 00:58:24   6435s] <CMD> write_sdf ../outputs/systolic_top_8x8_final.sdf
[02/16 00:58:24   6435s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[02/16 00:58:25   6435s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/16 00:58:25   6435s] AAE_INFO: resetNetProps viewIdx 0 
[02/16 00:58:25   6435s] Starting SI iteration 1 using Infinite Timing Windows
[02/16 00:58:25   6435s] Total CPU(s) requested: 8
[02/16 00:58:25   6435s] Total CPU(s) enabled with current License(s): 8
[02/16 00:58:25   6435s] Current free CPU(s): 1
[02/16 00:58:25   6436s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[02/16 00:58:25   6436s] [00:58:25.003248] periodic Lic check successful
[00:58:25.003248] Feature usage summary:
[00:58:25.016544]  Innovus_CPU_Opt  
[00:58:25.414399]   Innovus_Impl_System  

[02/16 00:58:25   6436s] Total CPU(s) now enabled: 16
[02/16 00:58:25   6436s] #################################################################################
[02/16 00:58:25   6436s] # Design Stage: PostRoute
[02/16 00:58:25   6436s] # Design Name: systolic_top_ARRAY_SIZE8
[02/16 00:58:25   6436s] # Design Mode: 45nm
[02/16 00:58:25   6436s] # Analysis Mode: MMMC OCV 
[02/16 00:58:25   6436s] # Parasitics Mode: No SPEF/RCDB 
[02/16 00:58:25   6436s] # Signoff Settings: SI On 
[02/16 00:58:25   6436s] #################################################################################
[02/16 00:58:25   6436s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/16 00:58:25   6436s] Extraction called for design 'systolic_top_ARRAY_SIZE8' of instances=82215 and nets=36541 using extraction engine 'postRoute' at effort level 'low' .
[02/16 00:58:25   6436s] PostRoute (effortLevel low) RC Extraction called for design systolic_top_ARRAY_SIZE8.
[02/16 00:58:25   6436s] RC Extraction called in multi-corner(1) mode.
[02/16 00:58:25   6436s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/16 00:58:25   6436s] Type 'man IMPEXT-6197' for more detail.
[02/16 00:58:25   6436s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/16 00:58:25   6436s] * Layer Id             : 1 - M1
[02/16 00:58:25   6436s]       Thickness        : 0.6
[02/16 00:58:25   6436s]       Min Width        : 0.072
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] * Layer Id             : 2 - M2
[02/16 00:58:25   6436s]       Thickness        : 0.6
[02/16 00:58:25   6436s]       Min Width        : 0.072
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] * Layer Id             : 3 - M3
[02/16 00:58:25   6436s]       Thickness        : 0.6
[02/16 00:58:25   6436s]       Min Width        : 0.072
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] * Layer Id             : 4 - M4
[02/16 00:58:25   6436s]       Thickness        : 0.6
[02/16 00:58:25   6436s]       Min Width        : 0.096
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] * Layer Id             : 5 - M5
[02/16 00:58:25   6436s]       Thickness        : 0.6
[02/16 00:58:25   6436s]       Min Width        : 0.096
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] * Layer Id             : 6 - M6
[02/16 00:58:25   6436s]       Thickness        : 0.6
[02/16 00:58:25   6436s]       Min Width        : 0.128
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] * Layer Id             : 7 - M7
[02/16 00:58:25   6436s]       Thickness        : 0.6
[02/16 00:58:25   6436s]       Min Width        : 0.128
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] * Layer Id             : 8 - M8
[02/16 00:58:25   6436s]       Thickness        : 0.6
[02/16 00:58:25   6436s]       Min Width        : 0.16
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] * Layer Id             : 9 - M9
[02/16 00:58:25   6436s]       Thickness        : 0.6
[02/16 00:58:25   6436s]       Min Width        : 0.16
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] * Layer Id             : 10 - M10
[02/16 00:58:25   6436s]       Thickness        : 1
[02/16 00:58:25   6436s]       Min Width        : 8
[02/16 00:58:25   6436s]       Layer Dielectric : 4.1
[02/16 00:58:25   6436s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d -maxResLength 200  -basic
[02/16 00:58:25   6436s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/16 00:58:25   6436s]       RC Corner Indexes            0   
[02/16 00:58:25   6436s] Capacitance Scaling Factor   : 1.00000 
[02/16 00:58:25   6436s] Coupling Cap. Scaling Factor : 1.00000 
[02/16 00:58:25   6436s] Resistance Scaling Factor    : 1.00000 
[02/16 00:58:25   6436s] Clock Cap. Scaling Factor    : 1.00000 
[02/16 00:58:25   6436s] Clock Res. Scaling Factor    : 1.00000 
[02/16 00:58:25   6436s] Shrink Factor                : 1.00000
[02/16 00:58:26   6437s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:58:26   6437s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:58:26   6437s] eee: pegSigSF=1.070000
[02/16 00:58:26   6437s] Initializing multi-corner resistance tables ...
[02/16 00:58:26   6437s] eee: Grid unit RC data computation started
[02/16 00:58:26   6437s] eee: Grid unit RC data computation completed
[02/16 00:58:26   6437s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:58:26   6437s] eee: l=2 avDens=0.155856 usedTrk=11700.918403 availTrk=75075.000000 sigTrk=11700.918403
[02/16 00:58:26   6437s] eee: l=3 avDens=0.275027 usedTrk=24071.752170 availTrk=87525.000000 sigTrk=24071.752170
[02/16 00:58:26   6437s] eee: l=4 avDens=0.176469 usedTrk=11395.475963 availTrk=64575.000000 sigTrk=11395.475963
[02/16 00:58:26   6437s] eee: l=5 avDens=0.183093 usedTrk=9289.705463 availTrk=50737.500000 sigTrk=9289.705463
[02/16 00:58:26   6437s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:58:26   6437s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:58:26   6437s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:58:26   6437s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:58:26   6437s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:58:26   6437s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:58:26   6437s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274998 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:58:26   6437s] eee: NetCapCache creation started. (Current Mem: 8107.191M) 
[02/16 00:58:27   6437s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 8107.191M) 
[02/16 00:58:27   6437s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:58:27   6437s] eee: Metal Layers Info:
[02/16 00:58:27   6437s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:58:27   6437s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:58:27   6437s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:58:27   6437s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:58:27   6437s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:58:27   6437s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:58:27   6437s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:58:27   6437s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:58:27   6437s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:58:27   6437s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:58:27   6437s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:58:27   6437s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:58:27   6437s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:58:27   6437s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:58:27   6437s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:58:27   6437s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:58:27   6437s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:58:27   6437s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 8107.2M)
[02/16 00:58:27   6438s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for storing RC.
[02/16 00:58:29   6439s] Extracted 10.0005% (CPU Time= 0:00:02.6  MEM= 8131.2M)
[02/16 00:58:29   6440s] Extracted 20.0006% (CPU Time= 0:00:03.1  MEM= 8131.2M)
[02/16 00:58:30   6440s] Extracted 30.0007% (CPU Time= 0:00:03.6  MEM= 8131.2M)
[02/16 00:58:30   6441s] Extracted 40.0008% (CPU Time= 0:00:04.3  MEM= 8131.2M)
[02/16 00:58:31   6441s] Extracted 50.0008% (CPU Time= 0:00:04.7  MEM= 8131.2M)
[02/16 00:58:31   6442s] Extracted 60.0005% (CPU Time= 0:00:05.3  MEM= 8131.2M)
[02/16 00:58:32   6443s] Extracted 70.0006% (CPU Time= 0:00:06.4  MEM= 8131.2M)
[02/16 00:58:34   6444s] Extracted 80.0007% (CPU Time= 0:00:07.6  MEM= 8131.2M)
[02/16 00:58:35   6445s] Extracted 90.0008% (CPU Time= 0:00:08.6  MEM= 8131.2M)
[02/16 00:58:36   6447s] Extracted 100% (CPU Time= 0:00:10.2  MEM= 8131.2M)
[02/16 00:58:36   6447s] eee: RC Grid memory freed = 155520 (36 X 36 X 10 X 12b)
[02/16 00:58:37   6447s] Number of Extracted Resistors     : 558715
[02/16 00:58:37   6447s] Number of Extracted Ground Cap.   : 565567
[02/16 00:58:37   6447s] Number of Extracted Coupling Cap. : 1261008
[02/16 00:58:37   6447s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 8107.191M)
[02/16 00:58:37   6447s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 00:58:37   6448s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 8107.2M)
[02/16 00:58:37   6448s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb_Filter.rcdb.d' for storing RC.
[02/16 00:58:37   6448s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 33970 access done (mem: 8107.191M)
[02/16 00:58:37   6448s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=8107.191M)
[02/16 00:58:37   6448s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 8107.191M)
[02/16 00:58:37   6448s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d) for hinst (top) of cell (systolic_top_ARRAY_SIZE8);
[02/16 00:58:37   6449s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=8107.191M)
[02/16 00:58:37   6449s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d': 0 access done (mem: 8107.191M)
[02/16 00:58:37   6449s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.2  Real Time: 0:00:12.0  MEM: 8107.191M)
[02/16 00:58:39   6454s] Setting infinite Tws ...
[02/16 00:58:39   6454s] First Iteration Infinite Tw... 
[02/16 00:58:39   6454s] Topological Sorting (REAL = 0:00:00.0, MEM = 8062.3M, InitMEM = 8062.3M)
[02/16 00:58:39   6454s] Start delay calculation (fullDC) (8 T). (MEM=4545.79)
[02/16 00:58:39   6454s] eee: RC Grid memory allocated = 155520 (36 X 36 X 10 X 12b)
[02/16 00:58:39   6455s] eee: pegSigSF=1.070000
[02/16 00:58:39   6455s] Initializing multi-corner resistance tables ...
[02/16 00:58:39   6455s] eee: Grid unit RC data computation started
[02/16 00:58:39   6455s] eee: Grid unit RC data computation completed
[02/16 00:58:39   6455s] eee: l=1 avDens=0.000868 usedTrk=75.253337 availTrk=86700.000000 sigTrk=75.253337
[02/16 00:58:39   6455s] eee: l=2 avDens=0.155856 usedTrk=11700.918403 availTrk=75075.000000 sigTrk=11700.918403
[02/16 00:58:39   6455s] eee: l=3 avDens=0.275027 usedTrk=24071.752170 availTrk=87525.000000 sigTrk=24071.752170
[02/16 00:58:39   6455s] eee: l=4 avDens=0.176469 usedTrk=11395.475963 availTrk=64575.000000 sigTrk=11395.475963
[02/16 00:58:39   6455s] eee: l=5 avDens=0.183093 usedTrk=9289.705463 availTrk=50737.500000 sigTrk=9289.705463
[02/16 00:58:39   6455s] eee: l=6 avDens=0.010672 usedTrk=115.711158 availTrk=10842.187500 sigTrk=115.711158
[02/16 00:58:39   6455s] eee: l=7 avDens=0.009524 usedTrk=45.803010 availTrk=4809.375000 sigTrk=45.803010
[02/16 00:58:39   6455s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:58:39   6455s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:58:39   6455s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/16 00:58:39   6455s] eee: LAM-FP: thresh=1 ; dimX=2572.000000 ; dimY=2572.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/16 00:58:39   6455s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274998 uaWl=1.000000 uaWlH=0.345200 aWlH=0.000000 lMod=0 pMax=0.860000 pMod=81 pModAss=50 wcR=0.567600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.419000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/16 00:58:39   6455s] eee: NetCapCache creation started. (Current Mem: 8062.344M) 
[02/16 00:58:40   6455s] eee: NetCapCache completed. (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  Curr Mem: 8062.344M) 
[02/16 00:58:40   6455s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(370.368000, 370.368000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (35 X 35)
[02/16 00:58:40   6455s] eee: Metal Layers Info:
[02/16 00:58:40   6455s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:58:40   6455s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/16 00:58:40   6455s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:58:40   6455s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:58:40   6455s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/16 00:58:40   6455s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/16 00:58:40   6455s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/16 00:58:40   6455s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.000 |   0.46 | V | 0 |  1 |
[02/16 00:58:40   6455s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/16 00:58:40   6455s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/16 00:58:40   6455s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/16 00:58:40   6455s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/16 00:58:40   6455s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/16 00:58:40   6455s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/16 00:58:40   6455s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/16 00:58:40   6455s] eee: +-----------------------NDR Info-----------------------+
[02/16 00:58:40   6455s] eee: NDR Count = 0, Fake NDR = 0
[02/16 00:58:40   6456s] End AAE Lib Interpolated Model. (MEM=4554.062500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:58:40   6456s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/systolic_top_ARRAY_SIZE8_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_YtRl8F.rcdb.d' for reading (mem: 8070.555M)
[02/16 00:58:40   6456s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 8078.6M)
[02/16 00:58:50   6520s] Total number of fetched objects 35615
[02/16 00:58:50   6520s] AAE_INFO-618: Total number of nets in the design is 36541,  100.0 percent of the nets selected for SI analysis
[02/16 00:58:51   6523s] End Timing Check Calculation. (CPU Time=0:00:02.8, Real Time=0:00:01.0)
[02/16 00:58:51   6523s] End delay calculation. (MEM=4635.41 CPU=0:01:06 REAL=0:00:11.0)
[02/16 00:58:51   6523s] End delay calculation (fullDC). (MEM=4635.41 CPU=0:01:09 REAL=0:00:12.0)
[02/16 00:58:51   6523s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9_raindrop_kevinlevin_ScPyff/.AAE_PkKvBN/.AAE_156106_304a51de-292b-4b8a-96ba-dafb09eaf0e9/waveform.data...
[02/16 00:58:51   6523s] *** CDM Built up (cpu=0:01:27  real=0:00:26.0  mem= 8038.6M) ***
[02/16 00:58:52   6530s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4645.8M)
[02/16 00:58:52   6530s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 00:58:52   6531s] Loading CTE timing window is completed (CPU = 0:00:01.2, REAL = 0:00:00.0, MEM = 4645.8M)
[02/16 00:58:52   6531s] Starting SI iteration 2
[02/16 00:58:52   6531s] Start delay calculation (fullDC) (8 T). (MEM=4365.44)
[02/16 00:58:52   6531s] End AAE Lib Interpolated Model. (MEM=4365.441406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 00:58:54   6545s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 2200. 
[02/16 00:58:54   6545s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 35615. 
[02/16 00:58:54   6545s] Total number of fetched objects 35615
[02/16 00:58:54   6545s] AAE_INFO-618: Total number of nets in the design is 36541,  9.5 percent of the nets selected for SI analysis
[02/16 00:58:54   6545s] End delay calculation. (MEM=4429.33 CPU=0:00:13.8 REAL=0:00:02.0)
[02/16 00:58:54   6545s] End delay calculation (fullDC). (MEM=4429.33 CPU=0:00:13.8 REAL=0:00:02.0)
[02/16 00:58:54   6545s] *** CDM Built up (cpu=0:00:13.8  real=0:00:02.0  mem= 7526.6M) ***
[02/16 00:59:00   6556s] <CMD> saveDesign ../outputs/systolic_top_8x8_innovus.dat
[02/16 00:59:00   6557s] The in-memory database contained RC information but was not saved. To save 
[02/16 00:59:00   6557s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/16 00:59:00   6557s] so it should only be saved when it is really desired.
[02/16 00:59:00   6557s] #% Begin save design ... (date=02/16 00:59:00, mem=4221.0M)
[02/16 00:59:00   6557s] % Begin Save ccopt configuration ... (date=02/16 00:59:00, mem=4221.1M)
[02/16 00:59:00   6557s] % End Save ccopt configuration ... (date=02/16 00:59:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=4222.0M, current mem=4222.0M)
[02/16 00:59:00   6557s] % Begin Save netlist data ... (date=02/16 00:59:00, mem=4222.0M)
[02/16 00:59:00   6557s] Writing Binary DB to ../outputs/systolic_top_8x8_innovus.dat.dat/vbin/systolic_top_ARRAY_SIZE8.v.bin in multi-threaded mode...
[02/16 00:59:01   6557s] % End Save netlist data ... (date=02/16 00:59:01, total cpu=0:00:00.2, real=0:00:01.0, peak res=4224.3M, current mem=4224.3M)
[02/16 00:59:01   6557s] Saving symbol-table file in separate thread ...
[02/16 00:59:01   6557s] Saving congestion map file in separate thread ...
[02/16 00:59:01   6557s] Saving congestion map file ../outputs/systolic_top_8x8_innovus.dat.dat/systolic_top_ARRAY_SIZE8.route.congmap.gz ...
[02/16 00:59:01   6557s] % Begin Save AAE data ... (date=02/16 00:59:01, mem=4224.6M)
[02/16 00:59:01   6557s] Saving AAE Data ...
[02/16 00:59:01   6557s] % End Save AAE data ... (date=02/16 00:59:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=4224.6M, current mem=4223.9M)
[02/16 00:59:01   6558s] Saving preference file ../outputs/systolic_top_8x8_innovus.dat.dat/gui.pref.tcl ...
[02/16 00:59:02   6559s] Saving mode setting ...
[02/16 00:59:02   6559s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/16 00:59:02   6559s] Saving global file ...
[02/16 00:59:02   6559s] *info - save blackBox cells to lef file ../outputs/systolic_top_8x8_innovus.dat.dat/systolic_top_ARRAY_SIZE8.bbox.lef
[02/16 00:59:02   6559s] Saving Drc markers ...
[02/16 00:59:02   6559s] ... 1000 markers are saved ...
[02/16 00:59:02   6559s] ... 1000 geometry drc markers are saved ...
[02/16 00:59:02   6559s] ... 0 antenna drc markers are saved ...
[02/16 00:59:02   6559s] Saving special route data file in separate thread ...
[02/16 00:59:02   6559s] Saving PG file in separate thread ...
[02/16 00:59:02   6559s] Saving placement file in separate thread ...
[02/16 00:59:02   6559s] Saving route file in separate thread ...
[02/16 00:59:02   6559s] Saving property file in separate thread ...
[02/16 00:59:02   6559s] # Saving DCLS sp-data for 0 Insts.
[02/16 00:59:02   6559s] Saving PG file ../outputs/systolic_top_8x8_innovus.dat.dat/systolic_top_ARRAY_SIZE8.pg.gz, version#2, (Created by Innovus v23.14-s088_1 on Mon Feb 16 00:59:02 2026)
[02/16 00:59:02   6559s] Saving property file ../outputs/systolic_top_8x8_innovus.dat.dat/systolic_top_ARRAY_SIZE8.prop
[02/16 00:59:02   6559s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/16 00:59:03   6559s] Save Adaptive View Pruning View Names to Binary file
[02/16 00:59:03   6559s] *** Completed savePlace (cpu=0:00:00.3 real=0:00:01.0 mem=7558.3M) ***
[02/16 00:59:03   6559s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[02/16 00:59:03   6559s] *** Completed saveProperty (cpu=0:00:00.4 real=0:00:01.0 mem=7558.3M) ***
[02/16 00:59:03   6559s] *** Completed savePGFile (cpu=0:00:00.5 real=0:00:01.0 mem=7558.3M) ***
[02/16 00:59:03   6559s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[02/16 00:59:03   6559s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[02/16 00:59:03   6560s] *** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=7558.3M) ***
[02/16 00:59:03   6560s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[02/16 00:59:03   6560s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
[02/16 00:59:04   6560s] #Saving pin access data to file ../outputs/systolic_top_8x8_innovus.dat.dat/systolic_top_ARRAY_SIZE8.apa ...
[02/16 00:59:04   6560s] #
[02/16 00:59:04   6560s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[02/16 00:59:04   6560s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[02/16 00:59:04   6560s] % Begin Save power constraints data ... (date=02/16 00:59:04, mem=4243.4M)
[02/16 00:59:04   6560s] % End Save power constraints data ... (date=02/16 00:59:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=4243.4M, current mem=4243.4M)
[02/16 00:59:05   6561s] Generated self-contained design systolic_top_8x8_innovus.dat.dat
[02/16 00:59:05   6561s] #% End save design ... (date=02/16 00:59:05, total cpu=0:00:04.3, real=0:00:05.0, peak res=4245.6M, current mem=4245.6M)
[02/16 00:59:05   6561s] 
[02/16 00:59:05   6561s] *** Summary of all messages that are not suppressed in this session:
[02/16 00:59:05   6561s] Severity  ID               Count  Summary                                  
[02/16 00:59:05   6561s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/16 00:59:05   6561s] *** Message Summary: 1 warning(s), 0 error(s)
[02/16 00:59:05   6561s] 
[02/16 00:59:39   6565s] <CMD> zoomBox -379.49200 -136.86225 912.33425 526.52900
[02/16 00:59:40   6566s] <CMD> zoomBox -73.54275 63.64700 499.64800 357.99750
[02/16 00:59:41   6566s] <CMD> zoomBox 55.49775 116.18350 309.82575 246.78850
[02/16 00:59:41   6566s] <CMD> zoomBox 70.93625 122.46900 287.11525 233.48325
[02/16 00:59:42   6567s] <CMD> zoomBox 122.93050 151.39475 218.85050 200.65250
[02/16 00:59:43   6567s] <CMD> zoomBox 145.96800 164.19700 188.52875 186.05325
[02/16 00:59:43   6567s] <CMD> zoomBox 148.72425 165.72875 184.90100 184.30650
[02/16 00:59:43   6567s] <CMD> zoomBox 158.45275 171.13500 172.09675 178.14150
[02/16 00:59:44   6567s] <CMD> zoomBox 161.72925 172.95550 167.78400 176.06475
[02/16 00:59:45   6567s] <CMD> zoomBox 156.18825 169.87625 175.07625 179.57575
[02/16 00:59:45   6567s] <CMD> zoomBox 138.90475 160.27175 197.82350 190.52825
[02/16 00:59:46   6568s] <CMD> zoomBox 70.98675 122.24550 287.21225 233.28375
[02/16 00:59:46   6568s] <CMD> zoomBox -83.18700 35.92525 490.12875 330.34000
[02/16 00:59:47   6568s] <CMD> zoomBox -309.84600 -90.97850 788.44725 473.02775
[02/16 00:59:48   6568s] <CMD> zoomBox -238.71800 -51.15475 694.83150 428.25075
[02/16 00:59:48   6569s] <CMD> zoomBox -178.25925 -17.30450 615.25800 390.19025
[02/16 00:59:49   6569s] <CMD> zoomBox -126.86925 11.46825 547.62050 357.83875
[02/16 00:59:52   6570s] <CMD> setLayerPreference violation -isVisible 0
[02/16 01:07:20   6614s] <CMD> fit
[02/16 01:07:28   6616s] <CMD> selectInst {u_array_gen_row[3].gen_col[5].u_pe_csa_tree_ADD_TC_OP_groupi_g2551}
[02/16 01:07:29   6616s] <CMD> deselectAll
[02/16 01:07:29   6616s] <CMD> selectInst FILLER_T_4_8831
[02/16 01:07:29   6616s] <CMD> deselectAll
[02/16 01:07:29   6616s] <CMD> selectInst {u_array_gen_row[2].gen_col[3].u_pe_u_mac_acc_reg_reg[4]}
[02/16 01:07:30   6616s] <CMD> deselectAll
[02/16 01:07:30   6616s] <CMD> selectInst FILLER_T_0_5167
[02/16 01:07:30   6616s] <CMD> deselectAll
[02/16 01:07:30   6616s] <CMD> selectWire 303.2280 174.1680 303.3000 227.0160 3 TIE_LTIEHI_713_NET
[02/16 01:07:31   6616s] <CMD> deselectAll
[02/16 01:07:31   6616s] <CMD> selectInst FE_RC_169_0
[02/16 01:07:32   6617s] <CMD> deselectAll
[02/16 01:07:32   6617s] <CMD> selectWire 151.0200 200.2320 151.0920 203.1120 3 FE_OFN12920_u_array_b_wire_1__4__3
[02/16 01:07:32   6617s] <CMD> deselectAll
[02/16 01:07:32   6617s] <CMD> selectInst g63625
[02/16 01:07:33   6617s] <CMD> deselectAll
[02/16 01:07:33   6617s] <CMD> selectWire 218.6880 158.4120 222.3840 158.5080 4 FE_OFN304_n_18
[02/16 01:07:33   6617s] <CMD> deselectAll
[02/16 01:07:33   6617s] <CMD> selectWire 313.7280 193.9320 313.8240 262.7640 5 TIE_LTIEHI_739_NET
[02/16 01:07:34   6617s] <CMD> deselectAll
[02/16 01:07:34   6617s] <CMD> selectInst {u_array_gen_row[4].gen_col[4].u_pe_csa_tree_ADD_TC_OP_groupi_g2552}
[02/16 01:07:34   6618s] <CMD> deselectAll
[02/16 01:07:34   6618s] <CMD> selectWire 237.8880 130.7640 237.9840 176.1720 5 TIE_LTIEHI_576_NET
[02/16 01:07:35   6618s] <CMD> deselectAll
[02/16 01:07:35   6618s] <CMD> selectInst FILLER_T_4_7334
[02/16 01:07:36   6618s] <CMD> deselectAll
[02/16 01:07:36   6618s] <CMD> selectInst TIE_LTIEHI_76
[02/16 01:07:37   6618s] <CMD> zoomBox -28.35850 120.20575 225.96925 250.81050
[02/16 01:07:38   6619s] <CMD> zoomBox 38.03500 170.50025 96.94200 200.75075
[02/16 01:07:38   6619s] <CMD> zoomBox 51.63175 180.80050 70.51675 190.49850
[02/16 01:07:39   6619s] <CMD> zoomBox 55.20075 183.50375 63.58100 187.80725
[02/16 01:07:39   6619s] <CMD> zoomBox 56.29925 184.33575 61.44575 186.97875
[02/16 01:07:40   6619s] <CMD> zoomBox 57.38775 185.16050 59.32925 186.15750
[02/16 01:07:40   6619s] <CMD> zoomBox 57.64225 185.35325 58.83450 185.96550
[02/16 01:07:42   6620s] <CMD> deselectAll
[02/16 01:07:42   6620s] <CMD> selectWire 58.1760 149.5800 58.2720 217.8360 5 TIE_LTIEHI_137_NET
[02/16 01:07:43   6620s] <CMD> deselectAll
[02/16 01:07:43   6620s] <CMD> selectWire 58.1400 184.9200 58.2120 185.9760 3 CTS_71
[02/16 01:07:44   6620s] <CMD> deselectAll
[02/16 01:07:44   6620s] <CMD> selectWire 57.9840 152.8440 58.0800 205.3560 5 TIE_LTIEHI_129_NET
[02/16 01:07:45   6621s] <CMD> deselectAll
[02/16 01:07:45   6621s] <CMD> selectInst {mat_b_reg[2][0][0]}
[02/16 01:07:47   6621s] <CMD> zoomBox 56.43825 184.40375 60.81325 186.65050
[02/16 01:07:47   6621s] <CMD> zoomBox 54.37925 182.76400 64.24075 187.82825
[02/16 01:07:49   6621s] <CMD> zoomBox 47.65575 177.52275 73.80425 190.95075
[02/16 01:07:49   6621s] <CMD> zoomBox 24.45850 159.27500 106.02800 201.16325
[02/16 01:07:50   6622s] <CMD> zoomBox -6.98125 134.48225 149.28000 214.72700
[02/16 01:07:50   6622s] <CMD> zoomBox -48.31000 101.89175 206.13600 232.55725
[02/16 01:07:51   6622s] <CMD> zoomBox -89.50525 69.45275 262.66925 250.30475
[02/16 01:07:52   6622s] <CMD> zoomBox -182.78200 -3.99775 390.67550 290.48975
[02/16 01:07:53   6623s] <CMD> zoomBox -233.77300 -76.44500 559.93975 331.15000
[02/16 01:07:53   6623s] <CMD> deselectAll
[02/16 01:07:54   6623s] <CMD> zoomBox -377.50150 -166.02625 721.06300 398.11925
[02/16 01:07:55   6624s] <CMD> fit
[02/16 01:10:59   6642s] <CMD> zoomBox -34.47850 206.99500 264.73100 360.64800
[02/16 01:11:00   6642s] <CMD> zoomBox 32.19925 291.93975 145.04625 349.89000
[02/16 01:11:01   6642s] <CMD> zoomBox 57.34650 323.97650 99.90725 345.83275
[02/16 01:11:01   6642s] <CMD> zoomBox 59.63075 326.88650 95.80725 345.46425
[02/16 01:11:01   6642s] <CMD> zoomBox 67.69200 337.15700 81.33650 344.16375
[02/16 01:11:02   6642s] <CMD> zoomBox 70.40750 340.61650 76.46175 343.72550
[02/16 01:11:03   6643s] <CMD> selectWire 6.1920 343.1160 364.1040 343.1880 1 VDD
[02/16 01:11:04   6643s] <CMD> zoomBox 65.76450 335.89300 84.65200 345.59225
[02/16 01:11:04   6643s] <CMD> zoomBox 51.17700 321.18500 110.09525 351.44125
[02/16 01:11:05   6643s] <CMD> zoomBox 5.65700 275.60050 189.44675 369.98200
[02/16 01:11:06   6644s] <CMD> zoomBox -105.49475 167.63625 381.81825 417.88600
[02/16 01:11:06   6644s] <CMD> zoomBox -217.62500 58.82025 575.88300 466.31025
[02/16 01:11:07   6644s] <CMD> deselectAll
[02/16 01:11:08   6645s] <CMD> fit
[02/16 01:11:19   6647s] <CMD> setLayerPreference violation -isVisible 1
[02/16 01:11:22   6647s] <CMD> zoomBox 159.30775 25.33375 413.63625 155.93900
[02/16 01:11:23   6648s] <CMD> zoomBox 280.87775 40.25350 362.41050 82.12300
[02/16 01:11:24   6648s] <CMD> zoomBox 318.17025 50.00600 344.30875 63.42900
[02/16 01:11:25   6648s] <CMD> zoomBox 332.02025 52.80550 340.40000 57.10875
[02/16 01:11:26   6648s] <CMD> zoomBox 332.94375 53.05650 340.06675 56.71425
[02/16 01:11:26   6648s] <CMD> zoomBox 335.85225 53.81925 339.01300 55.44250
[02/16 01:11:28   6649s] <CMD> zoomBox 337.04975 54.19825 338.06375 54.71900
[02/16 01:11:29   6649s] <CMD> zoomBox 337.29125 54.26375 337.91450 54.58375
[02/16 01:11:30   6649s] <CMD> selectMarker 337.6080 54.3600 337.6800 54.3960 3 1 26
[02/16 01:11:31   6650s] <CMD> deselectAll
[02/16 01:11:31   6650s] <CMD> selectMarker 337.6080 54.3600 337.6800 54.3960 3 1 26
[02/16 01:11:32   6650s] <CMD> deselectAll
[02/16 01:11:32   6650s] <CMD> selectMarker 337.6800 54.3600 337.7520 54.3960 3 1 26
[02/16 01:11:33   6650s] <CMD> zoomBox 336.57350 54.06650 338.22675 54.91550
[02/16 01:11:33   6650s] <CMD> zoomBox 334.13100 53.39650 339.28900 56.04525
[02/16 01:11:34   6650s] <CMD> zoomBox 326.51150 51.31200 342.60200 59.57500
[02/16 01:11:35   6650s] <CMD> zoomBox 302.76250 45.28800 352.95575 71.06375
[02/16 01:11:35   6651s] <CMD> zoomBox 228.24950 25.80500 384.82275 106.21000
[02/16 01:11:36   6651s] <CMD> zoomBox 45.43225 -27.09275 460.58300 186.09950
[02/16 01:11:37   6651s] <CMD> zoomBox -376.02750 -163.86775 559.61875 316.61450
[02/16 01:11:37   6651s] <CMD> zoomBox -514.33425 -204.07900 586.42625 361.19425
[02/16 01:11:38   6652s] <CMD> zoomBox -1553.29100 -686.99425 1365.34125 811.81025
[02/16 01:11:39   6652s] <CMD> zoomBox -608.70275 -207.73250 686.30975 457.29500
[02/16 01:11:41   6653s] <CMD> fit
[02/16 01:11:43   6653s] <CMD> setLayerPreference violation -isVisible 0
[02/16 01:11:43   6654s] <CMD> deselectAll
[02/16 01:13:16   6663s] <CMD> fit
[02/16 01:13:17   6663s] <CMD> fit
[02/16 01:13:17   6663s] <CMD> fit
[02/16 01:13:20   6664s] <CMD> fit
