

Microchip Technology PIC18 Macro Assembler V1.45 build -152302408 
                                                                                                           Fri Feb  7 09:08:31 2020


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.45
     3                           	; Copyright (C) 1984-2017 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; @LC-meter-18f252-release.xc8
    11                           	;
    12                           
    13                           
    14                           	processor	18F252
    15                           
    16                           	GLOBAL	_main,start
    17                           	FNROOT	_main
    18                           
    19  0000                     
    20                           	psect	config,class=CONFIG,delta=1,noexec
    21                           	psect	idloc,class=IDLOC,delta=1,noexec
    22                           	psect	const,class=CONST,delta=1,reloc=2,noexec
    23                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    24                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    25                           	psect	rbss,class=COMRAM,space=1,noexec
    26                           	psect	bss,class=RAM,space=1,noexec
    27                           	psect	rdata,class=COMRAM,space=1,noexec
    28                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    29                           	psect	bss,class=RAM,space=1,noexec
    30                           	psect	data,class=RAM,space=1,noexec
    31                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    32                           	psect	nvrram,class=COMRAM,space=1,noexec
    33                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    34                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    35                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    36                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    37                           	psect	bigbss,class=BIGRAM,space=1,noexec
    38                           	psect	bigdata,class=BIGRAM,space=1,noexec
    39                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    40                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    41                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    42                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    44                           
    45                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    46                           	psect	powerup,class=CODE,delta=1,reloc=2
    47                           	psect	init,class=CODE,delta=1,reloc=2
    48                           	psect	text,class=CODE,delta=1,reloc=2
    49                           GLOBAL	intlevel0,intlevel1,intlevel2
    50                           intlevel0:
    51  002D0A                     intlevel1:
    52  002D0A                     intlevel2:
    53  002D0A                     GLOBAL	intlevel3
    54                           intlevel3:
    55  002D0A                     	psect	clrtext,class=CODE,delta=1,reloc=2
    56                           
    57                           	psect	intcode,class=CODE,delta=1,reloc=2
    58                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    59                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    60                           	psect	intret,class=CODE,delta=1,reloc=2
    61                           	psect	intentry,class=CODE,delta=1,reloc=2
    62                           	psect	intsave_regs,class=BIGRAM,space=1
    63                           
    64                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    65                           	psect	smallconst
    66                           	GLOBAL	__smallconst
    67                           __smallconst:
    68  000600                     	psect	mediumconst
    69                           	GLOBAL	__mediumconst
    70                           __mediumconst:
    71  000000                     wreg	EQU	0FE8h
    72  0000                     fsr0l	EQU	0FE9h
    73  0000                     fsr0h	EQU	0FEAh
    74  0000                     fsr1l	EQU	0FE1h
    75  0000                     fsr1h	EQU	0FE2h
    76  0000                     fsr2l	EQU	0FD9h
    77  0000                     fsr2h	EQU	0FDAh
    78  0000                     postinc0	EQU	0FEEh
    79  0000                     postdec0	EQU	0FEDh
    80  0000                     postinc1	EQU	0FE6h
    81  0000                     postdec1	EQU	0FE5h
    82  0000                     postinc2	EQU	0FDEh
    83  0000                     postdec2	EQU	0FDDh
    84  0000                     tblptrl	EQU	0FF6h
    85  0000                     tblptrh	EQU	0FF7h
    86  0000                     tblptru	EQU	0FF8h
    87  0000                     tablat		EQU	0FF5h
    88  0000                     
    89                           	PSECT	ramtop,class=RAM,noexec
    90                           	GLOBAL	__S1			; top of RAM usage
    91                           	GLOBAL	__ramtop
    92                           	GLOBAL	__LRAM,__HRAM
    93                           __ramtop:
    94  000600                     
    95                           	psect	reset_vec
    96                           reset_vec:
    97  000000                     	nop	; NOP for reset vector (precedes GOTO instruction)
    98  000000  F000               	; No powerup routine
    99                           	global start
   100                           
   101                           ; jump to start
   102                           	goto start
   103  000002  EF4E  F000         	GLOBAL __accesstop
   104                           __accesstop EQU 128
   105  0000                     
   106                           ;Initialize the stack pointer (FSR1)
   107                           	global stacklo, stackhi
   108                           	stacklo	equ	012Dh
   109  0000                     	stackhi	equ	05FFh
   110  0000                     
   111                           
   112                           	psect	stack,class=STACK,space=2,noexec
   113                           	global ___sp,___inthi_sp,___intlo_sp
   114                           ___sp:
   115  000000                     ___inthi_sp:
   116  000000                     ___intlo_sp:
   117  000000                     
   118                           
   119                           
   120                           	psect	init
   121                           start:
   122  00009C                     	global start_initialization
   123                           	goto start_initialization	;jump to C runtime clear & initialization
   124  00009C  EF46  F014         
   125                           ; Padding undefined space
   126                           	psect	config,class=CONFIG,delta=1,noexec
   127                           		org 0x0
   128  300000                     		db 0xFF
   129  300000  FF                 
   130                           ; Config register CONFIG1H @ 0x300001
   131                           ;	Oscillator Selection bits
   132                           ;	OSC = HSPLL, HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)
   133                           ;	Oscillator System Clock Switch Enable bit
   134                           ;	OSCS = OFF, Oscillator system clock switch option is disabled (main oscillator is source)
   135                           
   136                           	psect	config,class=CONFIG,delta=1,noexec
   137                           		org 0x1
   138  300001                     		db 0x26
   139  300001  26                 
   140                           ; Config register CONFIG2L @ 0x300002
   141                           ;	Power-up Timer Enable bit
   142                           ;	PWRT = ON, PWRT enabled
   143                           ;	Brown-out Reset Enable bit
   144                           ;	BOR = ON, Brown-out Reset enabled
   145                           ;	Brown-out Reset Voltage bits
   146                           ;	BORV = 27, VBOR set to 2.7V
   147                           
   148                           	psect	config,class=CONFIG,delta=1,noexec
   149                           		org 0x2
   150  300002                     		db 0xA
   151  300002  0A                 
   152                           ; Config register CONFIG2H @ 0x300003
   153                           ;	Watchdog Timer Enable bit
   154                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   155                           ;	Watchdog Timer Postscale Select bits
   156                           ;	WDTPS = 0x7, unprogrammed default
   157                           
   158                           	psect	config,class=CONFIG,delta=1,noexec
   159                           		org 0x3
   160  300003                     		db 0xE
   161  300003  0E                 
   162                           ; Padding undefined space
   163                           	psect	config,class=CONFIG,delta=1,noexec
   164                           		org 0x4
   165  300004                     		db 0xFF
   166  300004  FF                 
   167                           ; Config register CONFIG3H @ 0x300005
   168                           ;	CCP2 Mux bit
   169                           ;	CCP2MUX = ON, CCP2 input/output is multiplexed with RC1
   170                           
   171                           	psect	config,class=CONFIG,delta=1,noexec
   172                           		org 0x5
   173  300005                     		db 0x1
   174  300005  01                 
   175                           ; Config register CONFIG4L @ 0x300006
   176                           ;	Stack Full/Underflow Reset Enable bit
   177                           ;	STVR = OFF, Stack Full/Underflow will not cause RESET
   178                           ;	Low Voltage ICSP Enable bit
   179                           ;	LVP = OFF, Low Voltage ICSP disabled
   180                           ;	Background Debugger Enable bit
   181                           ;	DEBUG = 0x1, unprogrammed default
   182                           
   183                           	psect	config,class=CONFIG,delta=1,noexec
   184                           		org 0x6
   185  300006                     		db 0x80
   186  300006  80                 
   187                           ; Padding undefined space
   188                           	psect	config,class=CONFIG,delta=1,noexec
   189                           		org 0x7
   190  300007                     		db 0xFF
   191  300007  FF                 
   192                           ; Config register CONFIG5L @ 0x300008
   193                           ;	unspecified using default value
   194                           
   195                           	psect	config,class=CONFIG,delta=1,noexec
   196                           		org 0x8
   197  300008                     		db 0xF
   198  300008  0F                 
   199                           ; Config register CONFIG5H @ 0x300009
   200                           ;	Boot Block Code Protection bit
   201                           ;	CPB = 0x1, unprogrammed default
   202                           ;	Data EEPROM Code Protection bit
   203                           ;	CPD = OFF, Data EEPROM not code protected
   204                           
   205                           	psect	config,class=CONFIG,delta=1,noexec
   206                           		org 0x9
   207  300009                     		db 0xC0
   208  300009  C0                 
   209                           ; Config register CONFIG6L @ 0x30000A
   210                           ;	Write Protection bit
   211                           ;	WRT0 = OFF, Block 0 (000200-001FFFh) not write protected
   212                           ;	Write Protection bit
   213                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write protected
   214                           ;	Write Protection bit
   215                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write protected
   216                           ;	Write Protection bit
   217                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write protected
   218                           
   219                           	psect	config,class=CONFIG,delta=1,noexec
   220                           		org 0xA
   221  30000A                     		db 0xF
   222  30000A  0F                 
   223                           ; Config register CONFIG6H @ 0x30000B
   224                           ;	Configuration Register Write Protection bit
   225                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write protected
   226                           ;	Boot Block Write Protection bit
   227                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write protected
   228                           ;	Data EEPROM Write Protection bit
   229                           ;	WRTD = OFF, Data EEPROM not write protected
   230                           
   231                           	psect	config,class=CONFIG,delta=1,noexec
   232                           		org 0xB
   233  30000B                     		db 0xE0
   234  30000B  E0                 
   235                           ; Config register CONFIG7L @ 0x30000C
   236                           ;	Table Read Protection bit
   237                           ;	EBTR0 = OFF, Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks
   238                           ;	Table Read Protection bit
   239                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks
   240                           ;	Table Read Protection bit
   241                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks
   242                           ;	Table Read Protection bit
   243                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks
   244                           
   245                           	psect	config,class=CONFIG,delta=1,noexec
   246                           		org 0xC
   247  30000C                     		db 0xF
   248  30000C  0F                 
   249                           ; Config register CONFIG7H @ 0x30000D
   250                           ;	Boot Block Table Read Protection bit
   251                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks
   252                           
   253                           	psect	config,class=CONFIG,delta=1,noexec
   254                           		org 0xD
   255  30000D                     		db 0x40
   256  30000D  40                 
   257                           
   258                           psect comram,class=COMRAM,space=1
   259                           psect abs1,class=ABS1,space=1
   260                           psect bigram,class=BIGRAM,space=1
   261                           psect ram,class=RAM,space=1
   262                           psect bank0,class=BANK0,space=1
   263                           psect bank1,class=BANK1,space=1
   264                           psect bank2,class=BANK2,space=1
   265                           psect bank3,class=BANK3,space=1
   266                           psect bank4,class=BANK4,space=1
   267                           psect bank5,class=BANK5,space=1
   268                           psect sfr,class=SFR,space=1
   269                           
   270                           
   271                           	end	start
   272  002D0A  FFFF               


Microchip Technology PIC18 Macro Assembler V1.45 build -152302408 
Symbol Table                                                                                               Fri Feb  7 09:08:31 2020

                                                          __S1 012D  
                                                         ___sp 0000  
                                                         _main 1E14  
                                                         start 009C  
                                                        __HRAM 0000  
                                                        __LRAM 0001  
                                                 __mediumconst 0000  
                                                       stackhi 0005FF  
                                                       stacklo 00012D  
                                                   __accesstop 000080  
                                                   ___inthi_sp 0000  
                                                   ___intlo_sp 0000  
                                                      __ramtop 0600  
                                          start_initialization 288C  
                                                  __smallconst 0600  
                                                     intlevel0 2D0A  
                                                     intlevel1 2D0A  
                                                     intlevel2 2D0A  
                                                     intlevel3 2D0A  
                                                     reset_vec 0000  
