Warning (10268): Verilog HDL information at uart_rx.v(67): always construct contains both blocking and non-blocking assignments File: /home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/code/uart_rx.v Line: 67
