{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525806250837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525806250840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  8 16:04:10 2018 " "Processing started: Tue May  8 16:04:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525806250840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1525806250840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1525806250844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1525806251729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Design Software" 0 -1 1525806251729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eRegFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eRegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eRegFile-aRegfile " "Found design unit 1: eRegFile-aRegfile" {  } { { "eRegFile.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/eRegFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525806315071 ""} { "Info" "ISGN_ENTITY_NAME" "1 eRegFile " "Found entity 1: eRegFile" {  } { { "eRegFile.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/eRegFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525806315071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525806315071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMem-aMem " "Found design unit 1: eMem-aMem" {  } { { "eMem.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/eMem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525806315076 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMem " "Found entity 1: eMem" {  } { { "eMem.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/eMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525806315076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525806315076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525806315079 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525806315079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525806315079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1525806315277 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_y alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): signal \"aux_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1525806315286 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_y alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"aux_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1525806315293 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_y alu.vhd(18) " "VHDL Process Statement warning at alu.vhd(18): inferring latch(es) for signal or variable \"aux_y\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1525806315293 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[0\] alu.vhd(18) " "Inferred latch for \"aux_y\[0\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315301 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[1\] alu.vhd(18) " "Inferred latch for \"aux_y\[1\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315306 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[2\] alu.vhd(18) " "Inferred latch for \"aux_y\[2\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315313 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[3\] alu.vhd(18) " "Inferred latch for \"aux_y\[3\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315313 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[4\] alu.vhd(18) " "Inferred latch for \"aux_y\[4\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[5\] alu.vhd(18) " "Inferred latch for \"aux_y\[5\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315315 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[6\] alu.vhd(18) " "Inferred latch for \"aux_y\[6\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315315 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[7\] alu.vhd(18) " "Inferred latch for \"aux_y\[7\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315316 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[8\] alu.vhd(18) " "Inferred latch for \"aux_y\[8\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315323 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[9\] alu.vhd(18) " "Inferred latch for \"aux_y\[9\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315328 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[10\] alu.vhd(18) " "Inferred latch for \"aux_y\[10\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315329 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[11\] alu.vhd(18) " "Inferred latch for \"aux_y\[11\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315329 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[12\] alu.vhd(18) " "Inferred latch for \"aux_y\[12\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315330 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[13\] alu.vhd(18) " "Inferred latch for \"aux_y\[13\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315332 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[14\] alu.vhd(18) " "Inferred latch for \"aux_y\[14\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315344 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[15\] alu.vhd(18) " "Inferred latch for \"aux_y\[15\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315344 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[16\] alu.vhd(18) " "Inferred latch for \"aux_y\[16\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315344 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[17\] alu.vhd(18) " "Inferred latch for \"aux_y\[17\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315344 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[18\] alu.vhd(18) " "Inferred latch for \"aux_y\[18\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315344 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[19\] alu.vhd(18) " "Inferred latch for \"aux_y\[19\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315345 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[20\] alu.vhd(18) " "Inferred latch for \"aux_y\[20\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315345 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[21\] alu.vhd(18) " "Inferred latch for \"aux_y\[21\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315345 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[22\] alu.vhd(18) " "Inferred latch for \"aux_y\[22\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315345 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[23\] alu.vhd(18) " "Inferred latch for \"aux_y\[23\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315345 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[24\] alu.vhd(18) " "Inferred latch for \"aux_y\[24\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315345 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[25\] alu.vhd(18) " "Inferred latch for \"aux_y\[25\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315345 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[26\] alu.vhd(18) " "Inferred latch for \"aux_y\[26\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315345 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[27\] alu.vhd(18) " "Inferred latch for \"aux_y\[27\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315346 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[28\] alu.vhd(18) " "Inferred latch for \"aux_y\[28\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315346 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[29\] alu.vhd(18) " "Inferred latch for \"aux_y\[29\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315346 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[30\] alu.vhd(18) " "Inferred latch for \"aux_y\[30\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315349 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[31\] alu.vhd(18) " "Inferred latch for \"aux_y\[31\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1525806315349 "|alu"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1323 " "Peak virtual memory: 1323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525806315743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  8 16:05:15 2018 " "Processing ended: Tue May  8 16:05:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525806315743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525806315743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525806315743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1525806315743 ""}
