

================================================================
== Synthesis Summary Report of 'decoder'
================================================================
+ General Information: 
    * Date:           Mon Dec  5 17:43:08 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        ecc_decoder_src
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |                                   Modules                                  | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |           |     |
    |                                   & Loops                                  | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +----------------------------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ decoder                                                                   |     -|   9.79|        -|          -|         -|        -|     -|        no|  4 (1%)|   -|  3420 (1%)|  2988 (2%)|    -|
    | + grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295                              |     -|  13.05|        -|          -|         -|        -|     -|        no|       -|   -|  119 (~0%)|  115 (~0%)|    -|
    |  o VITIS_LOOP_27_1                                                         |     -|  14.60|        -|          -|         2|        1|     -|       yes|       -|   -|          -|          -|    -|
    | + grp_decoder_bit_fu_316*                                                  |     -|   9.79|      620|  1.240e+04|         -|      586|     -|  dataflow|  4 (1%)|   -|  2801 (1%)|  2232 (1%)|    -|
    |  + grp_decoder_bit_Block_split148_proc3_fu_170                             |     -|  11.03|      585|  1.170e+04|         -|      585|     -|        no|  3 (1%)|   -|  2518 (1%)|  1516 (1%)|    -|
    |   + grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751  |     -|  12.19|      128|  2.560e+03|         -|      128|     -|        no|       -|   -|  173 (~0%)|  342 (~0%)|    -|
    |    o VITIS_LOOP_198_3                                                      |     -|  14.60|      126|  2.520e+03|         2|        1|   126|       yes|       -|   -|          -|          -|    -|
    |   + grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758  |     -|  12.13|       66|  1.320e+03|         -|       66|     -|        no|       -|   -|   17 (~0%)|   63 (~0%)|    -|
    |    o VITIS_LOOP_221_5                                                      |     -|  14.60|       64|  1.280e+03|         2|        1|    64|       yes|       -|   -|          -|          -|    -|
    |   + grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765  |     -|  11.11|       66|  1.320e+03|         -|       66|     -|        no|       -|   -|   17 (~0%)|  102 (~0%)|    -|
    |    o VITIS_LOOP_216_4                                                      |     -|  14.60|       64|  1.280e+03|         2|        1|    64|       yes|       -|   -|          -|          -|    -|
    |   o VITIS_LOOP_136_1                                                       |     -|  14.60|       64|  1.280e+03|         1|        -|    64|        no|       -|   -|          -|          -|    -|
    |   o VITIS_LOOP_166_2                                                       |     -|  14.60|      320|  6.400e+03|         5|        -|    64|        no|       -|   -|          -|          -|    -|
    |  + grp_decoder_bit_Loop_VITIS_LOOP_227_6_proc_fu_320                       |     -|   9.79|       34|    680.000|         -|       34|     -|        no|       -|   -|   81 (~0%)|  530 (~0%)|    -|
    |   o VITIS_LOOP_227_6                                                       |     -|  14.60|       32|    640.000|         2|        1|    32|       yes|       -|   -|          -|          -|    -|
    |  + call_ln0_decoder_bit_Block_split223_proc_fu_326                         |     -|  12.76|        0|      0.000|         -|        0|     -|        no|       -|   -|    2 (~0%)|   20 (~0%)|    -|
    | o VITIS_LOOP_63_2                                                          |     -|  14.60|        -|          -|      1248|        -|     -|        no|       -|   -|          -|          -|    -|
    +----------------------------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| data_in   | both          | 64    | 8     | 1     | 1      | 8     | 1      |
| data_out  | both          | 64    | 8     | 1     | 1      | 8     | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| data_in  | in        | stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& |
| data_out | out       | stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+----------+-----------+
| Argument | HW Name  | HW Type   |
+----------+----------+-----------+
| data_in  | data_in  | interface |
| data_out | data_out | interface |
+----------+----------+-----------+


================================================================
== M_AXI Burst Information
================================================================

