# bachelor_thesis_logic_locking
Application of the Logic Locking technique SFLL-HD to a demo circuit on an FPGA.
