# do {all_tb_simulate.do}
# vsim -voptargs=""+acc"" "+transport_int_delays" "+pulse_r/0" "+pulse_int_r/0" -L simprims_ver -L secureip -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.all_tb xil_defaultlib.glbl 
# Start time: 10:38:57 on Jul 13,2021
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib.all_tb
# Loading xil_defaultlib.sccomp_dataflow
# Loading simprims_ver.LUT3
# Loading simprims_ver.LUT5
# Loading simprims_ver.LUT6
# Loading simprims_ver.LUT2
# Loading simprims_ver.LUT4
# Loading simprims_ver.LUT1
# Loading simprims_ver.FDSE
# Loading simprims_ver.OBUFT
# Loading simprims_ver.CARRY4
# Loading simprims_ver.BUFG
# Loading simprims_ver.IBUF
# Loading simprims_ver.OBUF
# Loading xil_defaultlib.DMEM
# Loading simprims_ver.FDRE
# Loading simprims_ver.MUXF8
# Loading simprims_ver.MUXF7
# Loading xil_defaultlib.IMEM
# Loading xil_defaultlib.dist_mem_gen_0
# Loading xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0_10
# Loading simprims_ver.GND
# Loading xil_defaultlib.CPU
# Loading simprims_ver.FDPE
# Loading simprims_ver.FDCE
# Loading xil_defaultlib.CP0
# Loading xil_defaultlib.ALU
# Loading simprims_ver.LDCE
# Loading xil_defaultlib.DIV
# Loading xil_defaultlib.DIVU
# Loading xil_defaultlib.MULT
# Loading xil_defaultlib.MULTU_0
# Loading xil_defaultlib.MULTU
# Loading xil_defaultlib.RegFile
# Loading xil_defaultlib.PcReg
# Loading xil_defaultlib.glbl
# SDF 10.4c Compiler 2015.07 Jul 20 2015
# 
# Loading instances from all_tb_time_synth.sdf
# Loading simprims_ver.x_lut3_mux4
# Loading simprims_ver.x_lut2_mux4
# Loading simprims_ver.x_lut1_mux2
# Loading simprims_ver.sffsrce_fdse
# Loading simprims_ver.sffsrce_fdre
# Loading simprims_ver.ffsrce_fdpe
# Loading simprims_ver.ffsrce_fdce
# Loading simprims_ver.latchsre_ldce
# Loading timing data from all_tb_time_synth.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /all_tb File: ../../../../CPU54.srcs/sources_1/new/all_tb.v
# ** Warning: (vsim-3316) No solution possible for some delayed timing check nets. 44474 negative limits were zeroed. Use +ntc_warn for more info.
#    Time: 0 ps  Iteration: 0  Instance: /all_tb File: ../../../../CPU54.srcs/sources_1/new/all_tb.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: ShiRu  Hostname: LAPTOP-KS3IFLBU  ProcessID: 4016
# 
#           Attempting to use alternate WLF file "./wlftbdt0ve".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftbdt0ve
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
