obj/default//D/github/adamShiau_FPGA/intel_IP/IRIS/NIOS/IRIS1_CPU_V01_7/IRIS1_CPU_V01_7.o: \
 D:/github/adamShiau_FPGA/intel_IP/IRIS/NIOS/IRIS1_CPU_V01_7/IRIS1_CPU_V01_7.c \
 ../IRIS1_CPU_V01_7_bsp//HAL/inc/sys/alt_irq.h \
 ../IRIS1_CPU_V01_7_bsp//HAL/inc/nios2.h \
 ../IRIS1_CPU_V01_7_bsp//HAL/inc/alt_types.h \
 ../IRIS1_CPU_V01_7_bsp/system.h ../IRIS1_CPU_V01_7_bsp/linker.h \
 ../IRIS1_CPU_V01_7_bsp//drivers/inc/altera_avalon_uart_regs.h \
 ../IRIS1_CPU_V01_7_bsp//HAL/inc/io.h \
 ../IRIS1_CPU_V01_7_bsp//HAL/inc/alt_types.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/IRIS1_V1.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/nios2_var_addr.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/common.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/memory_manage.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/adda_config.h \
 ../IRIS1_CPU_V01_7_bsp//drivers/inc/altera_avalon_spi_regs.h \
 ../IRIS1_CPU_V01_7_bsp//drivers/inc/altera_avalon_pio_regs.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/acq_rst.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/output_fn.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/output_mode.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/uart_dual.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/eeprom_v2.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/adxl357.h \
 D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/ads122c04_se.h

../IRIS1_CPU_V01_7_bsp//HAL/inc/sys/alt_irq.h:

../IRIS1_CPU_V01_7_bsp//HAL/inc/nios2.h:

../IRIS1_CPU_V01_7_bsp//HAL/inc/alt_types.h:

../IRIS1_CPU_V01_7_bsp/system.h:

../IRIS1_CPU_V01_7_bsp/linker.h:

../IRIS1_CPU_V01_7_bsp//drivers/inc/altera_avalon_uart_regs.h:

../IRIS1_CPU_V01_7_bsp//HAL/inc/io.h:

../IRIS1_CPU_V01_7_bsp//HAL/inc/alt_types.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/IRIS1_V1.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/nios2_var_addr.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/common.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/memory_manage.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/adda_config.h:

../IRIS1_CPU_V01_7_bsp//drivers/inc/altera_avalon_spi_regs.h:

../IRIS1_CPU_V01_7_bsp//drivers/inc/altera_avalon_pio_regs.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/acq_rst.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/output_fn.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/output_mode.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/uart_dual.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/eeprom_v2.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/adxl357.h:

D:\github\adamShiau_FPGA\intel_IP\IRIS\NIOS\IRIS1_CPU_V01_7\include/ads122c04_se.h:
