Overview
========

Introduction
------------
The DisplayPort IP-core is a DisplayPort solution for FPGA implementation. 
It has a resource optimized footprint and it is written in SystemVerilog. 
A thin host driver comes with the IP-core. The application software controls the IP-core through this driver.  

Features
--------
* DisplayPort 1.4 
* RBR, HBR, HBR2 and HBR3 line rates
* Support for 2 and 4 DP lanes
* Native video and AXI stream interfaces
* Single Stream transport mode (SST)
* Dual and quad pixels per clock
