=========================================================
Scheduler report file
Generated by stratus_hls 17.20-p100  (88533.190925)
On:          Mon Nov 16 23:44:44 2020
Project Dir: /work/shared/users/phd/jl3952/tutorials/systemc/stratus_examples/lab_first_trivial_design
Module:      dut
HLS Config:  BASIC
=========================================================
Scheduler report for : gen_unvalidated_req_0                                                                      
--------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
din.gen_unvalidated_  8 (7:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din                   10 (9:FALSE)     --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_unvalidated_  11 (10:TRUE)     --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_unvalidated_  14 (13:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_unvalidated_  14 (13:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_unvalidated_  14 (13:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_unvalidated_  14 (13:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_prev_trig_reg_0                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dout.m_req.gen_prev_  6 (5:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.m_req.gen_prev_  12 (11:FALSE)    --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.m_req.gen_prev_  12 (11:FALSE)    --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_busy_0                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
din.gen_busy.use_vld  6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_busy          6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_stall_reg_full_0                                                                    
----------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
din.gen_do_stall_reg  6 (5:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_do_stall_reg  12 (11:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_do_stall_reg  12 (11:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_do_stall_reg  12 (11:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_do_stall_reg  12 (11:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_reg_vld_0                                                                           
---------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
din.gen_do_reg_vld    8 (7:FALSE)      --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din                   10 (9:FALSE)     --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_do_reg_vld    11 (10:TRUE)     --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_do_reg_vld    14 (13:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_do_reg_vld    14 (13:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_do_reg_vld.o  14 (13:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
din.gen_do_reg_vld    14 (13:FALSE)    --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_active_0                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dout.m_req.gen_activ  4 (3:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.m_req.gen_activ  4 (3:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.m_req.gen_activ  4 (3:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.m_req.gen_activ  4 (3:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_vld_0                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dout.gen_vld          4 (3:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.gen_vld          4 (3:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.gen_vld          4 (3:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.gen_vld          4 (3:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_stalling_0                                                                             
-------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dout.gen_stalling     4 (3:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.gen_stalling     5 (4:TRUE)       --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.gen_stalling     6 (5:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.gen_stalling     6 (5:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.gen_stalling     6 (5:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unacked_req_0                                                                          
----------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dout.gen_unacked_req  6 (5:FALSE)      --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.gen_unacked_req  12 (11:FALSE)    --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.gen_unacked_req  12 (11:FALSE)    --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_next_trig_reg_0                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dout.m_req.gen_next_  3 (2:TRUE)       --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.m_req.gen_next_  3 (2:TRUE)       --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.m_req.gen_next_  3 (2:TRUE)       --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
                                                                                                                  
Scheduler report for : thread1                                                                                    
------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
din.m_busy_req_0.res  3 (2:FALSE)      --              FALSE  @(f:dut.h,l:41,c:27->f:/opt/cadence/STRATUS172/sha  
                                                                                                                  
din.m_stalling.reset  3 (2:FALSE)      --              FALSE  @(f:dut.h,l:41,c:27->f:/opt/cadence/STRATUS172/sha  
                                                                                                                  
dout.m_req.m_trig_re  3 (2:FALSE)      --              FALSE  @(f:dut.h,l:42,c:29->f:/opt/cadence/STRATUS172/sha  
                                                                                                                  
din.m_busy_req_0.get  6 (5:FALSE)      --              FALSE  @(f:dut.h,l:41,c:27->f:/opt/cadence/STRATUS172/sha  
                                                                                                                  
din                   8 (7:TRUE)       --              FALSE  dut.h,l:41,c:27                                     
                                                                                                                  
thread1.get           8 (7:TRUE)       --              FALSE  dut.cc,l:29,c:11 mapped                             
                                                                                                                  
din.m_busy_req_0.get  9 (8:FALSE)      --              FALSE  @(f:dut.h,l:41,c:27->f:/opt/cadence/STRATUS172/sha  
                                                                                                                  
din.data.get::nb_get  11 (10:FALSE)    --              FALSE  @(f:dut.h,l:41,c:27->f:/opt/cadence/STRATUS172/sha  
                                                                                                                  
                      11 (10:FALSE)    --              FALSE  f:dut.cc,l:43,c:29                                  
                                                                                                                  
dout.data.put::nb_pu  13 (12:FALSE)    --              FALSE  @(f:dut.h,l:42,c:29->f:/opt/cadence/STRATUS172/sha  
                                                                                                                  
dout                  13 (12:FALSE)    --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
dout.m_req.m_trig_re  13 (12:FALSE)    --              FALSE  @(f:dut.h,l:42,c:29->f:/opt/cadence/STRATUS172/sha  
                                                                                                                  
dout                  15 (14:TRUE)     --              FALSE  dut.h,l:42,c:29                                     
                                                                                                                  
thread1.put           15 (14:TRUE)     --              FALSE  dut.cc,l:29,c:11 mapped                             
                                                                                                                  
                                                                                                                  
