// Seed: 3091039219
module module_0 (
    id_1
);
  input wire id_1;
  wor   id_2, id_3 = 1;
  uwire id_4;
  assign id_2 = id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2
  );
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    id_3,
    input wor id_1
);
  assign id_3 = id_0 == -1;
  assign id_3 = 1;
  wand id_5;
  assign id_3 = id_5;
  wire id_6;
  wire id_7, id_8;
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
