{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503971417177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503971417270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 19:50:16 2017 " "Processing started: Mon Aug 28 19:50:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503971417270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971417270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCore -c MultiCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCore -c MultiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971417271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503971423674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503971423714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/interconexion.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/interconexion.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion " "Found entity 1: interconexion" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/interconexion.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971452988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971452988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/interconexion.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/interconexion.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion " "Found entity 1: interconexion" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/interconexion.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971452991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971452991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "interconexion/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "interconexion/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_irq_mapper " "Found entity 1: interconexion_irq_mapper" {  } { { "interconexion/synthesis/submodules/interconexion_irq_mapper.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0 " "Found entity 1: interconexion_mm_interconnect_0" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_avalon_st_adapter " "Found entity 1: interconexion_mm_interconnect_0_avalon_st_adapter" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "interconexion/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_rsp_mux " "Found entity 1: interconexion_mm_interconnect_0_rsp_mux" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453122 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_rsp_demux_001 " "Found entity 1: interconexion_mm_interconnect_0_rsp_demux_001" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_mux_001 " "Found entity 1: interconexion_mm_interconnect_0_cmd_mux_001" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_mux " "Found entity 1: interconexion_mm_interconnect_0_cmd_mux" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_demux " "Found entity 1: interconexion_mm_interconnect_0_cmd_demux" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453172 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453172 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453172 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453172 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "interconexion/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "interconexion/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453223 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "interconexion/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_006_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_006_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453240 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_006 " "Found entity 2: interconexion_mm_interconnect_0_router_006" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_005_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_005_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453242 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_005 " "Found entity 2: interconexion_mm_interconnect_0_router_005" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_004_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_004_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453244 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_004 " "Found entity 2: interconexion_mm_interconnect_0_router_004" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_002_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_002_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453246 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_002 " "Found entity 2: interconexion_mm_interconnect_0_router_002" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503971453257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453257 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router " "Found entity 2: interconexion_mm_interconnect_0_router" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "interconexion/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "interconexion/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "interconexion/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_sdram_input_efifo_module " "Found entity 1: interconexion_sdram_input_efifo_module" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453309 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_sdram " "Found entity 2: interconexion_sdram" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios " "Found entity 1: interconexion_nios" {  } { { "interconexion/synthesis/submodules/interconexion_nios.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_test_bench " "Found entity 1: interconexion_nios_cpu_test_bench" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_register_bank_a_module " "Found entity 1: interconexion_nios_cpu_register_bank_a_module" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_nios_cpu_register_bank_b_module " "Found entity 2: interconexion_nios_cpu_register_bank_b_module" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "3 interconexion_nios_cpu_nios2_oci_debug " "Found entity 3: interconexion_nios_cpu_nios2_oci_debug" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "4 interconexion_nios_cpu_nios2_oci_break " "Found entity 4: interconexion_nios_cpu_nios2_oci_break" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "5 interconexion_nios_cpu_nios2_oci_xbrk " "Found entity 5: interconexion_nios_cpu_nios2_oci_xbrk" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "6 interconexion_nios_cpu_nios2_oci_dbrk " "Found entity 6: interconexion_nios_cpu_nios2_oci_dbrk" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "7 interconexion_nios_cpu_nios2_oci_itrace " "Found entity 7: interconexion_nios_cpu_nios2_oci_itrace" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "8 interconexion_nios_cpu_nios2_oci_td_mode " "Found entity 8: interconexion_nios_cpu_nios2_oci_td_mode" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "9 interconexion_nios_cpu_nios2_oci_dtrace " "Found entity 9: interconexion_nios_cpu_nios2_oci_dtrace" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "10 interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "11 interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "12 interconexion_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: interconexion_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "13 interconexion_nios_cpu_nios2_oci_fifo " "Found entity 13: interconexion_nios_cpu_nios2_oci_fifo" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "14 interconexion_nios_cpu_nios2_oci_pib " "Found entity 14: interconexion_nios_cpu_nios2_oci_pib" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "15 interconexion_nios_cpu_nios2_oci_im " "Found entity 15: interconexion_nios_cpu_nios2_oci_im" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "16 interconexion_nios_cpu_nios2_performance_monitors " "Found entity 16: interconexion_nios_cpu_nios2_performance_monitors" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "17 interconexion_nios_cpu_nios2_avalon_reg " "Found entity 17: interconexion_nios_cpu_nios2_avalon_reg" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "18 interconexion_nios_cpu_ociram_sp_ram_module " "Found entity 18: interconexion_nios_cpu_ociram_sp_ram_module" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "19 interconexion_nios_cpu_nios2_ocimem " "Found entity 19: interconexion_nios_cpu_nios2_ocimem" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "20 interconexion_nios_cpu_nios2_oci " "Found entity 20: interconexion_nios_cpu_nios2_oci" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""} { "Info" "ISGN_ENTITY_NAME" "21 interconexion_nios_cpu " "Found entity 21: interconexion_nios_cpu" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_debug_slave_sysclk " "Found entity 1: interconexion_nios_cpu_debug_slave_sysclk" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_debug_slave_wrapper " "Found entity 1: interconexion_nios_cpu_debug_slave_wrapper" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_debug_slave_tck " "Found entity 1: interconexion_nios_cpu_debug_slave_tck" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_jtag_uart_0_sim_scfifo_w " "Found entity 1: interconexion_jtag_uart_0_sim_scfifo_w" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453357 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_jtag_uart_0_scfifo_w " "Found entity 2: interconexion_jtag_uart_0_scfifo_w" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453357 ""} { "Info" "ISGN_ENTITY_NAME" "3 interconexion_jtag_uart_0_sim_scfifo_r " "Found entity 3: interconexion_jtag_uart_0_sim_scfifo_r" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453357 ""} { "Info" "ISGN_ENTITY_NAME" "4 interconexion_jtag_uart_0_scfifo_r " "Found entity 4: interconexion_jtag_uart_0_scfifo_r" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453357 ""} { "Info" "ISGN_ENTITY_NAME" "5 interconexion_jtag_uart_0 " "Found entity 5: interconexion_jtag_uart_0" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps " "Found entity 1: interconexion_hps" {  } { { "interconexion/synthesis/submodules/interconexion_hps.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps_hps_io " "Found entity 1: interconexion_hps_hps_io" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps_hps_io_border " "Found entity 1: interconexion_hps_hps_io_border" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps_fpga_interfaces " "Found entity 1: interconexion_hps_fpga_interfaces" {  } { { "interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503971453683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971453683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503971453683 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(318) " "Verilog HDL or VHDL warning at interconexion_sdram.v(318): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1503971453759 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(328) " "Verilog HDL or VHDL warning at interconexion_sdram.v(328): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1503971453760 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(338) " "Verilog HDL or VHDL warning at interconexion_sdram.v(338): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1503971453760 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(682) " "Verilog HDL or VHDL warning at interconexion_sdram.v(682): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1503971453761 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "interconexion " "Top-level entity \"interconexion\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "interconexion interconexion/synthesis/interconexion.v interconexion " "Instance could be entity \"interconexion\" in file interconexion/synthesis/interconexion.v compiled in library interconexion" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/interconexion.v" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1503971453981 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "interconexion interconexion/synthesis/interconexion.v work " "Instance could be entity \"interconexion\" in file interconexion/synthesis/interconexion.v compiled in library work" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/interconexion.v" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1503971453981 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Analysis & Synthesis" 0 -1 1503971453981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interconexion " "Elaborating entity \"interconexion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503971454010 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503971454095 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebastian95/Documents/ProyectoArqui2/output_files/MultiCore.map.smsg " "Generated suppressed messages file /home/sebastian95/Documents/ProyectoArqui2/output_files/MultiCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971454287 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503971708442 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 28 19:55:08 2017 " "Processing ended: Mon Aug 28 19:55:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503971708442 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:52 " "Elapsed time: 00:04:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503971708442 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:52 " "Total CPU time (on all processors): 00:04:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503971708442 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971708442 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503971710517 ""}
