diff -Naur --suppress-blank-empty --strip-trailing-cr buildroot/target/linux/ar71xx/patches-3.3/707-MIPS-ath79-add-support-for-QCA953x-SoC.patch buildroot.e/target/linux/ar71xx/patches-3.3/707-MIPS-ath79-add-support-for-QCA953x-SoC.patch
--- buildroot/target/linux/ar71xx/patches-3.3/707-MIPS-ath79-add-support-for-QCA953x-SoC.patch	1970-01-01 01:00:00.000000000 +0100
+++ buildroot.e/target/linux/ar71xx/patches-3.3/707-MIPS-ath79-add-support-for-QCA953x-SoC.patch	2014-05-31 23:43:55.957735278 +0200
@@ -0,0 +1,418 @@
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/ath79/clock.c b/arch/mips/ath79/clock.c
+--- a/arch/mips/ath79/clock.c	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/ath79/clock.c	2014-05-31 23:17:18.124444419 +0200
+@@ -295,6 +295,83 @@
+ 	iounmap(dpll_base);
+ }
+
++static void __init qca953x_clocks_init(void)
++{
++       u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv;
++       u32 cpu_pll, ddr_pll;
++       u32 bootstrap;
++
++       bootstrap = ath79_reset_rr(QCA953X_RESET_REG_BOOTSTRAP);
++       if (bootstrap & QCA953X_BOOTSTRAP_REF_CLK_40)
++               ath79_ref_clk.rate = 40 * 1000 * 1000;
++       else
++               ath79_ref_clk.rate = 25 * 1000 * 1000;
++
++       pll = ath79_pll_rr(QCA953X_PLL_CPU_CONFIG_REG);
++       out_div = (pll >> QCA953X_PLL_CPU_CONFIG_OUTDIV_SHIFT) &
++                 QCA953X_PLL_CPU_CONFIG_OUTDIV_MASK;
++       ref_div = (pll >> QCA953X_PLL_CPU_CONFIG_REFDIV_SHIFT) &
++                 QCA953X_PLL_CPU_CONFIG_REFDIV_MASK;
++       nint = (pll >> QCA953X_PLL_CPU_CONFIG_NINT_SHIFT) &
++              QCA953X_PLL_CPU_CONFIG_NINT_MASK;
++       frac = (pll >> QCA953X_PLL_CPU_CONFIG_NFRAC_SHIFT) &
++              QCA953X_PLL_CPU_CONFIG_NFRAC_MASK;
++
++       cpu_pll = nint * ath79_ref_clk.rate / ref_div;
++       cpu_pll += frac * (ath79_ref_clk.rate >> 6) / ref_div;
++       cpu_pll /= (1 << out_div);
++
++       pll = ath79_pll_rr(QCA953X_PLL_DDR_CONFIG_REG);
++       out_div = (pll >> QCA953X_PLL_DDR_CONFIG_OUTDIV_SHIFT) &
++                 QCA953X_PLL_DDR_CONFIG_OUTDIV_MASK;
++       ref_div = (pll >> QCA953X_PLL_DDR_CONFIG_REFDIV_SHIFT) &
++                 QCA953X_PLL_DDR_CONFIG_REFDIV_MASK;
++       nint = (pll >> QCA953X_PLL_DDR_CONFIG_NINT_SHIFT) &
++              QCA953X_PLL_DDR_CONFIG_NINT_MASK;
++       frac = (pll >> QCA953X_PLL_DDR_CONFIG_NFRAC_SHIFT) &
++              QCA953X_PLL_DDR_CONFIG_NFRAC_MASK;
++
++       ddr_pll = nint * ath79_ref_clk.rate / ref_div;
++       ddr_pll += frac * (ath79_ref_clk.rate >> 6) / (ref_div << 4);
++       ddr_pll /= (1 << out_div);
++
++       clk_ctrl = ath79_pll_rr(QCA953X_PLL_CLK_CTRL_REG);
++
++       postdiv = (clk_ctrl >> QCA953X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT) &
++                 QCA953X_PLL_CLK_CTRL_CPU_POST_DIV_MASK;
++
++       if (clk_ctrl & QCA953X_PLL_CLK_CTRL_CPU_PLL_BYPASS)
++               ath79_cpu_clk.rate = ath79_ref_clk.rate;
++       else if (clk_ctrl & QCA953X_PLL_CLK_CTRL_CPUCLK_FROM_CPUPLL)
++               ath79_cpu_clk.rate = cpu_pll / (postdiv + 1);
++       else
++               ath79_cpu_clk.rate = ddr_pll / (postdiv + 1);
++
++       postdiv = (clk_ctrl >> QCA953X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT) &
++                 QCA953X_PLL_CLK_CTRL_DDR_POST_DIV_MASK;
++
++       if (clk_ctrl & QCA953X_PLL_CLK_CTRL_DDR_PLL_BYPASS)
++               ath79_ddr_clk.rate = ath79_ref_clk.rate;
++       else if (clk_ctrl & QCA953X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL)
++               ath79_ddr_clk.rate = ddr_pll / (postdiv + 1);
++       else
++               ath79_ddr_clk.rate = cpu_pll / (postdiv + 1);
++
++       postdiv = (clk_ctrl >> QCA953X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT) &
++                 QCA953X_PLL_CLK_CTRL_AHB_POST_DIV_MASK;
++
++       if (clk_ctrl & QCA953X_PLL_CLK_CTRL_AHB_PLL_BYPASS)
++               ath79_ahb_clk.rate = ath79_ref_clk.rate;
++       else if (clk_ctrl & QCA953X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL)
++               ath79_ahb_clk.rate = ddr_pll / (postdiv + 1);
++       else
++               ath79_ahb_clk.rate = cpu_pll / (postdiv + 1);
++
++       ath79_wdt_clk.rate = ath79_ref_clk.rate;
++       ath79_uart_clk.rate = ath79_ref_clk.rate;
++}
++
++
+ static void __init qca955x_clocks_init(void)
+ {
+ 	u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv;
+@@ -383,6 +460,8 @@
+ 		ar933x_clocks_init();
+ 	else if (soc_is_ar934x())
+ 		ar934x_clocks_init();
++       else if (soc_is_qca953x())
++                qca953x_clocks_init();
+ 	else if (soc_is_qca955x())
+ 		qca955x_clocks_init();
+ 	else
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/ath79/common.c b/arch/mips/ath79/common.c
+--- a/arch/mips/ath79/common.c	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/ath79/common.c	2014-05-31 23:19:07.552001269 +0200
+@@ -71,6 +71,8 @@
+ 		reg = AR913X_RESET_REG_RESET_MODULE;
+ 	else if (soc_is_ar933x())
+ 		reg = AR933X_RESET_REG_RESET_MODULE;
++        else if (soc_is_qca953x())
++                reg = QCA953X_RESET_REG_RESET_MODULE;
+ 	else if (soc_is_ar934x() ||
+ 		 soc_is_qca955x())
+ 		reg = AR934X_RESET_REG_RESET_MODULE;
+@@ -98,6 +100,8 @@
+ 		reg = AR913X_RESET_REG_RESET_MODULE;
+ 	else if (soc_is_ar933x())
+ 		reg = AR933X_RESET_REG_RESET_MODULE;
++        else if (soc_is_qca953x())
++                reg = QCA953X_RESET_REG_RESET_MODULE;
+ 	else if (soc_is_ar934x() ||
+ 		 soc_is_qca955x())
+ 		reg = AR934X_RESET_REG_RESET_MODULE;
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/ath79/dev-common.c b/arch/mips/ath79/dev-common.c
+--- a/arch/mips/ath79/dev-common.c	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/ath79/dev-common.c	2014-05-31 23:19:58.115796635 +0200
+@@ -100,6 +100,7 @@
+ 	    soc_is_ar724x() ||
+ 	    soc_is_ar913x() ||
+ 	    soc_is_ar934x() ||
++            soc_is_qca953x() ||
+ 	    soc_is_qca955x()) {
+ 		ath79_uart_data[0].uartclk = clk_get_rate(clk);
+ 		platform_device_register(&ath79_uart_device);
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/ath79/dev-wmac.c b/arch/mips/ath79/dev-wmac.c
+--- a/arch/mips/ath79/dev-wmac.c	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/ath79/dev-wmac.c	2014-05-31 23:24:03.226805709 +0200
+@@ -99,7 +99,7 @@
+ 	return -ETIMEDOUT;
+ }
+
+-static int ar933x_r1_get_wmac_revision(void)
++static int ar93xx_get_soc_revision(void)
+ {
+ 	return ath79_soc_rev;
+ }
+@@ -124,7 +124,7 @@
+ 		ath79_wmac_data.is_clk_25mhz = true;
+
+ 	if (ath79_soc_rev == 1)
+-		ath79_wmac_data.get_mac_revision = ar933x_r1_get_wmac_revision;
++		ath79_wmac_data.get_mac_revision = ar93xx_get_soc_revision;
+
+ 	ath79_wmac_data.external_reset = ar933x_wmac_reset;
+ }
+@@ -147,6 +147,26 @@
+ 		ath79_wmac_data.is_clk_25mhz = true;
+ }
+
++static void qca953x_wmac_setup(void)
++{
++       u32 t;
++
++       ath79_wmac_device.name = "qca953x_wmac";
++
++       ath79_wmac_resources[0].start = QCA953X_WMAC_BASE;
++       ath79_wmac_resources[0].end = QCA953X_WMAC_BASE + QCA953X_WMAC_SIZE - 1;
++       ath79_wmac_resources[1].start = ATH79_CPU_IRQ_IP2;
++       ath79_wmac_resources[1].end = ATH79_CPU_IRQ_IP2;
++
++       t = ath79_reset_rr(QCA953X_RESET_REG_BOOTSTRAP);
++       if (t & QCA953X_BOOTSTRAP_REF_CLK_40)
++               ath79_wmac_data.is_clk_25mhz = false;
++       else
++               ath79_wmac_data.is_clk_25mhz = true;
++
++       ath79_wmac_data.get_mac_revision = ar93xx_get_soc_revision;
++}
++
+ static void qca955x_wmac_setup(void)
+ {
+ 	u32 t;
+@@ -314,6 +334,8 @@
+ 		ar933x_wmac_setup();
+ 	else if (soc_is_ar934x())
+ 		ar934x_wmac_setup();
++        else if (soc_is_qca953x())
++                qca953x_wmac_setup();
+ 	else if (soc_is_qca955x())
+ 		qca955x_wmac_setup();
+ 	else
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/ath79/early_printk.c b/arch/mips/ath79/early_printk.c
+--- a/arch/mips/ath79/early_printk.c	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/ath79/early_printk.c	2014-05-31 23:25:34.782439478 +0200
+@@ -114,6 +114,7 @@
+ 	case REV_ID_MAJOR_AR9341:
+ 	case REV_ID_MAJOR_AR9342:
+ 	case REV_ID_MAJOR_AR9344:
++	case REV_ID_MAJOR_QCA9533:
+ 	case REV_ID_MAJOR_QCA9558:
+ 		_prom_putchar = prom_putchar_ar71xx;
+ 		break;
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/ath79/gpio.c b/arch/mips/ath79/gpio.c
+--- a/arch/mips/ath79/gpio.c	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/ath79/gpio.c	2014-05-31 23:27:34.257978970 +0200
+@@ -240,6 +240,8 @@
+ 		ath79_gpio_count = AR933X_GPIO_COUNT;
+ 	else if (soc_is_ar934x())
+ 		ath79_gpio_count = AR934X_GPIO_COUNT;
++        else if (soc_is_qca953x())
++                ath79_gpio_count = QCA953X_GPIO_COUNT;
+ 	else if (soc_is_qca955x())
+ 		ath79_gpio_count = QCA955X_GPIO_COUNT;
+ 	else
+@@ -247,7 +249,7 @@
+
+ 	ath79_gpio_base = ioremap_nocache(AR71XX_GPIO_BASE, AR71XX_GPIO_SIZE);
+ 	ath79_gpio_chip.ngpio = ath79_gpio_count;
+-	if (soc_is_ar934x() || soc_is_qca955x()) {
++	if (soc_is_ar934x() || soc_is_qca953x() || soc_is_qca955x()) {
+ 		ath79_gpio_chip.direction_input = ar934x_gpio_direction_input;
+ 		ath79_gpio_chip.direction_output = ar934x_gpio_direction_output;
+ 	}
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/ath79/irq.c b/arch/mips/ath79/irq.c
+--- a/arch/mips/ath79/irq.c	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/ath79/irq.c	2014-05-31 23:29:11.357604626 +0200
+@@ -106,6 +106,7 @@
+ 	else if (soc_is_ar724x() ||
+ 		 soc_is_ar933x() ||
+ 		 soc_is_ar934x() ||
++		 soc_is_qca953x() ||
+ 		 soc_is_qca955x())
+ 		ath79_misc_irq_chip.irq_ack = ar724x_misc_irq_ack;
+ 	else
+@@ -352,6 +353,9 @@
+ 	} else if (soc_is_ar934x()) {
+ 		ath79_ip2_handler = ath79_default_ip2_handler;
+ 		ath79_ip3_handler = ar934x_ip3_handler;
++        } else if (soc_is_qca953x()) {
++                ath79_ip2_handler = ath79_default_ip2_handler;
++                ath79_ip3_handler = ath79_default_ip3_handler;
+ 	} else if (soc_is_qca955x()) {
+ 		ath79_ip2_handler = ath79_default_ip2_handler;
+ 		ath79_ip3_handler = ath79_default_ip3_handler;
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/ath79/Kconfig b/arch/mips/ath79/Kconfig
+--- a/arch/mips/ath79/Kconfig	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/ath79/Kconfig	2014-05-31 23:12:23.537639341 +0200
+@@ -677,6 +677,10 @@
+ 	select PCI_AR724X if PCI
+ 	def_bool n
+
++config SOC_QCA953X
++	select USB_ARCH_HAS_EHCI
++	def_bool n
++
+ config SOC_QCA955X
+ 	select USB_ARCH_HAS_EHCI
+ 	select HW_HAS_PCI
+@@ -720,7 +724,7 @@
+ 	def_bool n
+
+ config ATH79_DEV_WMAC
+-	depends on (SOC_AR913X || SOC_AR933X || SOC_AR934X || SOC_QCA955X)
++	depends on (SOC_AR913X || SOC_AR933X || SOC_AR934X || SOC_QCA953X || SOC_QCA955X)
+ 	def_bool n
+
+ config ATH79_NVRAM
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/ath79/setup.c b/arch/mips/ath79/setup.c
+--- a/arch/mips/ath79/setup.c	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/ath79/setup.c	2014-05-31 23:31:13.925131932 +0200
+@@ -164,6 +164,12 @@
+ 		rev = id & AR934X_REV_ID_REVISION_MASK;
+ 		break;
+
++        case REV_ID_MAJOR_QCA9533:
++                ath79_soc = ATH79_SOC_QCA9533;
++                chip = "9533";
++                rev = id & QCA953X_REV_ID_REVISION_MASK;
++                break;
++
+ 	case REV_ID_MAJOR_QCA9558:
+ 		ath79_soc = ATH79_SOC_QCA9558;
+ 		chip = "9558";
+@@ -176,7 +182,7 @@
+
+ 	ath79_soc_rev = rev;
+
+-	if (soc_is_qca955x())
++	if (soc_is_qca953x() || soc_is_qca955x())
+ 		sprintf(ath79_sys_type, "Qualcomm Atheros QCA%s rev %u",
+ 			chip, rev);
+ 	else
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
+--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h	2014-05-31 23:38:24.915244633 +0200
+@@ -106,6 +106,9 @@
+ #define AR934X_NFC_BASE		0x1b000200
+ #define AR934X_NFC_SIZE		0xb8
+
++#define QCA953X_WMAC_BASE      (AR71XX_APB_BASE + 0x00100000)
++#define QCA953X_WMAC_SIZE      0x20000
++
+ #define QCA955X_PCI_MEM_BASE0	0x10000000
+ #define QCA955X_PCI_MEM_BASE1	0x12000000
+ #define QCA955X_PCI_MEM_SIZE	0x02000000
+@@ -280,6 +283,45 @@
+
+ #define AR934X_PLL_SWITCH_CLOCK_CONTROL_MDIO_CLK_SEL	BIT(6)
+
++#define QCA953X_PLL_CPU_CONFIG_REG             0x00
++#define QCA953X_PLL_DDR_CONFIG_REG             0x04
++#define QCA953X_PLL_CLK_CTRL_REG               0x08
++#define QCA953X_PLL_ETH_XMII_CONTROL_REG       0x2c
++#define QCA953X_PLL_ETH_SGMII_CONTROL_REG      0x48
++
++#define QCA953X_PLL_CPU_CONFIG_NFRAC_SHIFT     0
++#define QCA953X_PLL_CPU_CONFIG_NFRAC_MASK      0x3f
++#define QCA953X_PLL_CPU_CONFIG_NINT_SHIFT      6
++#define QCA953X_PLL_CPU_CONFIG_NINT_MASK       0x3f
++#define QCA953X_PLL_CPU_CONFIG_REFDIV_SHIFT    12
++#define QCA953X_PLL_CPU_CONFIG_REFDIV_MASK     0x1f
++#define QCA953X_PLL_CPU_CONFIG_OUTDIV_SHIFT    19
++#define QCA953X_PLL_CPU_CONFIG_OUTDIV_MASK     0x3
++
++#define QCA953X_PLL_DDR_CONFIG_NFRAC_SHIFT     0
++#define QCA953X_PLL_DDR_CONFIG_NFRAC_MASK      0x3ff
++#define QCA953X_PLL_DDR_CONFIG_NINT_SHIFT      10
++#define QCA953X_PLL_DDR_CONFIG_NINT_MASK       0x3f
++#define QCA953X_PLL_DDR_CONFIG_REFDIV_SHIFT    16
++#define QCA953X_PLL_DDR_CONFIG_REFDIV_MASK     0x1f
++#define QCA953X_PLL_DDR_CONFIG_OUTDIV_SHIFT    23
++#define QCA953X_PLL_DDR_CONFIG_OUTDIV_MASK     0x7
++
++#define QCA953X_PLL_CLK_CTRL_CPU_PLL_BYPASS            BIT(2)
++#define QCA953X_PLL_CLK_CTRL_DDR_PLL_BYPASS            BIT(3)
++#define QCA953X_PLL_CLK_CTRL_AHB_PLL_BYPASS            BIT(4)
++#define QCA953X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT                5
++#define QCA953X_PLL_CLK_CTRL_CPU_POST_DIV_MASK         0x1f
++#define QCA953X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT                10
++#define QCA953X_PLL_CLK_CTRL_DDR_POST_DIV_MASK         0x1f
++#define QCA953X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT                15
++#define QCA953X_PLL_CLK_CTRL_AHB_POST_DIV_MASK         0x1f
++#define QCA953X_PLL_CLK_CTRL_CPUCLK_FROM_CPUPLL                BIT(20)
++#define QCA953X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL                BIT(21)
++#define QCA953X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL                BIT(24)
++
++
++
+ #define QCA955X_PLL_CPU_CONFIG_REG		0x00
+ #define QCA955X_PLL_DDR_CONFIG_REG		0x04
+ #define QCA955X_PLL_CLK_CTRL_REG		0x08
+@@ -354,6 +396,10 @@
+ #define AR934X_RESET_REG_BOOTSTRAP		0xb0
+ #define AR934X_RESET_REG_PCIE_WMAC_INT_STATUS	0xac
+
++#define QCA953X_RESET_REG_RESET_MODULE         0x1c
++#define QCA953X_RESET_REG_BOOTSTRAP            0xb0
++#define QCA953X_RESET_REG_EXT_INT_STATUS       0xac
++
+ #define QCA955X_RESET_REG_BOOTSTRAP		0xb0
+ #define QCA955X_RESET_REG_EXT_INT_STATUS	0xac
+
+@@ -468,6 +514,8 @@
+ #define AR934X_BOOTSTRAP_SDRAM_DISABLED	BIT(1)
+ #define AR934X_BOOTSTRAP_DDR1		BIT(0)
+
++#define QCA953X_BOOTSTRAP_REF_CLK_40   BIT(4)
++
+ #define QCA955X_BOOTSTRAP_REF_CLK_40	BIT(4)
+
+ #define AR934X_PCIE_WMAC_INT_WMAC_MISC		BIT(0)
+@@ -530,6 +578,7 @@
+ #define REV_ID_MAJOR_AR9341		0x0120
+ #define REV_ID_MAJOR_AR9342		0x1120
+ #define REV_ID_MAJOR_AR9344		0x2120
++#define REV_ID_MAJOR_QCA9533            0x0140
+ #define REV_ID_MAJOR_QCA9558		0x1130
+
+ #define AR71XX_REV_ID_MINOR_MASK	0x3
+@@ -553,6 +602,8 @@
+
+ #define AR944X_REV_ID_REVISION_MASK	0xf
+
++#define QCA953X_REV_ID_REVISION_MASK   0xf
++
+ /*
+  * SPI block
+  */
+@@ -603,6 +654,7 @@
+ #define AR913X_GPIO_COUNT		22
+ #define AR933X_GPIO_COUNT		30
+ #define AR934X_GPIO_COUNT		23
++#define QCA953X_GPIO_COUNT             24
+ #define QCA955X_GPIO_COUNT		24
+
+ /*
+diff -Naur --suppress-blank-empty --strip-trailing-cr a/arch/mips/include/asm/mach-ath79/ath79.h b/arch/mips/include/asm/mach-ath79/ath79.h
+--- a/arch/mips/include/asm/mach-ath79/ath79.h	2014-05-31 22:35:19.000000000 +0200
++++ b/arch/mips/include/asm/mach-ath79/ath79.h	2014-05-31 23:39:52.446843824 +0200
+@@ -32,6 +32,7 @@
+ 	ATH79_SOC_AR9341,
+ 	ATH79_SOC_AR9342,
+ 	ATH79_SOC_AR9344,
++	ATH79_SOC_QCA9533,
+ 	ATH79_SOC_QCA9558,
+ };
+
+@@ -99,6 +100,16 @@
+ 	return soc_is_ar9341() || soc_is_ar9342() || soc_is_ar9344();
+ }
+
++static inline int soc_is_qca9533(void)
++{
++       return ath79_soc == ATH79_SOC_QCA9533;
++}
++
++static inline int soc_is_qca953x(void)
++{
++       return soc_is_qca9533();
++}
++
+ static inline int soc_is_qca9558(void)
+ {
+ 	return ath79_soc == ATH79_SOC_QCA9558;
