// Seed: 294027598
module module_0 (
    input wand id_0
);
  assign id_2 = 1 % id_2;
endmodule
module module_1 (
    input wand  id_0,
    input tri0  id_1,
    input logic id_2,
    input tri1  id_3
);
  final begin
    if ("") begin
      id_5 <= #(1) id_2;
    end
    if (id_3) id_6 <= 1;
  end
  module_0(
      id_3
  ); id_7 :
  assert property (@(negedge 1 or posedge 1 or negedge id_2) id_2)
  else;
  wire id_8;
endmodule
module module_2 (
    input  wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  tri   id_6,
    output wire  id_7,
    output tri1  id_8,
    output tri0  id_9,
    input  uwire id_10,
    input  wire  id_11,
    input  uwire id_12
);
  module_0(
      id_11
  );
  assign id_7 = id_5;
  wire id_14;
endmodule
