

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      16 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx1080Ti_to_volta.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1455.0:1455.0:1455.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1455000000.000000:1455000000.000000:1455000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000068728522337:0.00000000068728522337:0.00000000068728522337:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 16
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7
GPGPU-Sim uArch:    8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55
GPGPU-Sim uArch:   56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 16
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7
GPGPU-Sim uArch:    8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55
GPGPU-Sim uArch:   56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79
acfad532b36bf3d6bee3aca2b2068a7d  /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting PTX file and ptxas options    1: backprop.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Running md5sum using "md5sum /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop "
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting specific PTX file named backprop.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402350, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17647_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17648_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402270, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 524288
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee78b5598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee78b5590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee78b5588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee78b5580..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffee78b557c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffee78b5578..

GPGPU-Sim PTX: cudaLaunch for 0x0x402270 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (backprop.1.sm_30.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x098 (backprop.1.sm_30.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x150 (backprop.1.sm_30.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (backprop.1.sm_30.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (backprop.1.sm_30.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (backprop.1.sm_30.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x248 (backprop.1.sm_30.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290 (backprop.1.sm_30.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x250 (backprop.1.sm_30.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258 (backprop.1.sm_30.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,32768,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 112KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 556254
gpu_sim_insn = 839385088
gpu_ipc =    1508.9961
gpu_tot_sim_cycle = 556254
gpu_tot_sim_insn = 839385088
gpu_tot_ipc =    1508.9961
gpu_tot_issued_cta = 32768
gpu_occupancy = 99.1886% 
gpu_tot_occupancy = 99.1886% 
max_total_param_size = 0
gpu_stall_dramfull = 388
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.0616
partiton_level_parallism_total  =       5.0616
partiton_level_parallism_util =       5.3286
partiton_level_parallism_util_total  =       5.3286
L2_BW  =     235.7204 GB/Sec
L2_BW_total  =     235.7204 GB/Sec
gpu_total_sim_rate=184886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17629184
	L1I_total_cache_misses = 8885
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42147
L1D_cache:
	L1D_cache_core[0]: Access = 200802, Miss = 129144, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[1]: Access = 200900, Miss = 129241, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 191
	L1D_cache_core[2]: Access = 200802, Miss = 129158, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 200606, Miss = 129061, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 200802, Miss = 129177, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 212
	L1D_cache_core[5]: Access = 200900, Miss = 129252, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 209
	L1D_cache_core[6]: Access = 200606, Miss = 129040, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[7]: Access = 200900, Miss = 129236, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 342
	L1D_cache_core[8]: Access = 200410, Miss = 128928, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 179
	L1D_cache_core[9]: Access = 200312, Miss = 128880, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[10]: Access = 200802, Miss = 129159, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[11]: Access = 200802, Miss = 129161, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 331
	L1D_cache_core[12]: Access = 200508, Miss = 128980, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[13]: Access = 200802, Miss = 129193, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[14]: Access = 200508, Miss = 128975, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[15]: Access = 200802, Miss = 129158, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 234
	L1D_total_cache_accesses = 3211264
	L1D_total_cache_misses = 2065743
	L1D_total_cache_miss_rate = 0.6433
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2949
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 1048576
	L1C_total_cache_misses = 2048
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 31516
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 862680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775719
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1046528
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 31516
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1145520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18937
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17620299
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42147
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1048576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1572864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17629184

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2949
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31516
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42147
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
19221, 14964, 16383, 14964, 17802, 14964, 16383, 14964, 19072, 14848, 16256, 14848, 17664, 14848, 16256, 14848, 19072, 14848, 16256, 14848, 17664, 14848, 16256, 14848, 19221, 14964, 16383, 14964, 17802, 14964, 16383, 14964, 19072, 14848, 16256, 14848, 17664, 14848, 16256, 14848, 19072, 14848, 16256, 14848, 17664, 14848, 16256, 14848, 19072, 14848, 16256, 14848, 17664, 14848, 16256, 14848, 19072, 14848, 16256, 14848, 17664, 14848, 16256, 14848, 
gpgpu_n_tot_thrd_icount = 1053818880
gpgpu_n_tot_w_icount = 32931840
gpgpu_n_stall_shd_mem = 2195309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1242464
gpgpu_n_mem_write_global = 1572864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 32
gpgpu_n_load_insn  = 8912896
gpgpu_n_store_insn = 8912896
gpgpu_n_shmem_insn = 66584576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33554432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 31516
gpgpu_stall_shd_mem[c_mem][resource_stall] = 31516
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1105
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2162688
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:810993	W0_Idle:2272447	W0_Scoreboard:35055908	W1:0	W2:3407872	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5406720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24117248
single_issue_nums: WS0:9404416	WS1:7602176	WS2:8323072	WS3:7602176	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9939712 {8:1242464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62914560 {40:1572864,}
traffic_breakdown_coretomem[INST_ACC_R] = 1536 {8:192,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49698560 {40:1242464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12582912 {8:1572864,}
traffic_breakdown_memtocore[INST_ACC_R] = 30720 {40:768,}
maxmflatency = 879 
max_icnt2mem_latency = 452 
maxmrqlatency = 596 
max_icnt2sh_latency = 280 
averagemflatency = 237 
avg_icnt2mem_latency = 32 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 13 
mrq_lat_table:189999 	393538 	204422 	113279 	66461 	278124 	135094 	46583 	249 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1564188 	1244708 	6496 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	99 	327776 	1475939 	814053 	174048 	19740 	3897 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1251962 	971454 	348974 	191756 	48000 	3223 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	831 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17011     17000     18357     18307     18394     18437     17227     17181     17477     17258     17128     17083     17138     17156     17079     17044 
dram[1]:     16971     16994     18331     18308     18332     18377     17218     17222     17482     17259     17125     17095     17126     17177     17064     17048 
dram[2]:     16967     17087     18312     18384     18349     18373     17229     17215     17466     17289     17133     17093     17159     17187     17068     17056 
dram[3]:     17091     17031     18322     18405     18309     18375     17225     17225     17424     17305     17132     17092     17178     17187     17071     17104 
dram[4]:     17096     17015     18368     18460     18473     18431     17190     17249     17411     17310     17133     17088     17165     17198     17098     17098 
dram[5]:     17087     17015     18327     18451     18485     18421     17161     17233     17320     17305     17120     17091     17210     17200     17096     17137 
dram[6]:     17094     17012     18290     18552     18558     18409     17145     17229     17325     17312     17063     17057     17205     17173     17141     17144 
dram[7]:     17082     16952     18350     18513     18529     18423     17133     17147     17388     17294     17044     17089     17267     17112     17149     17073 
dram[8]:     17197     16942     18331     18494     18491     18470     17152     17092     17347     17365     17094     17088     17240     17104     17151     17101 
dram[9]:     17174     16941     18331     18504     18478     18361     17128     17068     17308     17658     17091     17102     17188     17104     17092     17108 
dram[10]:     17171     16942     18345     18550     18457     18328     17115     17316     17282     17655     17088     17092     17179     17089     17089     17068 
dram[11]:     17190     16960     18352     18571     18475     18341     17111     17327     17417     17655     17096     17115     17200     17096     17081     17052 
dram[12]:     17188     17011     18357     18547     18516     18349     17225     17316     17349     17638     17092     17066     17206     17134     17250     17056 
dram[13]:     17080     17002     18290     18469     18484     18357     17238     17321     17338     17629     17130     17063     17253     17145     17164     17144 
dram[14]:     17074     17210     18286     18511     18499     18423     17195     17316     17325     17265     17115     17075     17263     17182     17150     17118 
dram[15]:     17064     17106     18274     18529     18493     18378     17202     17316     17300     17213     17130     17171     17246     17240     17156     17100 
dram[16]:     17115     17198     18275     18483     18366     18380     17282     17299     17328     17214     17065     17076     17194     17257     17153     17115 
dram[17]:     17191     17048     18280     18469     18345     18453     17291     17314     17334     17621     17060     17092     17244     17290     17058     17117 
dram[18]:     17177     17046     18270     18458     18373     18461     17289     17280     17342     17633     17062     17195     17246     17171     17066     16996 
dram[19]:     17172     17056     18263     18497     18393     18556     17294     17257     17431     17632     17069     17135     17257     17143     17082     17013 
dram[20]:     17181     17145     18279     18424     18409     18528     17295     17158     17446     17639     17079     17123     17311     17163     17074     17069 
dram[21]:     17178     17061     18337     18422     18412     18544     17375     17189     17493     17638     17074     17125     17202     17160     17041     17080 
dram[22]:     17073     17047     18344     18425     18412     18475     17299     17209     17482     17426     17056     17241     17194     17230     17046     17104 
dram[23]:     17066     17080     18324     18418     18427     18475     17271     17300     17489     17437     17063     17256     17197     17220     17051     17084 
dram[24]:     17063     16974     18316     18369     18369     18477     17287     17292     17258     17299     17116     17253     17194     17150     17050     17083 
dram[25]:     17172     16957     18314     18357     18360     18480     17256     17280     17238     17323     17188     17254     17197     17180     17157     17082 
dram[26]:     17123     16919     18328     18381     18363     18347     17165     17266     17240     17515     17090     17273     17229     17194     17070     17144 
dram[27]:     17100     16947     18318     18405     18369     18352     17075     17399     17243     17477     17101     17246     17224     17131     17062     17082 
dram[28]:     17091     16882     18319     18380     18388     18349     17063     17408     17442     17453     17087     17147     17300     17151     17061     17059 
dram[29]:     17088     16849     18339     18376     18382     18363     17178     17399     17281     17448     17123     17126     17167     17243     17061     17063 
dram[30]:     17014     16818     18357     18376     18389     18466     17175     17404     17273     17528     17117     17126     17161     17268     17034     17065 
dram[31]:     16991     16839     18313     18379     18391     18515     17178     17420     17272     17530     17092     17155     17156     17282     17027     17067 
average row accesses per activate:
dram[0]: 17.549999 17.610064 16.766466 16.766466 17.500000 17.391304 16.091953 17.283951 16.682634 16.473373 16.872726 17.732485 18.223684 18.577181 17.006134 17.656052 
dram[1]: 17.525000 18.421053 17.610064 17.391304 16.666666 18.421053 16.568047 18.181818 16.388235 18.437086 16.771084 18.196079 17.531645 19.771429 17.006134 18.000000 
dram[2]: 15.948864 19.444445 16.279070 18.543047 15.135135 18.918919 15.469613 17.721519 15.307693 18.938776 15.908571 17.732485 16.580839 19.631207 15.400000 18.857143 
dram[3]: 17.283951 19.444445 17.500000 18.543047 16.666666 18.791946 16.766466 18.181818 16.571428 17.732485 16.571428 18.684565 17.858065 19.492958 16.598803 18.986301 
dram[4]: 17.834394 18.918919 17.721519 18.064516 16.766466 17.834394 16.000000 17.177914 16.571428 18.196079 16.473373 17.732485 17.743589 19.222221 17.325001 17.544304 
dram[5]: 17.834394 18.666666 17.610064 19.047619 17.073172 18.791946 16.374269 17.177914 16.872726 19.200001 16.473373 18.559999 17.974026 20.656717 16.902439 18.986301 
dram[6]: 16.374269 19.718309 16.470589 18.666666 16.470589 19.310345 16.374269 18.543047 16.771084 18.684565 15.640450 18.437086 17.408806 21.129770 16.305882 19.250000 
dram[7]: 16.374269 20.289856 16.279070 18.918919 16.000000 18.791946 15.300547 18.791946 15.728813 19.200001 15.728813 18.559999 16.674698 20.352942 16.598803 19.659575 
dram[8]: 17.283951 19.718309 17.073172 20.000000 16.969696 18.791946 15.819209 18.543047 16.000000 18.437086 16.771084 18.559999 17.299999 21.292307 17.111111 20.842106 
dram[9]: 17.391304 19.178082 16.969696 18.421053 17.177914 17.610064 15.300547 18.300653 16.092485 18.077923 16.186047 17.961290 17.192547 19.492958 17.325001 19.659575 
dram[10]: 18.064516 19.718309 17.283951 20.588236 17.391304 18.791946 15.642458 19.178082 16.092485 18.437086 16.186047 19.068493 17.192547 20.352942 17.111111 20.233576 
dram[11]: 16.969696 19.444445 16.568047 19.718309 16.867470 18.543047 15.300547 19.178082 16.186047 18.810810 15.553073 19.200001 17.858065 21.292307 17.217392 19.942446 
dram[12]: 17.610064 18.791946 17.283951 20.289856 16.867470 19.310345 15.819209 18.918919 15.908571 19.068493 16.473373 18.938776 17.630573 19.913670 17.006134 20.233576 
dram[13]: 17.391304 19.718309 16.666666 19.178082 17.073172 19.047619 16.568047 18.543047 16.092485 18.559999 16.376471 17.961290 18.453333 19.913670 18.236841 19.659575 
dram[14]: 17.834394 19.858156 16.279070 19.444445 16.867470 19.310345 16.374269 18.300653 16.571428 19.068493 16.571428 18.196079 18.331125 20.204380 18.000000 20.533333 
dram[15]: 17.834394 19.858156 16.470589 19.444445 16.766466 20.143885 14.814815 18.064516 15.640450 19.068493 15.640450 18.196079 16.282352 20.503704 17.433962 19.799999 
dram[16]: 17.834394 20.437956 17.283951 20.289856 16.568047 19.858156 16.184971 18.543047 16.376471 19.333334 16.186047 19.200001 18.331125 19.913670 17.433962 20.233576 
dram[17]: 17.948717 19.310345 16.867470 19.718309 16.766466 18.064516 15.730337 17.834394 16.571428 18.315790 16.473373 18.437086 17.858065 18.829931 17.656052 19.521128 
dram[18]: 17.948717 19.858156 17.610064 20.895523 16.470589 19.580420 16.091953 18.300653 16.092485 19.068493 16.092485 19.744680 17.630573 20.503704 17.217392 19.799999 
dram[19]: 16.666666 20.437956 17.610064 20.895523 15.300547 18.791946 15.384615 18.543047 16.376471 18.810810 16.280703 19.200001 17.299999 20.204380 16.402367 19.250000 
dram[20]: 17.500000 20.143885 17.391304 20.588236 17.610064 19.178082 16.374269 18.064516 16.670658 19.068493 16.975609 19.744680 17.743589 19.631207 17.544304 19.521128 
dram[21]: 18.421053 19.718309 17.500000 19.580420 16.279070 18.300653 17.177914 17.610064 16.186047 18.810810 17.185184 18.437086 18.453333 20.204380 16.902439 18.729731 
dram[22]: 17.721519 19.858156 16.666666 21.212122 17.283951 18.791946 15.730337 18.543047 15.908571 17.620253 17.079754 18.684565 17.518988 19.089655 17.544304 18.986301 
dram[23]: 16.568047 18.791946 16.666666 19.444445 17.500000 18.300653 16.091953 17.834394 16.872726 17.620253 17.185184 17.509434 17.974026 18.577181 16.598803 18.000000 
dram[24]: 17.610064 17.834394 17.073172 19.178082 16.666666 17.610064 16.666666 16.766466 15.908571 16.473373 16.376471 17.291925 17.408806 17.858065 16.500000 18.486666 
dram[25]: 18.300653 18.181818 17.721519 18.666666 17.283951 17.610064 16.969696 16.374269 18.196079 16.186047 16.771084 16.872726 18.091503 18.091503 17.433962 17.229815 
dram[26]: 18.791946 17.073172 18.181818 16.666666 17.610064 16.470589 17.177914 16.470589 17.732485 16.771084 17.185184 16.092485 17.630573 16.378698 17.111111 15.411111 
dram[27]: 17.610064 17.177914 17.834394 17.610064 17.834394 17.834394 17.391304 16.091953 18.077923 16.771084 17.079754 16.092485 17.858065 17.743589 17.111111 17.018404 
dram[28]: 18.543047 17.948717 17.610064 17.834394 17.834394 17.948717 16.666666 16.867470 17.509434 15.818182 17.079754 16.473373 17.858065 17.858065 17.769230 16.914635 
dram[29]: 19.047619 18.300653 17.610064 17.391304 18.064516 17.610064 18.064516 16.184971 17.509434 16.473373 18.196079 16.872726 18.829931 18.091503 18.480000 17.229815 
dram[30]: 18.300653 16.766466 18.064516 17.283951 18.300653 16.568047 17.610064 16.568047 17.291925 15.553073 17.961290 16.771084 19.089655 18.091503 18.480000 16.034681 
dram[31]: 18.064516 17.834394 18.791946 17.610064 18.543047 17.721519 17.834394 16.374269 17.079754 16.473373 18.437086 16.872726 18.210526 17.743589 18.000000 17.123457 
average row locality = 1427757/80648 = 17.703564
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2315      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[1]:      2312      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[2]:      2313      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[3]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[4]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[5]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[6]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[7]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[8]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[9]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[10]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[11]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[12]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[13]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[14]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[15]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[16]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[17]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[18]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[19]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[20]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[21]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[22]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[23]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[24]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[25]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[26]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[27]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[28]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[29]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[30]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[31]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
total dram reads = 1179676
bank skew: 2315/2304 = 1.00
chip skew: 36875/36864 = 1.00
number of total write accesses:
dram[0]:       493       496       496       496       496       496       496       496       482       480       480       480       466       464       468       468 
dram[1]:       492       496       496       496       496       496       496       496       482       480       480       480       466       464       468       468 
dram[2]:       494       496       496       496       496       496       496       496       482       480       480       480       465       464       468       468 
dram[3]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[4]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[5]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[6]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[7]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[8]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[9]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[10]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[11]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[12]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[13]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[14]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[15]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[16]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[17]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[18]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[19]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[20]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[21]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[22]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[23]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       468 
dram[24]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       469 
dram[25]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       470 
dram[26]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       470 
dram[27]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       470 
dram[28]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       470 
dram[29]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       470 
dram[30]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       470 
dram[31]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       468       470 
total dram writes = 248081
bank skew: 496/464 = 1.07
chip skew: 7754/7752 = 1.00
average mf latency per bank:
dram[0]:        473       464       470       471       469       466       466       465       469       468       464       461       464       467       467       467
dram[1]:        469       468       474       473       470       462       464       467       470       466       465       465       470       468       470       471
dram[2]:        462       468       476       472       470       464       468       464       470       465       465       466       468       470       471       472
dram[3]:        464       468       471       474       467       460       470       461       470       467       466       461       468       474       468       467
dram[4]:        468       470       476       470       466       465       473       464       472       468       465       461       468       477       470       466
dram[5]:        470       466       471       476       465       465       468       465       474       465       464       462       468       479       467       465
dram[6]:        468       468       469       476       466       465       466       466       474       470       466       468       471       472       469       466
dram[7]:        465       472       473       475       465       466       465       462       472       467       463       465       470       471       470       464
dram[8]:        465       467       474       474       465       461       464       466       474       467       466       467       471       471       468       464
dram[9]:        469       468       475       472       464       464       466       465       473       463       467       469       471       474       473       466
dram[10]:        467       466       473       473       463       464       469       464       471       468       471       466       470       472       473       465
dram[11]:        468       466       471       475       459       464       465       464       472       466       468       464       472       472       470       467
dram[12]:        469       469       473       475       464       465       467       464       469       467       468       462       471       473       468       467
dram[13]:        468       467       471       472       463       468       469       462       471       467       469       463       472       470       468       463
dram[14]:        464       471       474       473       464       467       467       464       472       468       468       464       473       467       466       466
dram[15]:        465       467       468       472       466       464       462       462       469       468       463       465       472       464       466       463
dram[16]:        466       468       473       473       463       464       463       466       468       468       464       461       473       467       465       461
dram[17]:        466       470       473       472       462       464       461       464       470       466       465       462       470       473       466       462
dram[18]:        464       465       468       474       462       467       462       467       473       471       469       464       472       468       466       464
dram[19]:        459       467       470       474       461       467       459       467       471       469       467       459       470       471       464       463
dram[20]:        463       466       472       473       463       466       461       471       468       468       466       463       473       468       469       464
dram[21]:        463       469       473       471       467       465       461       467       470       466       467       462       471       468       468       464
dram[22]:        466       466       471       469       465       466       464       468       472       467       465       459       472       468       465       466
dram[23]:        466       466       470       468       466       468       468       468       472       468       464       460       470       467       466       466
dram[24]:        465       472       471       474       464       469       467       463       470       466       464       460       470       470       467       466
dram[25]:        466       468       471       474       465       472       465       465       467       466       467       460       469       470       466       464
dram[26]:        467       469       470       472       464       468       463       465       469       466       464       464       467       466       467       465
dram[27]:        469       475       470       473       463       468       467       468       467       467       464       464       468       467       468       470
dram[28]:        464       476       471       472       462       469       469       468       468       468       462       466       467       466       465       467
dram[29]:        463       471       475       477       465       469       468       473       466       466       462       469       468       470       466       469
dram[30]:        466       472       469       476       468       470       468       470       465       464       461       468       464       469       468       463
dram[31]:        465       469       474       475       463       462       469       470       468       467       461       466       465       468       468       462
maximum mf latency per bank:
dram[0]:        595       491       679       669       666       688       580       574       487       554       509       478       537       605       513       489
dram[1]:        848       660       879       728       875       747       589       576       486       521       521       590       532       616       501       510
dram[2]:        543       690       730       682       717       692       586       463       510       529       508       582       518       533       515       529
dram[3]:        524       530       672       680       692       674       583       541       516       533       508       529       515       598       512       529
dram[4]:        676       595       769       748       785       761       665       640       513       553       496       527       574       531       477       552
dram[5]:        641       572       695       689       727       701       604       502       565       550       495       482       518       566       519       497
dram[6]:        577       544       667       671       675       688       609       513       574       537       506       527       518       565       553       489
dram[7]:        546       505       668       732       638       709       610       508       556       612       487       508       524       479       536       523
dram[8]:        555       520       674       719       673       701       597       572       582       492       500       530       579       471       488       505
dram[9]:        644       568       771       706       771       738       755       535       538       495       483       524       534       511       643       475
dram[10]:        511       536       677       715       689       746       732       520       556       487       624       589       570       502       636       517
dram[11]:        533       528       662       713       648       738       599       541       525       511       592       534       545       510       479       570
dram[12]:        602       540       742       716       722       708       580       589       506       507       512       522       533       532       479       552
dram[13]:        515       540       647       715       633       740       553       542       546       519       531       581       555       500       460       505
dram[14]:        528       598       667       662       652       701       585       511       542       533       552       501       503       516       518       514
dram[15]:        567       581       675       674       648       705       542       536       497       504       538       525       477       486       471       513
dram[16]:        542       582       640       664       681       702       520       548       492       485       560       523       503       520       531       504
dram[17]:        627       619       672       675       664       701       527       558       485       463       498       505       589       505       494       479
dram[18]:        504       649       681       713       681       719       530       604       484       497       550       511       602       463       511       496
dram[19]:        507       602       720       705       720       876       486       558       512       484       600       495       536       532       507       482
dram[20]:        598       582       750       731       754       812       489       548       543       497       513       613       485       518       487       498
dram[21]:        581       551       666       705       684       708       500       609       544       557       502       565       500       497       513       498
dram[22]:        502       554       679       688       690       777       510       562       544       559       512       512       500       500       466       576
dram[23]:        501       552       704       699       705       795       529       564       542       569       485       507       557       505       516       498
dram[24]:        511       600       684       718       608       678       556       522       479       574       535       518       613       557       559       487
dram[25]:        514       586       695       706       646       692       603       569       498       577       546       507       621       620       536       518
dram[26]:        502       591       680       704       641       713       587       551       501       495       528       503       582       492       562       514
dram[27]:        541       597       697       675       640       695       605       592       504       493       529       486       579       501       514       501
dram[28]:        483       570       703       677       721       709       591       594       515       481       522       508       498       493       535       519
dram[29]:        507       559       651       693       667       701       507       606       521       476       541       501       501       502       540       549
dram[30]:        500       583       659       700       696       682       532       605       526       524       539       534       511       482       580       507
dram[31]:        500       574       659       669       695       658       530       577       557       497       515       496       556       510       546       492
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252889 n_act=2589 n_pre=2573 n_ref_event=0 n_req=44628 n_rd=36875 n_rd_L2_A=0 n_write=0 n_wr_bk=31012 bw_util=0.2089
n_activity=194922 dram_eff=0.3483
bk0: 2315a 309862i bk1: 2304a 309427i bk2: 2304a 309597i bk3: 2304a 309445i bk4: 2304a 309379i bk5: 2304a 309357i bk6: 2304a 309453i bk7: 2304a 309712i bk8: 2304a 309726i bk9: 2304a 309920i bk10: 2304a 309904i bk11: 2304a 309740i bk12: 2304a 310405i bk13: 2304a 309638i bk14: 2304a 310247i bk15: 2304a 309851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941987
Row_Buffer_Locality_read = 0.963742
Row_Buffer_Locality_write = 0.838514
Bank_Level_Parallism = 1.705062
Bank_Level_Parallism_Col = 1.618946
Bank_Level_Parallism_Ready = 1.067789
write_to_read_ratio_blp_rw_average = 0.587583
GrpLevelPara = 1.306640 

BW Util details:
bwutil = 0.208909 
total_CMD = 324959 
util_bw = 67887 
Wasted_Col = 84522 
Wasted_Row = 16681 
Idle = 155869 

BW Util Bottlenecks: 
RCDc_limit = 12548 
RCDWRc_limit = 8770 
WTRc_limit = 12668 
RTWc_limit = 52773 
CCDLc_limit = 58586 
rwq = 0 
CCDLc_limit_alone = 39016 
WTRc_limit_alone = 7988 
RTWc_limit_alone = 37883 

Commands details: 
total_CMD = 324959 
n_nop = 252889 
Read = 36875 
Write = 0 
L2_Alloc = 0 
L2_WB = 31012 
n_act = 2589 
n_pre = 2573 
n_ref = 0 
n_req = 44628 
total_req = 67887 

Dual Bus Interface Util: 
issued_total_row = 5162 
issued_total_col = 67887 
Row_Bus_Util =  0.015885 
CoL_Bus_Util = 0.208909 
Either_Row_CoL_Bus_Util = 0.221782 
Issued_on_Two_Bus_Simul_Util = 0.003013 
issued_two_Eff = 0.013584 
queue_avg = 1.881634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=1.88163
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252985 n_act=2530 n_pre=2514 n_ref_event=0 n_req=44624 n_rd=36872 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=195360 dram_eff=0.3475
bk0: 2312a 309556i bk1: 2304a 309399i bk2: 2304a 310166i bk3: 2304a 309757i bk4: 2304a 309765i bk5: 2304a 309613i bk6: 2304a 309849i bk7: 2304a 310017i bk8: 2304a 309728i bk9: 2304a 310433i bk10: 2304a 309553i bk11: 2304a 308996i bk12: 2304a 309965i bk13: 2304a 309620i bk14: 2304a 310048i bk15: 2304a 309738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943304
Row_Buffer_Locality_read = 0.964472
Row_Buffer_Locality_write = 0.842621
Bank_Level_Parallism = 1.694490
Bank_Level_Parallism_Col = 1.610874
Bank_Level_Parallism_Ready = 1.069947
write_to_read_ratio_blp_rw_average = 0.585850
GrpLevelPara = 1.304473 

BW Util details:
bwutil = 0.208888 
total_CMD = 324959 
util_bw = 67880 
Wasted_Col = 85701 
Wasted_Row = 16243 
Idle = 155135 

BW Util Bottlenecks: 
RCDc_limit = 12192 
RCDWRc_limit = 8672 
WTRc_limit = 13050 
RTWc_limit = 53587 
CCDLc_limit = 58305 
rwq = 0 
CCDLc_limit_alone = 39143 
WTRc_limit_alone = 8115 
RTWc_limit_alone = 39360 

Commands details: 
total_CMD = 324959 
n_nop = 252985 
Read = 36872 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2530 
n_pre = 2514 
n_ref = 0 
n_req = 44624 
total_req = 67880 

Dual Bus Interface Util: 
issued_total_row = 5044 
issued_total_col = 67880 
Row_Bus_Util =  0.015522 
CoL_Bus_Util = 0.208888 
Either_Row_CoL_Bus_Util = 0.221486 
Issued_on_Two_Bus_Simul_Util = 0.002923 
issued_two_Eff = 0.013199 
queue_avg = 1.944058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=1.94406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252854 n_act=2611 n_pre=2595 n_ref_event=0 n_req=44626 n_rd=36873 n_rd_L2_A=0 n_write=0 n_wr_bk=31010 bw_util=0.2089
n_activity=194698 dram_eff=0.3487
bk0: 2313a 309779i bk1: 2304a 309625i bk2: 2304a 309330i bk3: 2304a 309750i bk4: 2304a 308845i bk5: 2304a 309573i bk6: 2304a 309521i bk7: 2304a 309502i bk8: 2304a 309098i bk9: 2304a 309571i bk10: 2304a 309968i bk11: 2304a 309698i bk12: 2304a 310069i bk13: 2304a 310147i bk14: 2304a 309869i bk15: 2304a 310346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941491
Row_Buffer_Locality_read = 0.963659
Row_Buffer_Locality_write = 0.836063
Bank_Level_Parallism = 1.701561
Bank_Level_Parallism_Col = 1.613053
Bank_Level_Parallism_Ready = 1.070887
write_to_read_ratio_blp_rw_average = 0.589433
GrpLevelPara = 1.304657 

BW Util details:
bwutil = 0.208897 
total_CMD = 324959 
util_bw = 67883 
Wasted_Col = 84898 
Wasted_Row = 17227 
Idle = 154951 

BW Util Bottlenecks: 
RCDc_limit = 12720 
RCDWRc_limit = 9007 
WTRc_limit = 11975 
RTWc_limit = 52802 
CCDLc_limit = 58667 
rwq = 0 
CCDLc_limit_alone = 39496 
WTRc_limit_alone = 7521 
RTWc_limit_alone = 38085 

Commands details: 
total_CMD = 324959 
n_nop = 252854 
Read = 36873 
Write = 0 
L2_Alloc = 0 
L2_WB = 31010 
n_act = 2611 
n_pre = 2595 
n_ref = 0 
n_req = 44626 
total_req = 67883 

Dual Bus Interface Util: 
issued_total_row = 5206 
issued_total_col = 67883 
Row_Bus_Util =  0.016020 
CoL_Bus_Util = 0.208897 
Either_Row_CoL_Bus_Util = 0.221890 
Issued_on_Two_Bus_Simul_Util = 0.003028 
issued_two_Eff = 0.013647 
queue_avg = 1.935632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.93563
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253003 n_act=2507 n_pre=2491 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=194481 dram_eff=0.349
bk0: 2304a 309607i bk1: 2304a 310212i bk2: 2304a 309514i bk3: 2304a 309494i bk4: 2304a 309388i bk5: 2304a 310270i bk6: 2304a 309955i bk7: 2304a 309921i bk8: 2304a 309593i bk9: 2304a 309713i bk10: 2304a 310014i bk11: 2304a 309853i bk12: 2304a 310402i bk13: 2304a 309802i bk14: 2304a 310473i bk15: 2304a 309624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943809
Row_Buffer_Locality_read = 0.965034
Row_Buffer_Locality_write = 0.842879
Bank_Level_Parallism = 1.693859
Bank_Level_Parallism_Col = 1.611932
Bank_Level_Parallism_Ready = 1.069410
write_to_read_ratio_blp_rw_average = 0.582557
GrpLevelPara = 1.305903 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 84598 
Wasted_Row = 16449 
Idle = 156040 

BW Util Bottlenecks: 
RCDc_limit = 12204 
RCDWRc_limit = 8780 
WTRc_limit = 13011 
RTWc_limit = 52443 
CCDLc_limit = 57961 
rwq = 0 
CCDLc_limit_alone = 38911 
WTRc_limit_alone = 8071 
RTWc_limit_alone = 38333 

Commands details: 
total_CMD = 324959 
n_nop = 253003 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2507 
n_pre = 2491 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4998 
issued_total_col = 67872 
Row_Bus_Util =  0.015380 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221431 
Issued_on_Two_Bus_Simul_Util = 0.002813 
issued_two_Eff = 0.012702 
queue_avg = 1.929206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.92921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252982 n_act=2545 n_pre=2529 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193315 dram_eff=0.3511
bk0: 2304a 309945i bk1: 2304a 309809i bk2: 2304a 309772i bk3: 2304a 309237i bk4: 2304a 309525i bk5: 2304a 309580i bk6: 2304a 308836i bk7: 2304a 309461i bk8: 2304a 309551i bk9: 2304a 309673i bk10: 2304a 309872i bk11: 2304a 309404i bk12: 2304a 310104i bk13: 2304a 309790i bk14: 2304a 310544i bk15: 2304a 309613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942958
Row_Buffer_Locality_read = 0.964410
Row_Buffer_Locality_write = 0.840944
Bank_Level_Parallism = 1.717591
Bank_Level_Parallism_Col = 1.633395
Bank_Level_Parallism_Ready = 1.070589
write_to_read_ratio_blp_rw_average = 0.585416
GrpLevelPara = 1.322293 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83812 
Wasted_Row = 16717 
Idle = 156558 

BW Util Bottlenecks: 
RCDc_limit = 12361 
RCDWRc_limit = 8843 
WTRc_limit = 12793 
RTWc_limit = 53391 
CCDLc_limit = 57806 
rwq = 0 
CCDLc_limit_alone = 38805 
WTRc_limit_alone = 8254 
RTWc_limit_alone = 38929 

Commands details: 
total_CMD = 324959 
n_nop = 252982 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2545 
n_pre = 2529 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 5074 
issued_total_col = 67872 
Row_Bus_Util =  0.015614 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221496 
Issued_on_Two_Bus_Simul_Util = 0.002982 
issued_two_Eff = 0.013463 
queue_avg = 1.944519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.94452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253079 n_act=2487 n_pre=2471 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193749 dram_eff=0.3503
bk0: 2304a 310040i bk1: 2304a 309995i bk2: 2304a 309687i bk3: 2304a 309537i bk4: 2304a 309694i bk5: 2304a 309753i bk6: 2304a 308960i bk7: 2304a 309785i bk8: 2304a 309616i bk9: 2304a 309967i bk10: 2304a 309775i bk11: 2304a 309922i bk12: 2304a 310181i bk13: 2304a 309952i bk14: 2304a 310157i bk15: 2304a 310191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944258
Row_Buffer_Locality_read = 0.965196
Row_Buffer_Locality_write = 0.844685
Bank_Level_Parallism = 1.706254
Bank_Level_Parallism_Col = 1.626334
Bank_Level_Parallism_Ready = 1.069395
write_to_read_ratio_blp_rw_average = 0.585816
GrpLevelPara = 1.312120 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 84083 
Wasted_Row = 16102 
Idle = 156902 

BW Util Bottlenecks: 
RCDc_limit = 12054 
RCDWRc_limit = 8530 
WTRc_limit = 12670 
RTWc_limit = 54064 
CCDLc_limit = 58019 
rwq = 0 
CCDLc_limit_alone = 38571 
WTRc_limit_alone = 7884 
RTWc_limit_alone = 39402 

Commands details: 
total_CMD = 324959 
n_nop = 253079 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2487 
n_pre = 2471 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4958 
issued_total_col = 67872 
Row_Bus_Util =  0.015257 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221197 
Issued_on_Two_Bus_Simul_Util = 0.002923 
issued_two_Eff = 0.013216 
queue_avg = 1.938642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.93864
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253069 n_act=2518 n_pre=2502 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193101 dram_eff=0.3515
bk0: 2304a 310274i bk1: 2304a 309747i bk2: 2304a 310073i bk3: 2304a 309675i bk4: 2304a 309558i bk5: 2304a 309952i bk6: 2304a 308816i bk7: 2304a 309513i bk8: 2304a 309702i bk9: 2304a 310085i bk10: 2304a 309484i bk11: 2304a 309690i bk12: 2304a 310402i bk13: 2304a 310222i bk14: 2304a 309732i bk15: 2304a 310081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943563
Row_Buffer_Locality_read = 0.964654
Row_Buffer_Locality_write = 0.843266
Bank_Level_Parallism = 1.708507
Bank_Level_Parallism_Col = 1.623584
Bank_Level_Parallism_Ready = 1.068806
write_to_read_ratio_blp_rw_average = 0.584656
GrpLevelPara = 1.310334 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83447 
Wasted_Row = 16637 
Idle = 157003 

BW Util Bottlenecks: 
RCDc_limit = 12019 
RCDWRc_limit = 8588 
WTRc_limit = 12602 
RTWc_limit = 52332 
CCDLc_limit = 58146 
rwq = 0 
CCDLc_limit_alone = 38999 
WTRc_limit_alone = 7946 
RTWc_limit_alone = 37841 

Commands details: 
total_CMD = 324959 
n_nop = 253069 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2518 
n_pre = 2502 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 5020 
issued_total_col = 67872 
Row_Bus_Util =  0.015448 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221228 
Issued_on_Two_Bus_Simul_Util = 0.003083 
issued_two_Eff = 0.013938 
queue_avg = 1.931865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=1.93187
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253047 n_act=2544 n_pre=2528 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193651 dram_eff=0.3505
bk0: 2304a 310132i bk1: 2304a 309943i bk2: 2304a 309576i bk3: 2304a 309513i bk4: 2304a 309746i bk5: 2304a 309947i bk6: 2304a 309014i bk7: 2304a 309841i bk8: 2304a 309649i bk9: 2304a 310187i bk10: 2304a 309600i bk11: 2304a 310234i bk12: 2304a 310185i bk13: 2304a 310192i bk14: 2304a 309825i bk15: 2304a 309730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942980
Row_Buffer_Locality_read = 0.964491
Row_Buffer_Locality_write = 0.840686
Bank_Level_Parallism = 1.705029
Bank_Level_Parallism_Col = 1.623271
Bank_Level_Parallism_Ready = 1.067406
write_to_read_ratio_blp_rw_average = 0.588007
GrpLevelPara = 1.304018 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83836 
Wasted_Row = 16410 
Idle = 156841 

BW Util Bottlenecks: 
RCDc_limit = 11959 
RCDWRc_limit = 8696 
WTRc_limit = 12644 
RTWc_limit = 52515 
CCDLc_limit = 58234 
rwq = 0 
CCDLc_limit_alone = 38940 
WTRc_limit_alone = 8083 
RTWc_limit_alone = 37782 

Commands details: 
total_CMD = 324959 
n_nop = 253047 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2544 
n_pre = 2528 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 5072 
issued_total_col = 67872 
Row_Bus_Util =  0.015608 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221296 
Issued_on_Two_Bus_Simul_Util = 0.003176 
issued_two_Eff = 0.014351 
queue_avg = 1.868799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=1.8688
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253104 n_act=2476 n_pre=2460 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=192813 dram_eff=0.352
bk0: 2304a 310263i bk1: 2304a 310285i bk2: 2304a 309626i bk3: 2304a 309924i bk4: 2304a 309343i bk5: 2304a 309603i bk6: 2304a 308900i bk7: 2304a 309167i bk8: 2304a 309265i bk9: 2304a 309621i bk10: 2304a 309968i bk11: 2304a 309657i bk12: 2304a 309555i bk13: 2304a 309991i bk14: 2304a 310509i bk15: 2304a 310315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944504
Row_Buffer_Locality_read = 0.965169
Row_Buffer_Locality_write = 0.846233
Bank_Level_Parallism = 1.714044
Bank_Level_Parallism_Col = 1.634629
Bank_Level_Parallism_Ready = 1.071502
write_to_read_ratio_blp_rw_average = 0.589544
GrpLevelPara = 1.315485 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83799 
Wasted_Row = 16334 
Idle = 156954 

BW Util Bottlenecks: 
RCDc_limit = 11827 
RCDWRc_limit = 8457 
WTRc_limit = 12978 
RTWc_limit = 53455 
CCDLc_limit = 57910 
rwq = 0 
CCDLc_limit_alone = 38702 
WTRc_limit_alone = 8369 
RTWc_limit_alone = 38856 

Commands details: 
total_CMD = 324959 
n_nop = 253104 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2476 
n_pre = 2460 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4936 
issued_total_col = 67872 
Row_Bus_Util =  0.015190 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221120 
Issued_on_Two_Bus_Simul_Util = 0.002933 
issued_two_Eff = 0.013263 
queue_avg = 1.949061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=1.94906
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253012 n_act=2540 n_pre=2524 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=195297 dram_eff=0.3475
bk0: 2304a 310157i bk1: 2304a 310024i bk2: 2304a 310052i bk3: 2304a 309748i bk4: 2304a 309409i bk5: 2304a 309865i bk6: 2304a 308924i bk7: 2304a 309428i bk8: 2304a 309355i bk9: 2304a 309859i bk10: 2304a 309592i bk11: 2304a 309518i bk12: 2304a 309636i bk13: 2304a 309586i bk14: 2304a 310232i bk15: 2304a 310569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943070
Row_Buffer_Locality_read = 0.964193
Row_Buffer_Locality_write = 0.842621
Bank_Level_Parallism = 1.703270
Bank_Level_Parallism_Col = 1.628928
Bank_Level_Parallism_Ready = 1.073329
write_to_read_ratio_blp_rw_average = 0.585922
GrpLevelPara = 1.309229 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 84152 
Wasted_Row = 17066 
Idle = 155869 

BW Util Bottlenecks: 
RCDc_limit = 12283 
RCDWRc_limit = 8615 
WTRc_limit = 12399 
RTWc_limit = 53164 
CCDLc_limit = 58356 
rwq = 0 
CCDLc_limit_alone = 39134 
WTRc_limit_alone = 7842 
RTWc_limit_alone = 38499 

Commands details: 
total_CMD = 324959 
n_nop = 253012 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2540 
n_pre = 2524 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 5064 
issued_total_col = 67872 
Row_Bus_Util =  0.015584 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221403 
Issued_on_Two_Bus_Simul_Util = 0.003043 
issued_two_Eff = 0.013746 
queue_avg = 1.958995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.95899
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253145 n_act=2468 n_pre=2452 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193582 dram_eff=0.3506
bk0: 2304a 309926i bk1: 2304a 310303i bk2: 2304a 309879i bk3: 2304a 309615i bk4: 2304a 309680i bk5: 2304a 309772i bk6: 2304a 309057i bk7: 2304a 309533i bk8: 2304a 309405i bk9: 2304a 309391i bk10: 2304a 309765i bk11: 2304a 309938i bk12: 2304a 309492i bk13: 2304a 310454i bk14: 2304a 310298i bk15: 2304a 310946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944683
Row_Buffer_Locality_read = 0.965278
Row_Buffer_Locality_write = 0.846749
Bank_Level_Parallism = 1.705982
Bank_Level_Parallism_Col = 1.630008
Bank_Level_Parallism_Ready = 1.071885
write_to_read_ratio_blp_rw_average = 0.585074
GrpLevelPara = 1.313551 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83274 
Wasted_Row = 16796 
Idle = 157017 

BW Util Bottlenecks: 
RCDc_limit = 11792 
RCDWRc_limit = 8369 
WTRc_limit = 12505 
RTWc_limit = 52264 
CCDLc_limit = 58192 
rwq = 0 
CCDLc_limit_alone = 39240 
WTRc_limit_alone = 8016 
RTWc_limit_alone = 37801 

Commands details: 
total_CMD = 324959 
n_nop = 253145 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2468 
n_pre = 2452 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4920 
issued_total_col = 67872 
Row_Bus_Util =  0.015140 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.220994 
Issued_on_Two_Bus_Simul_Util = 0.003010 
issued_two_Eff = 0.013619 
queue_avg = 1.980911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=1.98091
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253096 n_act=2495 n_pre=2479 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193775 dram_eff=0.3503
bk0: 2304a 309664i bk1: 2304a 310195i bk2: 2304a 310218i bk3: 2304a 309338i bk4: 2304a 310023i bk5: 2304a 310044i bk6: 2304a 309372i bk7: 2304a 309312i bk8: 2304a 309209i bk9: 2304a 309353i bk10: 2304a 309226i bk11: 2304a 310319i bk12: 2304a 310223i bk13: 2304a 310163i bk14: 2304a 310235i bk15: 2304a 310557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944078
Row_Buffer_Locality_read = 0.964979
Row_Buffer_Locality_write = 0.844685
Bank_Level_Parallism = 1.702047
Bank_Level_Parallism_Col = 1.629211
Bank_Level_Parallism_Ready = 1.069911
write_to_read_ratio_blp_rw_average = 0.588247
GrpLevelPara = 1.311776 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83442 
Wasted_Row = 17018 
Idle = 156627 

BW Util Bottlenecks: 
RCDc_limit = 11969 
RCDWRc_limit = 8595 
WTRc_limit = 12275 
RTWc_limit = 52730 
CCDLc_limit = 58192 
rwq = 0 
CCDLc_limit_alone = 38920 
WTRc_limit_alone = 7764 
RTWc_limit_alone = 37969 

Commands details: 
total_CMD = 324959 
n_nop = 253096 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2495 
n_pre = 2479 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4974 
issued_total_col = 67872 
Row_Bus_Util =  0.015307 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221145 
Issued_on_Two_Bus_Simul_Util = 0.003025 
issued_two_Eff = 0.013679 
queue_avg = 1.927068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=1.92707
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253139 n_act=2477 n_pre=2461 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193834 dram_eff=0.3502
bk0: 2304a 309939i bk1: 2304a 309692i bk2: 2304a 310223i bk3: 2304a 309716i bk4: 2304a 309883i bk5: 2304a 309633i bk6: 2304a 309439i bk7: 2304a 308892i bk8: 2304a 309381i bk9: 2304a 309839i bk10: 2304a 309745i bk11: 2304a 309906i bk12: 2304a 309924i bk13: 2304a 309954i bk14: 2304a 310263i bk15: 2304a 310197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944482
Row_Buffer_Locality_read = 0.965196
Row_Buffer_Locality_write = 0.845975
Bank_Level_Parallism = 1.704488
Bank_Level_Parallism_Col = 1.627659
Bank_Level_Parallism_Ready = 1.073123
write_to_read_ratio_blp_rw_average = 0.587691
GrpLevelPara = 1.314463 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 84020 
Wasted_Row = 16683 
Idle = 156384 

BW Util Bottlenecks: 
RCDc_limit = 11870 
RCDWRc_limit = 8515 
WTRc_limit = 12821 
RTWc_limit = 52735 
CCDLc_limit = 58064 
rwq = 0 
CCDLc_limit_alone = 39114 
WTRc_limit_alone = 8199 
RTWc_limit_alone = 38407 

Commands details: 
total_CMD = 324959 
n_nop = 253139 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2477 
n_pre = 2461 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4938 
issued_total_col = 67872 
Row_Bus_Util =  0.015196 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221013 
Issued_on_Two_Bus_Simul_Util = 0.003047 
issued_two_Eff = 0.013784 
queue_avg = 1.964488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=1.96449
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253066 n_act=2478 n_pre=2462 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193338 dram_eff=0.3511
bk0: 2304a 309444i bk1: 2304a 309025i bk2: 2304a 309971i bk3: 2304a 309363i bk4: 2304a 309746i bk5: 2304a 309538i bk6: 2304a 309897i bk7: 2304a 309149i bk8: 2304a 309337i bk9: 2304a 309770i bk10: 2304a 309865i bk11: 2304a 310000i bk12: 2304a 310074i bk13: 2304a 310068i bk14: 2304a 310732i bk15: 2304a 310524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944459
Row_Buffer_Locality_read = 0.965007
Row_Buffer_Locality_write = 0.846749
Bank_Level_Parallism = 1.712909
Bank_Level_Parallism_Col = 1.641728
Bank_Level_Parallism_Ready = 1.073535
write_to_read_ratio_blp_rw_average = 0.587362
GrpLevelPara = 1.325360 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 82906 
Wasted_Row = 17040 
Idle = 157141 

BW Util Bottlenecks: 
RCDc_limit = 11948 
RCDWRc_limit = 8328 
WTRc_limit = 12267 
RTWc_limit = 53610 
CCDLc_limit = 57331 
rwq = 0 
CCDLc_limit_alone = 38244 
WTRc_limit_alone = 7776 
RTWc_limit_alone = 39014 

Commands details: 
total_CMD = 324959 
n_nop = 253066 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2478 
n_pre = 2462 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4940 
issued_total_col = 67872 
Row_Bus_Util =  0.015202 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221237 
Issued_on_Two_Bus_Simul_Util = 0.002828 
issued_two_Eff = 0.012783 
queue_avg = 1.946046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.94605
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253184 n_act=2461 n_pre=2445 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=192543 dram_eff=0.3525
bk0: 2304a 309978i bk1: 2304a 309694i bk2: 2304a 309616i bk3: 2304a 309483i bk4: 2304a 309803i bk5: 2304a 309321i bk6: 2304a 309251i bk7: 2304a 309440i bk8: 2304a 309042i bk9: 2304a 309797i bk10: 2304a 310009i bk11: 2304a 310015i bk12: 2304a 309952i bk13: 2304a 309880i bk14: 2304a 310741i bk15: 2304a 310031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944840
Row_Buffer_Locality_read = 0.965142
Row_Buffer_Locality_write = 0.848297
Bank_Level_Parallism = 1.722684
Bank_Level_Parallism_Col = 1.645448
Bank_Level_Parallism_Ready = 1.076055
write_to_read_ratio_blp_rw_average = 0.584159
GrpLevelPara = 1.327058 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 82948 
Wasted_Row = 16307 
Idle = 157832 

BW Util Bottlenecks: 
RCDc_limit = 11844 
RCDWRc_limit = 8213 
WTRc_limit = 13003 
RTWc_limit = 53038 
CCDLc_limit = 57595 
rwq = 0 
CCDLc_limit_alone = 38583 
WTRc_limit_alone = 8264 
RTWc_limit_alone = 38765 

Commands details: 
total_CMD = 324959 
n_nop = 253184 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2461 
n_pre = 2445 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4906 
issued_total_col = 67872 
Row_Bus_Util =  0.015097 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.220874 
Issued_on_Two_Bus_Simul_Util = 0.003087 
issued_two_Eff = 0.013974 
queue_avg = 1.968156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=1.96816
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253005 n_act=2521 n_pre=2505 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193985 dram_eff=0.3499
bk0: 2304a 310294i bk1: 2304a 310391i bk2: 2304a 310117i bk3: 2304a 310234i bk4: 2304a 310388i bk5: 2304a 310141i bk6: 2304a 308803i bk7: 2304a 309307i bk8: 2304a 309034i bk9: 2304a 309354i bk10: 2304a 309405i bk11: 2304a 309188i bk12: 2304a 309557i bk13: 2304a 310701i bk14: 2304a 310754i bk15: 2304a 310016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943496
Row_Buffer_Locality_read = 0.964355
Row_Buffer_Locality_write = 0.844298
Bank_Level_Parallism = 1.705862
Bank_Level_Parallism_Col = 1.630798
Bank_Level_Parallism_Ready = 1.070044
write_to_read_ratio_blp_rw_average = 0.582334
GrpLevelPara = 1.317788 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 82662 
Wasted_Row = 17285 
Idle = 157140 

BW Util Bottlenecks: 
RCDc_limit = 12129 
RCDWRc_limit = 8518 
WTRc_limit = 12597 
RTWc_limit = 51830 
CCDLc_limit = 57679 
rwq = 0 
CCDLc_limit_alone = 38630 
WTRc_limit_alone = 7841 
RTWc_limit_alone = 37537 

Commands details: 
total_CMD = 324959 
n_nop = 253005 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2521 
n_pre = 2505 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 5026 
issued_total_col = 67872 
Row_Bus_Util =  0.015467 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221425 
Issued_on_Two_Bus_Simul_Util = 0.002905 
issued_two_Eff = 0.013119 
queue_avg = 1.899544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.89954
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253157 n_act=2445 n_pre=2429 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193160 dram_eff=0.3514
bk0: 2304a 309479i bk1: 2304a 310158i bk2: 2304a 309922i bk3: 2304a 309660i bk4: 2304a 310084i bk5: 2304a 309656i bk6: 2304a 309381i bk7: 2304a 309493i bk8: 2304a 310026i bk9: 2304a 309495i bk10: 2304a 309883i bk11: 2304a 310051i bk12: 2304a 310048i bk13: 2304a 310509i bk14: 2304a 310931i bk15: 2304a 310318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945199
Row_Buffer_Locality_read = 0.965413
Row_Buffer_Locality_write = 0.849071
Bank_Level_Parallism = 1.699394
Bank_Level_Parallism_Col = 1.618272
Bank_Level_Parallism_Ready = 1.067185
write_to_read_ratio_blp_rw_average = 0.583259
GrpLevelPara = 1.311559 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 84068 
Wasted_Row = 15688 
Idle = 157331 

BW Util Bottlenecks: 
RCDc_limit = 11986 
RCDWRc_limit = 8310 
WTRc_limit = 13167 
RTWc_limit = 52858 
CCDLc_limit = 57898 
rwq = 0 
CCDLc_limit_alone = 38753 
WTRc_limit_alone = 8217 
RTWc_limit_alone = 38663 

Commands details: 
total_CMD = 324959 
n_nop = 253157 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2445 
n_pre = 2429 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4874 
issued_total_col = 67872 
Row_Bus_Util =  0.014999 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.220957 
Issued_on_Two_Bus_Simul_Util = 0.002905 
issued_two_Eff = 0.013147 
queue_avg = 1.901400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.9014
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253067 n_act=2507 n_pre=2491 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=194154 dram_eff=0.3496
bk0: 2304a 309393i bk1: 2304a 310021i bk2: 2304a 310005i bk3: 2304a 309922i bk4: 2304a 310118i bk5: 2304a 309770i bk6: 2304a 309270i bk7: 2304a 309875i bk8: 2304a 310143i bk9: 2304a 309673i bk10: 2304a 310157i bk11: 2304a 309841i bk12: 2304a 309836i bk13: 2304a 309806i bk14: 2304a 310892i bk15: 2304a 310068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943809
Row_Buffer_Locality_read = 0.964600
Row_Buffer_Locality_write = 0.844943
Bank_Level_Parallism = 1.698725
Bank_Level_Parallism_Col = 1.620384
Bank_Level_Parallism_Ready = 1.069513
write_to_read_ratio_blp_rw_average = 0.581029
GrpLevelPara = 1.306006 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83177 
Wasted_Row = 16824 
Idle = 157086 

BW Util Bottlenecks: 
RCDc_limit = 12346 
RCDWRc_limit = 8616 
WTRc_limit = 12687 
RTWc_limit = 51418 
CCDLc_limit = 57901 
rwq = 0 
CCDLc_limit_alone = 38817 
WTRc_limit_alone = 7859 
RTWc_limit_alone = 37162 

Commands details: 
total_CMD = 324959 
n_nop = 253067 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2507 
n_pre = 2491 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4998 
issued_total_col = 67872 
Row_Bus_Util =  0.015380 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221234 
Issued_on_Two_Bus_Simul_Util = 0.003010 
issued_two_Eff = 0.013604 
queue_avg = 1.865682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.86568
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253131 n_act=2456 n_pre=2440 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193705 dram_eff=0.3504
bk0: 2304a 310339i bk1: 2304a 310216i bk2: 2304a 310054i bk3: 2304a 310701i bk4: 2304a 309766i bk5: 2304a 309516i bk6: 2304a 309625i bk7: 2304a 309631i bk8: 2304a 308977i bk9: 2304a 309112i bk10: 2304a 309690i bk11: 2304a 309656i bk12: 2304a 310167i bk13: 2304a 310657i bk14: 2304a 310540i bk15: 2304a 310233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944952
Row_Buffer_Locality_read = 0.965142
Row_Buffer_Locality_write = 0.848942
Bank_Level_Parallism = 1.695018
Bank_Level_Parallism_Col = 1.620124
Bank_Level_Parallism_Ready = 1.069322
write_to_read_ratio_blp_rw_average = 0.579277
GrpLevelPara = 1.308118 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83985 
Wasted_Row = 16330 
Idle = 156772 

BW Util Bottlenecks: 
RCDc_limit = 12137 
RCDWRc_limit = 8356 
WTRc_limit = 13689 
RTWc_limit = 51260 
CCDLc_limit = 58270 
rwq = 0 
CCDLc_limit_alone = 39039 
WTRc_limit_alone = 8615 
RTWc_limit_alone = 37103 

Commands details: 
total_CMD = 324959 
n_nop = 253131 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2456 
n_pre = 2440 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4896 
issued_total_col = 67872 
Row_Bus_Util =  0.015067 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221037 
Issued_on_Two_Bus_Simul_Util = 0.002893 
issued_two_Eff = 0.013087 
queue_avg = 1.952671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=1.95267
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253040 n_act=2507 n_pre=2491 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=194487 dram_eff=0.349
bk0: 2304a 310131i bk1: 2304a 309831i bk2: 2304a 309427i bk3: 2304a 309503i bk4: 2304a 308916i bk5: 2304a 309704i bk6: 2304a 309559i bk7: 2304a 309840i bk8: 2304a 309458i bk9: 2304a 309629i bk10: 2304a 310261i bk11: 2304a 310135i bk12: 2304a 309867i bk13: 2304a 310611i bk14: 2304a 310405i bk15: 2304a 310386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943809
Row_Buffer_Locality_read = 0.964654
Row_Buffer_Locality_write = 0.844685
Bank_Level_Parallism = 1.700697
Bank_Level_Parallism_Col = 1.622611
Bank_Level_Parallism_Ready = 1.069646
write_to_read_ratio_blp_rw_average = 0.583837
GrpLevelPara = 1.315396 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83459 
Wasted_Row = 17010 
Idle = 156618 

BW Util Bottlenecks: 
RCDc_limit = 12258 
RCDWRc_limit = 8575 
WTRc_limit = 12392 
RTWc_limit = 52119 
CCDLc_limit = 57897 
rwq = 0 
CCDLc_limit_alone = 38796 
WTRc_limit_alone = 7678 
RTWc_limit_alone = 37732 

Commands details: 
total_CMD = 324959 
n_nop = 253040 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2507 
n_pre = 2491 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4998 
issued_total_col = 67872 
Row_Bus_Util =  0.015380 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221317 
Issued_on_Two_Bus_Simul_Util = 0.002927 
issued_two_Eff = 0.013223 
queue_avg = 1.878360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.87836
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253192 n_act=2442 n_pre=2426 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=191970 dram_eff=0.3536
bk0: 2304a 309957i bk1: 2304a 310445i bk2: 2304a 309894i bk3: 2304a 309745i bk4: 2304a 309836i bk5: 2304a 310010i bk6: 2304a 309628i bk7: 2304a 309100i bk8: 2304a 309911i bk9: 2304a 309265i bk10: 2304a 309735i bk11: 2304a 309662i bk12: 2304a 310381i bk13: 2304a 310154i bk14: 2304a 310356i bk15: 2304a 310703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945266
Row_Buffer_Locality_read = 0.965603
Row_Buffer_Locality_write = 0.848555
Bank_Level_Parallism = 1.708133
Bank_Level_Parallism_Col = 1.628024
Bank_Level_Parallism_Ready = 1.067893
write_to_read_ratio_blp_rw_average = 0.583027
GrpLevelPara = 1.315122 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83594 
Wasted_Row = 15487 
Idle = 158006 

BW Util Bottlenecks: 
RCDc_limit = 11769 
RCDWRc_limit = 8308 
WTRc_limit = 13574 
RTWc_limit = 52553 
CCDLc_limit = 58049 
rwq = 0 
CCDLc_limit_alone = 38615 
WTRc_limit_alone = 8451 
RTWc_limit_alone = 38242 

Commands details: 
total_CMD = 324959 
n_nop = 253192 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2442 
n_pre = 2426 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4868 
issued_total_col = 67872 
Row_Bus_Util =  0.014980 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.220849 
Issued_on_Two_Bus_Simul_Util = 0.002994 
issued_two_Eff = 0.013558 
queue_avg = 1.903569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.90357
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253137 n_act=2476 n_pre=2460 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=192237 dram_eff=0.3531
bk0: 2304a 310371i bk1: 2304a 309621i bk2: 2304a 309474i bk3: 2304a 309928i bk4: 2304a 308821i bk5: 2304a 309608i bk6: 2304a 309880i bk7: 2304a 309564i bk8: 2304a 309687i bk9: 2304a 309527i bk10: 2304a 310139i bk11: 2304a 309608i bk12: 2304a 310710i bk13: 2304a 310506i bk14: 2304a 309780i bk15: 2304a 310374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944504
Row_Buffer_Locality_read = 0.965278
Row_Buffer_Locality_write = 0.845717
Bank_Level_Parallism = 1.715051
Bank_Level_Parallism_Col = 1.630393
Bank_Level_Parallism_Ready = 1.068791
write_to_read_ratio_blp_rw_average = 0.589367
GrpLevelPara = 1.316277 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83629 
Wasted_Row = 15469 
Idle = 157989 

BW Util Bottlenecks: 
RCDc_limit = 11792 
RCDWRc_limit = 8468 
WTRc_limit = 13131 
RTWc_limit = 53274 
CCDLc_limit = 57927 
rwq = 0 
CCDLc_limit_alone = 38603 
WTRc_limit_alone = 8290 
RTWc_limit_alone = 38791 

Commands details: 
total_CMD = 324959 
n_nop = 253137 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2476 
n_pre = 2460 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4936 
issued_total_col = 67872 
Row_Bus_Util =  0.015190 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221019 
Issued_on_Two_Bus_Simul_Util = 0.003034 
issued_two_Eff = 0.013728 
queue_avg = 1.876070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.87607
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253163 n_act=2491 n_pre=2475 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=193012 dram_eff=0.3516
bk0: 2304a 310248i bk1: 2304a 309908i bk2: 2304a 309640i bk3: 2304a 310515i bk4: 2304a 309516i bk5: 2304a 309347i bk6: 2304a 308748i bk7: 2304a 309561i bk8: 2304a 309043i bk9: 2304a 309440i bk10: 2304a 309783i bk11: 2304a 309580i bk12: 2304a 310260i bk13: 2304a 310370i bk14: 2304a 310118i bk15: 2304a 310416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944168
Row_Buffer_Locality_read = 0.964762
Row_Buffer_Locality_write = 0.846233
Bank_Level_Parallism = 1.717462
Bank_Level_Parallism_Col = 1.635090
Bank_Level_Parallism_Ready = 1.072416
write_to_read_ratio_blp_rw_average = 0.590327
GrpLevelPara = 1.317130 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83758 
Wasted_Row = 15749 
Idle = 157580 

BW Util Bottlenecks: 
RCDc_limit = 11925 
RCDWRc_limit = 8249 
WTRc_limit = 12610 
RTWc_limit = 53983 
CCDLc_limit = 58249 
rwq = 0 
CCDLc_limit_alone = 38780 
WTRc_limit_alone = 7869 
RTWc_limit_alone = 39255 

Commands details: 
total_CMD = 324959 
n_nop = 253163 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2491 
n_pre = 2475 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 4966 
issued_total_col = 67872 
Row_Bus_Util =  0.015282 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.220939 
Issued_on_Two_Bus_Simul_Util = 0.003207 
issued_two_Eff = 0.014513 
queue_avg = 1.894679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.89468
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=253012 n_act=2542 n_pre=2526 n_ref_event=0 n_req=44616 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31008 bw_util=0.2089
n_activity=192983 dram_eff=0.3517
bk0: 2304a 309964i bk1: 2304a 309485i bk2: 2304a 309783i bk3: 2304a 310348i bk4: 2304a 309732i bk5: 2304a 309245i bk6: 2304a 308804i bk7: 2304a 309197i bk8: 2304a 309821i bk9: 2304a 308939i bk10: 2304a 310217i bk11: 2304a 309260i bk12: 2304a 309873i bk13: 2304a 309871i bk14: 2304a 310170i bk15: 2304a 309699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943025
Row_Buffer_Locality_read = 0.964057
Row_Buffer_Locality_write = 0.843008
Bank_Level_Parallism = 1.726813
Bank_Level_Parallism_Col = 1.643073
Bank_Level_Parallism_Ready = 1.075053
write_to_read_ratio_blp_rw_average = 0.583826
GrpLevelPara = 1.324197 

BW Util details:
bwutil = 0.208863 
total_CMD = 324959 
util_bw = 67872 
Wasted_Col = 83570 
Wasted_Row = 16238 
Idle = 157279 

BW Util Bottlenecks: 
RCDc_limit = 12434 
RCDWRc_limit = 8500 
WTRc_limit = 12988 
RTWc_limit = 53779 
CCDLc_limit = 57465 
rwq = 0 
CCDLc_limit_alone = 38281 
WTRc_limit_alone = 8179 
RTWc_limit_alone = 39404 

Commands details: 
total_CMD = 324959 
n_nop = 253012 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31008 
n_act = 2542 
n_pre = 2526 
n_ref = 0 
n_req = 44616 
total_req = 67872 

Dual Bus Interface Util: 
issued_total_row = 5068 
issued_total_col = 67872 
Row_Bus_Util =  0.015596 
CoL_Bus_Util = 0.208863 
Either_Row_CoL_Bus_Util = 0.221403 
Issued_on_Two_Bus_Simul_Util = 0.003056 
issued_two_Eff = 0.013802 
queue_avg = 1.920504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=1.9205
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252912 n_act=2595 n_pre=2579 n_ref_event=0 n_req=44617 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31012 bw_util=0.2089
n_activity=194574 dram_eff=0.3488
bk0: 2304a 310106i bk1: 2304a 309147i bk2: 2304a 309814i bk3: 2304a 309808i bk4: 2304a 309576i bk5: 2304a 309032i bk6: 2304a 309800i bk7: 2304a 308995i bk8: 2304a 309847i bk9: 2304a 309987i bk10: 2304a 310108i bk11: 2304a 309464i bk12: 2304a 309988i bk13: 2304a 309802i bk14: 2304a 310131i bk15: 2304a 309878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941838
Row_Buffer_Locality_read = 0.963352
Row_Buffer_Locality_write = 0.839546
Bank_Level_Parallism = 1.706698
Bank_Level_Parallism_Col = 1.630666
Bank_Level_Parallism_Ready = 1.069185
write_to_read_ratio_blp_rw_average = 0.584065
GrpLevelPara = 1.314371 

BW Util details:
bwutil = 0.208876 
total_CMD = 324959 
util_bw = 67876 
Wasted_Col = 84000 
Wasted_Row = 17151 
Idle = 155932 

BW Util Bottlenecks: 
RCDc_limit = 12516 
RCDWRc_limit = 8809 
WTRc_limit = 13166 
RTWc_limit = 52571 
CCDLc_limit = 57718 
rwq = 0 
CCDLc_limit_alone = 38439 
WTRc_limit_alone = 8265 
RTWc_limit_alone = 38193 

Commands details: 
total_CMD = 324959 
n_nop = 252912 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31012 
n_act = 2595 
n_pre = 2579 
n_ref = 0 
n_req = 44617 
total_req = 67876 

Dual Bus Interface Util: 
issued_total_row = 5174 
issued_total_col = 67876 
Row_Bus_Util =  0.015922 
CoL_Bus_Util = 0.208876 
Either_Row_CoL_Bus_Util = 0.221711 
Issued_on_Two_Bus_Simul_Util = 0.003087 
issued_two_Eff = 0.013921 
queue_avg = 1.906382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.90638
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252986 n_act=2554 n_pre=2538 n_ref_event=0 n_req=44618 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31016 bw_util=0.2089
n_activity=195393 dram_eff=0.3474
bk0: 2304a 309787i bk1: 2304a 309447i bk2: 2304a 309923i bk3: 2304a 310148i bk4: 2304a 309936i bk5: 2304a 308997i bk6: 2304a 309401i bk7: 2304a 308939i bk8: 2304a 310234i bk9: 2304a 309216i bk10: 2304a 310213i bk11: 2304a 309263i bk12: 2304a 310308i bk13: 2304a 310175i bk14: 2304a 310184i bk15: 2304a 309613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942759
Row_Buffer_Locality_read = 0.963894
Row_Buffer_Locality_write = 0.842275
Bank_Level_Parallism = 1.698071
Bank_Level_Parallism_Col = 1.626905
Bank_Level_Parallism_Ready = 1.072378
write_to_read_ratio_blp_rw_average = 0.586603
GrpLevelPara = 1.312607 

BW Util details:
bwutil = 0.208888 
total_CMD = 324959 
util_bw = 67880 
Wasted_Col = 84635 
Wasted_Row = 17194 
Idle = 155250 

BW Util Bottlenecks: 
RCDc_limit = 12541 
RCDWRc_limit = 8660 
WTRc_limit = 12823 
RTWc_limit = 53413 
CCDLc_limit = 57760 
rwq = 0 
CCDLc_limit_alone = 38475 
WTRc_limit_alone = 8046 
RTWc_limit_alone = 38905 

Commands details: 
total_CMD = 324959 
n_nop = 252986 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31016 
n_act = 2554 
n_pre = 2538 
n_ref = 0 
n_req = 44618 
total_req = 67880 

Dual Bus Interface Util: 
issued_total_row = 5092 
issued_total_col = 67880 
Row_Bus_Util =  0.015670 
CoL_Bus_Util = 0.208888 
Either_Row_CoL_Bus_Util = 0.221483 
Issued_on_Two_Bus_Simul_Util = 0.003074 
issued_two_Eff = 0.013880 
queue_avg = 1.905148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.90515
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252762 n_act=2623 n_pre=2607 n_ref_event=0 n_req=44618 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31016 bw_util=0.2089
n_activity=196824 dram_eff=0.3449
bk0: 2304a 310120i bk1: 2304a 308781i bk2: 2304a 310242i bk3: 2304a 309035i bk4: 2304a 309878i bk5: 2304a 308938i bk6: 2304a 310229i bk7: 2304a 309516i bk8: 2304a 309550i bk9: 2304a 309603i bk10: 2304a 309758i bk11: 2304a 309200i bk12: 2304a 310344i bk13: 2304a 309733i bk14: 2304a 309730i bk15: 2304a 308816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941212
Row_Buffer_Locality_read = 0.962945
Row_Buffer_Locality_write = 0.837890
Bank_Level_Parallism = 1.697089
Bank_Level_Parallism_Col = 1.630164
Bank_Level_Parallism_Ready = 1.070345
write_to_read_ratio_blp_rw_average = 0.588851
GrpLevelPara = 1.308011 

BW Util details:
bwutil = 0.208888 
total_CMD = 324959 
util_bw = 67880 
Wasted_Col = 85076 
Wasted_Row = 18213 
Idle = 153790 

BW Util Bottlenecks: 
RCDc_limit = 13076 
RCDWRc_limit = 8905 
WTRc_limit = 12324 
RTWc_limit = 53761 
CCDLc_limit = 58365 
rwq = 0 
CCDLc_limit_alone = 38764 
WTRc_limit_alone = 7745 
RTWc_limit_alone = 38739 

Commands details: 
total_CMD = 324959 
n_nop = 252762 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31016 
n_act = 2623 
n_pre = 2607 
n_ref = 0 
n_req = 44618 
total_req = 67880 

Dual Bus Interface Util: 
issued_total_row = 5230 
issued_total_col = 67880 
Row_Bus_Util =  0.016094 
CoL_Bus_Util = 0.208888 
Either_Row_CoL_Bus_Util = 0.222173 
Issued_on_Two_Bus_Simul_Util = 0.002810 
issued_two_Eff = 0.012646 
queue_avg = 1.889503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.8895
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252909 n_act=2579 n_pre=2563 n_ref_event=0 n_req=44618 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31016 bw_util=0.2089
n_activity=196081 dram_eff=0.3462
bk0: 2304a 309903i bk1: 2304a 308835i bk2: 2304a 310123i bk3: 2304a 309650i bk4: 2304a 310005i bk5: 2304a 309525i bk6: 2304a 310095i bk7: 2304a 309210i bk8: 2304a 309961i bk9: 2304a 309863i bk10: 2304a 309791i bk11: 2304a 309349i bk12: 2304a 310301i bk13: 2304a 309843i bk14: 2304a 309547i bk15: 2304a 309298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942198
Row_Buffer_Locality_read = 0.963487
Row_Buffer_Locality_write = 0.840985
Bank_Level_Parallism = 1.692760
Bank_Level_Parallism_Col = 1.614849
Bank_Level_Parallism_Ready = 1.064997
write_to_read_ratio_blp_rw_average = 0.581347
GrpLevelPara = 1.297061 

BW Util details:
bwutil = 0.208888 
total_CMD = 324959 
util_bw = 67880 
Wasted_Col = 85364 
Wasted_Row = 17284 
Idle = 154431 

BW Util Bottlenecks: 
RCDc_limit = 12768 
RCDWRc_limit = 8705 
WTRc_limit = 12995 
RTWc_limit = 52463 
CCDLc_limit = 58705 
rwq = 0 
CCDLc_limit_alone = 39229 
WTRc_limit_alone = 7974 
RTWc_limit_alone = 38008 

Commands details: 
total_CMD = 324959 
n_nop = 252909 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31016 
n_act = 2579 
n_pre = 2563 
n_ref = 0 
n_req = 44618 
total_req = 67880 

Dual Bus Interface Util: 
issued_total_row = 5142 
issued_total_col = 67880 
Row_Bus_Util =  0.015824 
CoL_Bus_Util = 0.208888 
Either_Row_CoL_Bus_Util = 0.221720 
Issued_on_Two_Bus_Simul_Util = 0.002991 
issued_two_Eff = 0.013491 
queue_avg = 1.936127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.93613
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252895 n_act=2567 n_pre=2551 n_ref_event=0 n_req=44618 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31016 bw_util=0.2089
n_activity=194594 dram_eff=0.3488
bk0: 2304a 309350i bk1: 2304a 308960i bk2: 2304a 309701i bk3: 2304a 309539i bk4: 2304a 309442i bk5: 2304a 309712i bk6: 2304a 309832i bk7: 2304a 308878i bk8: 2304a 309770i bk9: 2304a 309569i bk10: 2304a 309794i bk11: 2304a 309615i bk12: 2304a 310730i bk13: 2304a 309855i bk14: 2304a 309843i bk15: 2304a 310039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942467
Row_Buffer_Locality_read = 0.963786
Row_Buffer_Locality_write = 0.841114
Bank_Level_Parallism = 1.706204
Bank_Level_Parallism_Col = 1.630473
Bank_Level_Parallism_Ready = 1.068621
write_to_read_ratio_blp_rw_average = 0.589892
GrpLevelPara = 1.306138 

BW Util details:
bwutil = 0.208888 
total_CMD = 324959 
util_bw = 67880 
Wasted_Col = 84713 
Wasted_Row = 16984 
Idle = 155382 

BW Util Bottlenecks: 
RCDc_limit = 12686 
RCDWRc_limit = 8625 
WTRc_limit = 12111 
RTWc_limit = 54316 
CCDLc_limit = 58922 
rwq = 0 
CCDLc_limit_alone = 39089 
WTRc_limit_alone = 7334 
RTWc_limit_alone = 39260 

Commands details: 
total_CMD = 324959 
n_nop = 252895 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31016 
n_act = 2567 
n_pre = 2551 
n_ref = 0 
n_req = 44618 
total_req = 67880 

Dual Bus Interface Util: 
issued_total_row = 5118 
issued_total_col = 67880 
Row_Bus_Util =  0.015750 
CoL_Bus_Util = 0.208888 
Either_Row_CoL_Bus_Util = 0.221763 
Issued_on_Two_Bus_Simul_Util = 0.002874 
issued_two_Eff = 0.012961 
queue_avg = 1.906013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=1.90601
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252999 n_act=2519 n_pre=2503 n_ref_event=0 n_req=44618 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31016 bw_util=0.2089
n_activity=195458 dram_eff=0.3473
bk0: 2304a 310109i bk1: 2304a 309703i bk2: 2304a 309496i bk3: 2304a 309542i bk4: 2304a 309843i bk5: 2304a 309607i bk6: 2304a 309488i bk7: 2304a 309070i bk8: 2304a 309798i bk9: 2304a 309755i bk10: 2304a 309923i bk11: 2304a 310036i bk12: 2304a 310405i bk13: 2304a 310056i bk14: 2304a 310288i bk15: 2304a 310109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943543
Row_Buffer_Locality_read = 0.964301
Row_Buffer_Locality_write = 0.844854
Bank_Level_Parallism = 1.687524
Bank_Level_Parallism_Col = 1.611796
Bank_Level_Parallism_Ready = 1.070315
write_to_read_ratio_blp_rw_average = 0.590082
GrpLevelPara = 1.296726 

BW Util details:
bwutil = 0.208888 
total_CMD = 324959 
util_bw = 67880 
Wasted_Col = 85201 
Wasted_Row = 16833 
Idle = 155045 

BW Util Bottlenecks: 
RCDc_limit = 12534 
RCDWRc_limit = 8573 
WTRc_limit = 12301 
RTWc_limit = 53140 
CCDLc_limit = 58199 
rwq = 0 
CCDLc_limit_alone = 38829 
WTRc_limit_alone = 7731 
RTWc_limit_alone = 38340 

Commands details: 
total_CMD = 324959 
n_nop = 252999 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31016 
n_act = 2519 
n_pre = 2503 
n_ref = 0 
n_req = 44618 
total_req = 67880 

Dual Bus Interface Util: 
issued_total_row = 5022 
issued_total_col = 67880 
Row_Bus_Util =  0.015454 
CoL_Bus_Util = 0.208888 
Either_Row_CoL_Bus_Util = 0.221443 
Issued_on_Two_Bus_Simul_Util = 0.002899 
issued_two_Eff = 0.013091 
queue_avg = 1.926723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.92672
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252896 n_act=2569 n_pre=2553 n_ref_event=0 n_req=44618 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31016 bw_util=0.2089
n_activity=195657 dram_eff=0.3469
bk0: 2304a 309667i bk1: 2304a 309292i bk2: 2304a 309908i bk3: 2304a 309630i bk4: 2304a 309709i bk5: 2304a 309473i bk6: 2304a 309864i bk7: 2304a 309056i bk8: 2304a 309338i bk9: 2304a 309268i bk10: 2304a 310289i bk11: 2304a 309666i bk12: 2304a 310385i bk13: 2304a 310382i bk14: 2304a 309922i bk15: 2304a 310192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942422
Row_Buffer_Locality_read = 0.963921
Row_Buffer_Locality_write = 0.840212
Bank_Level_Parallism = 1.690034
Bank_Level_Parallism_Col = 1.613852
Bank_Level_Parallism_Ready = 1.067428
write_to_read_ratio_blp_rw_average = 0.592919
GrpLevelPara = 1.299731 

BW Util details:
bwutil = 0.208888 
total_CMD = 324959 
util_bw = 67880 
Wasted_Col = 84880 
Wasted_Row = 17604 
Idle = 154595 

BW Util Bottlenecks: 
RCDc_limit = 12712 
RCDWRc_limit = 8942 
WTRc_limit = 11566 
RTWc_limit = 53396 
CCDLc_limit = 58463 
rwq = 0 
CCDLc_limit_alone = 39094 
WTRc_limit_alone = 7222 
RTWc_limit_alone = 38371 

Commands details: 
total_CMD = 324959 
n_nop = 252896 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31016 
n_act = 2569 
n_pre = 2553 
n_ref = 0 
n_req = 44618 
total_req = 67880 

Dual Bus Interface Util: 
issued_total_row = 5122 
issued_total_col = 67880 
Row_Bus_Util =  0.015762 
CoL_Bus_Util = 0.208888 
Either_Row_CoL_Bus_Util = 0.221760 
Issued_on_Two_Bus_Simul_Util = 0.002890 
issued_two_Eff = 0.013030 
queue_avg = 1.886533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=1.88653
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324959 n_nop=252973 n_act=2529 n_pre=2513 n_ref_event=0 n_req=44618 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=31016 bw_util=0.2089
n_activity=195607 dram_eff=0.347
bk0: 2304a 309347i bk1: 2304a 309470i bk2: 2304a 309575i bk3: 2304a 309269i bk4: 2304a 310108i bk5: 2304a 310044i bk6: 2304a 309757i bk7: 2304a 309321i bk8: 2304a 309469i bk9: 2304a 309860i bk10: 2304a 310126i bk11: 2304a 310334i bk12: 2304a 309776i bk13: 2304a 309488i bk14: 2304a 310384i bk15: 2304a 310624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943319
Row_Buffer_Locality_read = 0.964030
Row_Buffer_Locality_write = 0.844854
Bank_Level_Parallism = 1.688274
Bank_Level_Parallism_Col = 1.611592
Bank_Level_Parallism_Ready = 1.068783
write_to_read_ratio_blp_rw_average = 0.586667
GrpLevelPara = 1.303142 

BW Util details:
bwutil = 0.208888 
total_CMD = 324959 
util_bw = 67880 
Wasted_Col = 84775 
Wasted_Row = 17347 
Idle = 154957 

BW Util Bottlenecks: 
RCDc_limit = 12601 
RCDWRc_limit = 8665 
WTRc_limit = 12260 
RTWc_limit = 52804 
CCDLc_limit = 57745 
rwq = 0 
CCDLc_limit_alone = 38784 
WTRc_limit_alone = 7640 
RTWc_limit_alone = 38463 

Commands details: 
total_CMD = 324959 
n_nop = 252973 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 31016 
n_act = 2529 
n_pre = 2513 
n_ref = 0 
n_req = 44618 
total_req = 67880 

Dual Bus Interface Util: 
issued_total_row = 5042 
issued_total_col = 67880 
Row_Bus_Util =  0.015516 
CoL_Bus_Util = 0.208888 
Either_Row_CoL_Bus_Util = 0.221523 
Issued_on_Two_Bus_Simul_Util = 0.002880 
issued_two_Eff = 0.013003 
queue_avg = 1.911503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=1.9115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44312, Miss = 22539, Miss_rate = 0.509, Pending_hits = 914, Reservation_fails = 458
L2_cache_bank[1]: Access = 43991, Miss = 22528, Miss_rate = 0.512, Pending_hits = 902, Reservation_fails = 0
L2_cache_bank[2]: Access = 44259, Miss = 22536, Miss_rate = 0.509, Pending_hits = 951, Reservation_fails = 317
L2_cache_bank[3]: Access = 43977, Miss = 22528, Miss_rate = 0.512, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[4]: Access = 44255, Miss = 22537, Miss_rate = 0.509, Pending_hits = 953, Reservation_fails = 258
L2_cache_bank[5]: Access = 43989, Miss = 22528, Miss_rate = 0.512, Pending_hits = 911, Reservation_fails = 0
L2_cache_bank[6]: Access = 43979, Miss = 22528, Miss_rate = 0.512, Pending_hits = 897, Reservation_fails = 0
L2_cache_bank[7]: Access = 43994, Miss = 22528, Miss_rate = 0.512, Pending_hits = 936, Reservation_fails = 0
L2_cache_bank[8]: Access = 43993, Miss = 22528, Miss_rate = 0.512, Pending_hits = 907, Reservation_fails = 0
L2_cache_bank[9]: Access = 43981, Miss = 22528, Miss_rate = 0.512, Pending_hits = 904, Reservation_fails = 0
L2_cache_bank[10]: Access = 44002, Miss = 22528, Miss_rate = 0.512, Pending_hits = 908, Reservation_fails = 0
L2_cache_bank[11]: Access = 43977, Miss = 22528, Miss_rate = 0.512, Pending_hits = 888, Reservation_fails = 0
L2_cache_bank[12]: Access = 43997, Miss = 22528, Miss_rate = 0.512, Pending_hits = 938, Reservation_fails = 0
L2_cache_bank[13]: Access = 43982, Miss = 22528, Miss_rate = 0.512, Pending_hits = 911, Reservation_fails = 0
L2_cache_bank[14]: Access = 43989, Miss = 22528, Miss_rate = 0.512, Pending_hits = 923, Reservation_fails = 0
L2_cache_bank[15]: Access = 43987, Miss = 22528, Miss_rate = 0.512, Pending_hits = 896, Reservation_fails = 0
L2_cache_bank[16]: Access = 44003, Miss = 22528, Miss_rate = 0.512, Pending_hits = 927, Reservation_fails = 0
L2_cache_bank[17]: Access = 43984, Miss = 22528, Miss_rate = 0.512, Pending_hits = 907, Reservation_fails = 0
L2_cache_bank[18]: Access = 43995, Miss = 22528, Miss_rate = 0.512, Pending_hits = 913, Reservation_fails = 0
L2_cache_bank[19]: Access = 43988, Miss = 22528, Miss_rate = 0.512, Pending_hits = 902, Reservation_fails = 0
L2_cache_bank[20]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 949, Reservation_fails = 0
L2_cache_bank[21]: Access = 43986, Miss = 22528, Miss_rate = 0.512, Pending_hits = 899, Reservation_fails = 0
L2_cache_bank[22]: Access = 44002, Miss = 22528, Miss_rate = 0.512, Pending_hits = 941, Reservation_fails = 0
L2_cache_bank[23]: Access = 43976, Miss = 22528, Miss_rate = 0.512, Pending_hits = 894, Reservation_fails = 0
L2_cache_bank[24]: Access = 44000, Miss = 22528, Miss_rate = 0.512, Pending_hits = 925, Reservation_fails = 0
L2_cache_bank[25]: Access = 43998, Miss = 22528, Miss_rate = 0.512, Pending_hits = 930, Reservation_fails = 0
L2_cache_bank[26]: Access = 43997, Miss = 22528, Miss_rate = 0.512, Pending_hits = 916, Reservation_fails = 0
L2_cache_bank[27]: Access = 43971, Miss = 22528, Miss_rate = 0.512, Pending_hits = 893, Reservation_fails = 0
L2_cache_bank[28]: Access = 43999, Miss = 22528, Miss_rate = 0.512, Pending_hits = 930, Reservation_fails = 0
L2_cache_bank[29]: Access = 43998, Miss = 22528, Miss_rate = 0.512, Pending_hits = 920, Reservation_fails = 0
L2_cache_bank[30]: Access = 43990, Miss = 22528, Miss_rate = 0.512, Pending_hits = 913, Reservation_fails = 0
L2_cache_bank[31]: Access = 43996, Miss = 22528, Miss_rate = 0.512, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[32]: Access = 43999, Miss = 22528, Miss_rate = 0.512, Pending_hits = 916, Reservation_fails = 0
L2_cache_bank[33]: Access = 43993, Miss = 22528, Miss_rate = 0.512, Pending_hits = 924, Reservation_fails = 0
L2_cache_bank[34]: Access = 43994, Miss = 22528, Miss_rate = 0.512, Pending_hits = 920, Reservation_fails = 0
L2_cache_bank[35]: Access = 43979, Miss = 22528, Miss_rate = 0.512, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[36]: Access = 43992, Miss = 22528, Miss_rate = 0.512, Pending_hits = 928, Reservation_fails = 0
L2_cache_bank[37]: Access = 43984, Miss = 22528, Miss_rate = 0.512, Pending_hits = 919, Reservation_fails = 0
L2_cache_bank[38]: Access = 43997, Miss = 22528, Miss_rate = 0.512, Pending_hits = 930, Reservation_fails = 0
L2_cache_bank[39]: Access = 43978, Miss = 22528, Miss_rate = 0.512, Pending_hits = 891, Reservation_fails = 0
L2_cache_bank[40]: Access = 43979, Miss = 22528, Miss_rate = 0.512, Pending_hits = 900, Reservation_fails = 0
L2_cache_bank[41]: Access = 43980, Miss = 22528, Miss_rate = 0.512, Pending_hits = 908, Reservation_fails = 0
L2_cache_bank[42]: Access = 43990, Miss = 22528, Miss_rate = 0.512, Pending_hits = 907, Reservation_fails = 0
L2_cache_bank[43]: Access = 43974, Miss = 22528, Miss_rate = 0.512, Pending_hits = 917, Reservation_fails = 0
L2_cache_bank[44]: Access = 44004, Miss = 22528, Miss_rate = 0.512, Pending_hits = 923, Reservation_fails = 0
L2_cache_bank[45]: Access = 43971, Miss = 22528, Miss_rate = 0.512, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[46]: Access = 43997, Miss = 22528, Miss_rate = 0.512, Pending_hits = 935, Reservation_fails = 0
L2_cache_bank[47]: Access = 43968, Miss = 22528, Miss_rate = 0.512, Pending_hits = 869, Reservation_fails = 0
L2_cache_bank[48]: Access = 43988, Miss = 22528, Miss_rate = 0.512, Pending_hits = 920, Reservation_fails = 0
L2_cache_bank[49]: Access = 43987, Miss = 22528, Miss_rate = 0.512, Pending_hits = 893, Reservation_fails = 0
L2_cache_bank[50]: Access = 43989, Miss = 22528, Miss_rate = 0.512, Pending_hits = 904, Reservation_fails = 0
L2_cache_bank[51]: Access = 43985, Miss = 22528, Miss_rate = 0.512, Pending_hits = 886, Reservation_fails = 0
L2_cache_bank[52]: Access = 43988, Miss = 22528, Miss_rate = 0.512, Pending_hits = 881, Reservation_fails = 0
L2_cache_bank[53]: Access = 43996, Miss = 22528, Miss_rate = 0.512, Pending_hits = 895, Reservation_fails = 0
L2_cache_bank[54]: Access = 43994, Miss = 22528, Miss_rate = 0.512, Pending_hits = 924, Reservation_fails = 0
L2_cache_bank[55]: Access = 43992, Miss = 22528, Miss_rate = 0.512, Pending_hits = 883, Reservation_fails = 0
L2_cache_bank[56]: Access = 43979, Miss = 22528, Miss_rate = 0.512, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[57]: Access = 44000, Miss = 22528, Miss_rate = 0.512, Pending_hits = 915, Reservation_fails = 0
L2_cache_bank[58]: Access = 43997, Miss = 22528, Miss_rate = 0.512, Pending_hits = 910, Reservation_fails = 0
L2_cache_bank[59]: Access = 43996, Miss = 22528, Miss_rate = 0.512, Pending_hits = 913, Reservation_fails = 0
L2_cache_bank[60]: Access = 43991, Miss = 22528, Miss_rate = 0.512, Pending_hits = 897, Reservation_fails = 0
L2_cache_bank[61]: Access = 43973, Miss = 22528, Miss_rate = 0.512, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[62]: Access = 43998, Miss = 22528, Miss_rate = 0.512, Pending_hits = 916, Reservation_fails = 0
L2_cache_bank[63]: Access = 43970, Miss = 22528, Miss_rate = 0.512, Pending_hits = 895, Reservation_fails = 0
L2_total_cache_accesses = 2816160
L2_total_cache_misses = 1441820
L2_total_cache_miss_rate = 0.5120
L2_total_cache_pending_hits = 58356
L2_total_cache_reservation_fails = 1033
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 884736
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 162
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1310720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 245760
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 672
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 871
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1242464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1572864
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 871
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=2816160
icnt_total_pkts_simt_to_mem=2815552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.5718
	minimum = 5
	maximum = 385
Network latency average = 10.0783
	minimum = 5
	maximum = 278
Slowest packet = 31
Flit latency average = 10.0783
	minimum = 5
	maximum = 278
Slowest flit = 3950152
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.126554
	minimum = 0.079043 (at node 63)
	maximum = 0.316657 (at node 7)
Accepted packet rate average = 0.126554
	minimum = 0.079043 (at node 63)
	maximum = 0.316726 (at node 7)
Injected flit rate average = 0.126554
	minimum = 0.079043 (at node 63)
	maximum = 0.316657 (at node 7)
Accepted flit rate average= 0.126554
	minimum = 0.079043 (at node 63)
	maximum = 0.316726 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5718 (1 samples)
	minimum = 5 (1 samples)
	maximum = 385 (1 samples)
Network latency average = 10.0783 (1 samples)
	minimum = 5 (1 samples)
	maximum = 278 (1 samples)
Flit latency average = 10.0783 (1 samples)
	minimum = 5 (1 samples)
	maximum = 278 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.126554 (1 samples)
	minimum = 0.079043 (1 samples)
	maximum = 0.316657 (1 samples)
Accepted packet rate average = 0.126554 (1 samples)
	minimum = 0.079043 (1 samples)
	maximum = 0.316726 (1 samples)
Injected flit rate average = 0.126554 (1 samples)
	minimum = 0.079043 (1 samples)
	maximum = 0.316657 (1 samples)
Accepted flit rate average = 0.126554 (1 samples)
	minimum = 0.079043 (1 samples)
	maximum = 0.316726 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 40 sec (4540 sec)
gpgpu_simulation_rate = 184886 (inst/sec)
gpgpu_simulation_rate = 122 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee78b5598..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffee78b5594..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee78b5588..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffee78b5590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee78b5580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee78b5578..

GPGPU-Sim PTX: cudaLaunch for 0x0x402350 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x438 (backprop.1.sm_30.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (backprop.1.sm_30.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,32768,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 424731
gpu_sim_insn = 452985184
gpu_ipc =    1066.5226
gpu_tot_sim_cycle = 980985
gpu_tot_sim_insn = 1292370272
gpu_tot_ipc =    1317.4210
gpu_tot_issued_cta = 65536
gpu_occupancy = 90.9236% 
gpu_tot_occupancy = 95.6089% 
max_total_param_size = 0
gpu_stall_dramfull = 966
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.0143
partiton_level_parallism_total  =       8.0719
partiton_level_parallism_util =      12.1116
partiton_level_parallism_util_total  =       8.3377
L2_BW  =     559.4295 GB/Sec
L2_BW_total  =     375.8747 GB/Sec
gpu_total_sim_rate=158982

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24969227
	L1I_total_cache_misses = 15029
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 107207
L1D_cache:
	L1D_cache_core[0]: Access = 748594, Miss = 333995, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 3859
	L1D_cache_core[1]: Access = 753784, Miss = 336018, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 5427
	L1D_cache_core[2]: Access = 747522, Miss = 333624, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 3866
	L1D_cache_core[3]: Access = 749202, Miss = 334201, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 5611
	L1D_cache_core[4]: Access = 751542, Miss = 335097, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 4584
	L1D_cache_core[5]: Access = 747888, Miss = 333817, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 3841
	L1D_cache_core[6]: Access = 747079, Miss = 333407, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 4024
	L1D_cache_core[7]: Access = 749496, Miss = 334398, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 5794
	L1D_cache_core[8]: Access = 745522, Miss = 332780, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 9268
	L1D_cache_core[9]: Access = 745424, Miss = 332741, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 5834
	L1D_cache_core[10]: Access = 751006, Miss = 334914, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 6016
	L1D_cache_core[11]: Access = 749666, Miss = 334402, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 5681
	L1D_cache_core[12]: Access = 751516, Miss = 335056, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 6461
	L1D_cache_core[13]: Access = 751542, Miss = 335106, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 7072
	L1D_cache_core[14]: Access = 750980, Miss = 334800, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 4085
	L1D_cache_core[15]: Access = 752346, Miss = 335405, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 5094
	L1D_total_cache_accesses = 11993109
	L1D_total_cache_misses = 5349761
	L1D_total_cache_miss_rate = 0.4461
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 86517
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 2359296
	L1C_total_cache_misses = 2048
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 31516
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3114063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2527634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2157102
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2357248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 31516
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3529285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 558939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 106086
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24954198
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 107207
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7798799
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2359296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4194310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24969227

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 38632
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31516
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47885
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 107207
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
26133, 21876, 23295, 21876, 24714, 21876, 23295, 21876, 25930, 21706, 23114, 21706, 24522, 21706, 23114, 21706, 25930, 21706, 23114, 21706, 24522, 21706, 23114, 21706, 26241, 21984, 23403, 21984, 24822, 21984, 23403, 21984, 25930, 21706, 23114, 21706, 24522, 21706, 23114, 21706, 26038, 21814, 23222, 21814, 24630, 21814, 23222, 21814, 25984, 21760, 23168, 21760, 24576, 21760, 23168, 21760, 25930, 21706, 23114, 21706, 24522, 21706, 23114, 21706, 
gpgpu_n_tot_thrd_icount = 1506804448
gpgpu_n_tot_w_icount = 47087639
gpgpu_n_stall_shd_mem = 8668975
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3723750
gpgpu_n_mem_write_global = 4194310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 32
gpgpu_n_load_insn  = 67633232
gpgpu_n_store_insn = 25690144
gpgpu_n_shmem_insn = 66584576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 75497472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 31516
gpgpu_stall_shd_mem[c_mem][resource_stall] = 31516
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 52229
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8585230
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2263343	W0_Idle:2635822	W0_Scoreboard:73385964	W1:0	W2:3407872	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5406743	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:38273024
single_issue_nums: WS0:12943383	WS1:11141120	WS2:11862016	WS3:11141120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29790000 {8:3723750,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 167772400 {40:4194310,}
traffic_breakdown_coretomem[INST_ACC_R] = 2560 {8:320,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148950000 {40:3723750,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33554480 {8:4194310,}
traffic_breakdown_memtocore[INST_ACC_R] = 51200 {40:1280,}
maxmflatency = 1703 
max_icnt2mem_latency = 741 
maxmrqlatency = 925 
max_icnt2sh_latency = 1097 
averagemflatency = 401 
avg_icnt2mem_latency = 76 
avg_mrq_latency = 96 
avg_icnt2sh_latency = 97 
mrq_lat_table:280463 	583219 	285782 	203332 	219495 	717405 	683325 	809752 	430820 	17200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2158071 	3588341 	2120170 	51542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	101 	471277 	2383458 	1867997 	1652106 	1302938 	224742 	15793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1391281 	1289743 	735804 	851726 	1220845 	1598841 	791706 	38073 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	833 	911 	198 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17011     17000     18357     18307     18394     18437     17227     17181     17477     17258     17128     17083     17138     17156     17079     17044 
dram[1]:     16971     16994     18331     18308     18332     18377     17218     17222     17482     17259     17125     17095     17126     17177     17064     17048 
dram[2]:     16967     17087     18312     18384     18349     18373     17229     17215     17466     17289     17133     17093     17159     17187     17068     17056 
dram[3]:     17091     17031     18322     18405     18309     18375     17225     17225     17424     17305     17132     17092     17178     17187     17071     17104 
dram[4]:     17096     17015     18368     18460     18473     18431     17190     17249     17411     17310     17133     17088     17165     17198     17098     17098 
dram[5]:     17087     17015     18327     18451     18485     18421     17161     17233     17320     17305     17120     17091     17210     17200     17096     17137 
dram[6]:     17094     17012     18290     18552     18558     18409     17145     17229     17325     17312     17063     17057     17205     17173     17141     17144 
dram[7]:     17082     16952     18350     18513     18529     18423     17133     17147     17388     17294     17044     17089     17267     17112     17149     17073 
dram[8]:     17197     16942     18331     18494     18491     18470     17152     17092     17347     17365     17094     17088     17240     17104     17151     17101 
dram[9]:     17174     16941     18331     18504     18478     18361     17128     17068     17308     17658     17091     17102     17188     17104     17092     17108 
dram[10]:     17171     16942     18345     18550     18457     18328     17115     17316     17282     17655     17088     17092     17179     17089     17089     17068 
dram[11]:     17190     16960     18352     18571     18475     18341     17111     17327     17417     17655     17096     17115     17200     17096     17081     17052 
dram[12]:     17188     17011     18357     18547     18516     18349     17225     17316     17349     17638     17092     17066     17206     17134     17250     17056 
dram[13]:     17080     17002     18290     18469     18484     18357     17238     17321     17338     17629     17130     17063     17253     17145     17164     17144 
dram[14]:     17074     17210     18286     18511     18499     18423     17195     17316     17325     17265     17115     17075     17263     17182     17150     17118 
dram[15]:     17064     17106     18274     18529     18493     18378     17202     17316     17300     17213     17130     17171     17246     17240     17156     17100 
dram[16]:     17115     17198     18275     18483     18366     18380     17282     17299     17328     17214     17065     17076     17194     17257     17153     17115 
dram[17]:     17191     17048     18280     18469     18345     18453     17291     17314     17334     17621     17060     17092     17244     17290     17058     17117 
dram[18]:     17177     17046     18270     18458     18373     18461     17289     17280     17342     17633     17062     17195     17246     17171     17066     16996 
dram[19]:     17172     17056     18263     18497     18393     18556     17294     17257     17431     17632     17069     17135     17257     17143     17082     17013 
dram[20]:     17181     17145     18279     18424     18409     18528     17295     17158     17446     17639     17079     17123     17311     17163     17074     17069 
dram[21]:     17178     17061     18337     18422     18412     18544     17375     17189     17493     17638     17074     17125     17202     17160     17041     17080 
dram[22]:     17073     17047     18344     18425     18412     18475     17299     17209     17482     17426     17056     17241     17194     17230     17046     17104 
dram[23]:     17066     17080     18324     18418     18427     18475     17271     17300     17489     17437     17063     17256     17197     17220     17051     17084 
dram[24]:     17063     16974     18316     18369     18369     18477     17287     17292     17258     17299     17116     17253     17194     17150     17050     17083 
dram[25]:     17172     16957     18314     18357     18360     18480     17256     17280     17238     17323     17188     17254     17197     17180     17157     17082 
dram[26]:     17123     16919     18328     18381     18363     18347     17165     17266     17240     17515     17090     17273     17229     17194     17070     17144 
dram[27]:     17100     16947     18318     18405     18369     18352     17075     17399     17243     17477     17101     17246     17224     17131     17062     17082 
dram[28]:     17091     16882     18319     18380     18388     18349     17063     17408     17442     17453     17087     17147     17300     17151     17061     17059 
dram[29]:     17088     16849     18339     18376     18382     18363     17178     17399     17281     17448     17123     17126     17167     17243     17061     17063 
dram[30]:     17014     16818     18357     18376     18389     18466     17175     17404     17273     17528     17117     17126     17161     17268     17034     17065 
dram[31]:     16991     16839     18313     18379     18391     18515     17178     17420     17272     17530     17092     17155     17156     17282     17027     17067 
average row accesses per activate:
dram[0]: 10.330424 10.307596 10.360000  9.985542 10.579284 10.327091 10.187192 10.002419 10.095354  9.828571 10.477158 10.255900 10.690013 10.236025 10.279302  9.920578 
dram[1]: 10.534351 10.334581 10.194342 10.169325 10.174662 10.263027 10.174662 10.014528 10.157441 10.142507 10.056029 10.217822 10.213135 10.312891 10.140222 10.029197 
dram[2]: 10.205665 10.545223  9.704918 10.058252  9.966265 10.618742  9.629802 10.087805 10.271144  9.793594  9.995157 10.307117 10.262765  9.987879 10.215613 10.202971 
dram[3]: 10.130807 10.386449 10.033898 10.347066  9.859356 10.212346 10.075518  9.674853 10.230483 10.142507 10.056029  9.899281  9.963724 10.287141 10.115337 10.140222 
dram[4]: 10.206897 10.557398 10.504436  9.961538  9.942307 10.212346  9.847619  9.754717 10.345864 10.450633 10.255900  9.781990 10.248756  9.975787 10.215613  9.956522 
dram[5]: 10.357947 10.833770 10.119658  9.997587 10.405031 10.405031 10.014528  9.978287 10.105263 10.167488 10.167488 10.192593  9.975787 10.417193  9.968561  9.980630 
dram[6]: 10.154601 10.849279  9.913876 10.181818 10.174662 10.301370 10.026667 10.250310 10.424242 10.217822  9.971014 10.217822 10.012151 10.430380  9.873054 10.501911 
dram[7]: 10.031515 10.531807  9.785124  9.985542 10.137255 10.405031  9.585168 10.149693  9.911164 10.068293  9.852029 10.142507 10.147783 10.496816  9.849463 10.461929 
dram[8]: 10.167076 11.052070 10.372966  9.819905 10.124847 10.352942 10.327091  9.766233 10.294265 10.217822 10.243176 10.557545 10.024331 10.827858 10.165228 10.582798 
dram[9]: 10.556123 10.764629  9.925749  9.796690 10.002419 10.187192 10.137255  9.824228  9.958986 10.180025 10.031591 10.358846  9.987879 10.160295 10.356784 10.409091 
dram[10]: 10.217284 10.695090 10.132030 10.308457 10.162162 11.029333 10.026667 10.100122 10.068293 10.031591  9.935018 10.268657 10.135302 10.510204 10.215613 10.369811 
dram[11]: 10.031515 10.612821  9.693567  9.819905 10.087805 10.288557  9.540946 10.391960  9.923077 10.268657  9.622377 10.411098  9.927711 10.673575 10.475223  9.873054 
dram[12]: 10.092683 10.531807  9.949580 10.132030  9.942307 10.340000  9.754717 10.162162  9.958986 10.007273  9.805225 10.268657 10.325814 10.715215  9.802616 10.369811 
dram[13]: 10.092683 10.599232  9.796690 10.156863  9.990338 10.187192 10.002419 10.162162  9.816885  9.887425  9.577726 10.130061  9.786223 10.338770 10.152709  9.944511 
dram[14]: 10.293532 10.695090  9.428897 10.058252  9.930372 10.288557  9.789350  9.942307  9.935018 10.205192  9.555555 10.255900  9.856460  9.856460 10.202971 10.190358 
dram[15]: 10.370927 10.949736  9.785124 10.033898  9.930372 10.457648  9.708920  9.663551  9.805225 10.477158  9.690141 10.154982  9.915764 10.012151  9.980630 10.330827 
dram[16]: 10.242575 10.572159 10.082726 10.321295 10.100122 10.701164  9.629802 10.100122  9.758865 10.450633  9.875598  9.935018 10.122850 10.274314  9.825983 10.409091 
dram[17]: 10.192119 10.245049 10.033898  9.866667 10.187192 10.365914  9.766233 10.275777  9.690141 10.307117  9.899281 10.019418 10.098040 10.312891 10.029197  9.992727 
dram[18]: 10.410063 10.219753 10.244746  9.973526 10.002419 10.457648  9.731765 10.002419  9.793594 10.205192 10.056029 10.463879  9.880095 10.430380  9.944511 10.190358 
dram[19]: 10.255266 10.722798 10.144431 10.625641 10.137255 10.391960  9.720329 10.075518 10.105263 10.345864 10.056029 10.371860  9.844684 10.338770  9.744680 10.190358 
dram[20]: 10.080390 10.920844  9.739130 10.372966 10.137255 10.288557  9.824228  9.824228  9.852029 10.117647 10.192593 10.424242 10.098040 10.061050  9.884892  9.896759 
dram[21]: 10.383940 10.949736 10.169325 10.156863 10.224969 10.162162  9.930372  9.942307  9.577726 10.255900  9.995157 10.358846  9.763033 10.510204  9.896759 10.240993 
dram[22]: 10.410063 10.778646  9.739130 10.557961 10.250310  9.847619  9.906587 10.162162  9.489655 10.371860 10.167488 10.180025  9.671362 10.110430  9.790974 10.190358 
dram[23]: 10.345000 10.626444  9.808284 10.321295 10.137255 10.327091  9.800948 10.087805  9.577726 10.411098 10.031591 10.154982 10.098040 10.274314  9.486767  9.861244 
dram[24]: 10.692507 10.334581 10.169325 10.270136 10.199754 10.378921  9.754717 10.174662  9.588850 10.268657  9.923077 10.530612 10.012151  9.603729  9.676056 10.397225 
dram[25]: 10.436317 10.219753  9.973526 10.347066 10.137255 10.224969  9.930372 10.026667 10.019418 10.371860 10.019418  9.667447 10.135302 10.236025  9.687427 10.307500 
dram[26]: 10.267990 10.194581  9.866667 10.046061 10.301370 10.087805  9.686183 10.124847 10.130061  9.863799 10.243176 10.056029  9.739953  9.751479 10.140222  9.887290 
dram[27]:  9.805687 10.360451 10.144431 10.438287 10.275777 10.026667  9.990338 10.199754 10.243176 10.332916 10.007273 10.117647 10.160295 10.073350  9.767773 10.117791 
dram[28]: 10.345000 10.334581  9.659674 10.270136 10.100122 10.444445  9.812574 10.237624 10.345864  9.758865  9.875598  9.735849 10.012151  9.939687 10.102942 10.167694 
dram[29]: 10.293532 10.505076  9.866667 10.194342 10.378921 10.124847 10.087805  9.847619  9.899281 10.031591 10.180025  9.735849  9.975787  9.939687 10.140222 10.180247 
dram[30]: 10.296020 10.518424  9.902031 10.372966 10.551021 10.352942  9.777778 10.250310  9.935018  9.724381 10.437421 10.437421 10.456853 10.036541 10.165228  9.946924 
dram[31]:  9.852381 10.478481 10.144431 10.531131 10.701164 10.457648  9.966265 10.149693  9.644860 10.007273 10.167488 10.397985 10.147783 10.496816 10.127764 10.243478 
average row locality = 4230793/417668 = 10.129560
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6796      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[1]:      6792      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[2]:      6796      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[3]:      6795      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[4]:      6795      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[5]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[6]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[7]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[8]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[9]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[10]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[11]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[12]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[13]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[14]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[15]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[16]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[17]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[18]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[19]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[20]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[21]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[22]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[23]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[24]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[25]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[26]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[27]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[28]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[29]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[30]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[31]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
total dram reads = 3473462
bank skew: 6796/6784 = 1.00
chip skew: 108556/108544 = 1.00
number of total write accesses:
dram[0]:      1489      1493      1504      1504      1489      1488      1488      1488      1474      1472      1472      1472      1458      1456      1460      1460 
dram[1]:      1488      1494      1504      1504      1488      1488      1488      1488      1474      1472      1472      1472      1458      1456      1460      1460 
dram[2]:      1491      1494      1504      1504      1488      1488      1488      1488      1474      1472      1472      1472      1457      1456      1460      1460 
dram[3]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[4]:      1493      1493      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[5]:      1492      1493      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[6]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[7]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[8]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[9]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[10]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[11]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[12]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[13]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[14]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[15]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[16]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[17]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[18]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[19]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[20]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[21]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[22]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[23]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1460 
dram[24]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1461 
dram[25]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1462 
dram[26]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1462 
dram[27]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1462 
dram[28]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1462 
dram[29]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1462 
dram[30]:      1494      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1462 
dram[31]:      1492      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1460      1462 
total dram writes = 757331
bank skew: 1504/1456 = 1.03
chip skew: 23670/23665 = 1.00
average mf latency per bank:
dram[0]:        799       758       764       731       755       747       763       772       786       753       789       751       799       778       809       787
dram[1]:        755       738       728       734       727       764       736       751       735       744       731       750       742       752       746       757
dram[2]:        742       747       740       751       756       761       756       748       746       755       736       770       744       759       741       745
dram[3]:        740       775       739       755       762       744       768       761       769       762       770       733       757       745       743       751
dram[4]:        741       770       743       766       753       766       746       736       758       724       758       724       723       751       732       755
dram[5]:        743       750       735       755       737       770       747       786       731       773       737       788       754       787       732       769
dram[6]:        730       754       736       741       749       760       744       768       722       756       722       780       744       781       750       782
dram[7]:        755       752       745       750       735       742       735       743       747       731       768       731       743       747       749       746
dram[8]:        769       733       769       743       755       749       767       772       757       757       749       766       738       748       750       727
dram[9]:        739       742       747       731       756       723       784       743       756       756       760       759       758       747       741       731
dram[10]:        734       753       744       745       729       733       748       736       756       737       750       747       756       747       732       758
dram[11]:        731       742       743       765       743       734       757       737       782       714       770       729       758       726       750       734
dram[12]:        748       739       744       756       741       747       725       754       734       775       762       778       744       743       742       727
dram[13]:        768       741       744       748       767       738       773       717       779       720       793       725       753       712       750       721
dram[14]:        732       738       759       749       774       762       775       732       764       744       747       735       731       710       733       732
dram[15]:        756       726       750       748       753       763       735       725       724       734       713       736       737       725       756       713
dram[16]:        787       733       776       749       769       765       781       755       755       749       745       747       752       752       744       737
dram[17]:        744       711       769       728       793       758       788       740       745       736       757       747       742       735       728       715
dram[18]:        766       767       735       743       748       738       742       724       728       739       740       748       759       738       759       729
dram[19]:        762       787       753       785       754       762       758       738       741       742       757       727       768       734       759       752
dram[20]:        743       759       764       746       761       728       769       741       753       734       772       719       747       711       736       743
dram[21]:        745       743       753       731       742       731       723       745       711       752       732       767       736       720       738       737
dram[22]:        770       772       763       746       786       758       778       739       769       749       785       763       777       755       796       763
dram[23]:        743       781       749       772       746       770       731       757       726       765       755       762       746       767       740       771
dram[24]:        733       765       752       771       748       762       742       756       758       743       741       761       729       730       746       732
dram[25]:        742       723       742       742       754       750       763       730       765       714       752       734       745       733       743       736
dram[26]:        746       761       734       753       751       749       752       751       736       756       756       751       761       770       753       763
dram[27]:        745       792       760       787       766       758       758       758       749       770       730       756       744       741       756       763
dram[28]:        740       753       731       762       762       793       757       777       744       756       749       765       754       751       754       755
dram[29]:        766       750       764       731       785       741       772       751       754       761       776       769       764       772       765       753
dram[30]:        755       766       770       745       786       738       792       742       760       735       778       746       772       727       741       734
dram[31]:        758       795       754       766       761       768       765       769       740       771       746       783       772       765       770       749
maximum mf latency per bank:
dram[0]:       1408      1309      1274      1376      1338      1428      1313      1245      1279      1382      1442      1290      1275      1703      1331      1414
dram[1]:       1160      1178      1225      1184      1215      1390      1130      1251      1152      1185      1336      1187      1280      1216      1230      1528
dram[2]:       1082      1267      1205      1190      1275      1530      1396      1344      1240      1287      1164      1243      1256      1220      1308      1443
dram[3]:       1161      1367      1302      1284      1416      1294      1357      1145      1259      1361      1211      1225      1221      1399      1211      1321
dram[4]:       1491      1318      1597      1231      1488      1260      1332      1228      1359      1213      1322      1152      1303      1279      1273      1205
dram[5]:       1318      1310      1088      1266      1183      1212      1214      1413      1178      1603      1395      1463      1446      1341      1610      1336
dram[6]:       1211      1177      1258      1322      1334      1295      1195      1190      1469      1156      1212      1255      1479      1226      1270      1373
dram[7]:       1270      1396      1334      1277      1224      1396      1262      1232      1147      1261      1418      1240      1183      1240      1306      1102
dram[8]:       1243      1261      1178      1256      1381      1300      1357      1267      1226      1267      1454      1251      1238      1334      1274      1113
dram[9]:       1194      1218      1210      1203      1187      1166      1387      1467      1118      1264      1277      1320      1293      1166      1313      1172
dram[10]:       1474      1390      1170      1459      1153      1189      1193      1381      1294      1259      1240      1337      1284      1143      1328      1159
dram[11]:       1298      1324      1250      1354      1256      1165      1308      1278      1279      1114      1404      1240      1330      1149      1330      1337
dram[12]:       1278      1208      1219      1401      1305      1241      1197      1261      1193      1356      1259      1333      1281      1267      1314      1416
dram[13]:       1425      1268      1209      1266      1252      1276      1173      1301      1347      1398      1214      1309      1186      1398      1319      1194
dram[14]:       1209      1468      1273      1332      1245      1239      1407      1233      1322      1238      1320      1350      1288      1486      1267      1260
dram[15]:       1473      1251      1346      1234      1242      1391      1140      1271      1280      1304      1123      1337      1229      1549      1353      1360
dram[16]:       1442      1242      1331      1143      1455      1176      1365      1249      1317      1155      1232      1295      1336      1313      1179      1335
dram[17]:       1412      1196      1361      1200      1301      1308      1344      1307      1464      1245      1225      1235      1353      1326      1371      1308
dram[18]:       1251      1409      1368      1203      1141      1232      1275      1269      1147      1224      1273      1181      1255      1233      1421      1178
dram[19]:       1175      1425      1249      1354      1304      1150      1290      1234      1173      1231      1276      1226      1335      1325      1319      1219
dram[20]:       1290      1159      1247      1160      1211      1208      1296      1281      1239      1243      1431      1287      1342      1161      1297      1161
dram[21]:       1234      1354      1326      1273      1184      1218      1247      1132      1304      1258      1072      1361      1268      1217      1180      1191
dram[22]:       1257      1518      1224      1331      1385      1180      1320      1279      1238      1264      1367      1243      1194      1436      1348      1188
dram[23]:       1238      1423      1291      1325      1283      1350      1235      1411      1392      1359      1536      1230      1176      1454      1191      1361
dram[24]:       1207      1242      1150      1229      1165      1186      1103      1332      1275      1195      1198      1231      1274      1237      1283      1121
dram[25]:       1152      1203      1084      1230      1339      1232      1263      1124      1143      1190      1164      1237      1244      1152      1176      1229
dram[26]:       1233      1523      1232      1197      1204      1216      1424      1333      1193      1188      1399      1460      1381      1229      1289      1375
dram[27]:       1358      1435      1164      1289      1322      1394      1460      1188      1204      1242      1151      1427      1384      1225      1341      1207
dram[28]:       1255      1176      1133      1279      1302      1580      1096      1272      1226      1189      1487      1275      1291      1249      1192      1222
dram[29]:       1183      1421      1279      1153      1263      1124      1478      1292      1332      1359      1247      1312      1284      1266      1342      1385
dram[30]:       1456      1389      1571      1270      1355      1297      1586      1203      1205      1197      1324      1322      1446      1208      1211      1374
dram[31]:       1427      1423      1442      1384      1482      1211      1331      1399      1222      1419      1428      1404      1679      1293      1407      1412
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355451 n_act=12917 n_pre=12901 n_ref_event=0 n_req=132223 n_rd=108556 n_rd_L2_A=0 n_write=0 n_wr_bk=94668 bw_util=0.3546
n_activity=435963 dram_eff=0.4661
bk0: 6796a 514754i bk1: 6784a 512157i bk2: 6784a 511963i bk3: 6784a 510851i bk4: 6784a 513299i bk5: 6784a 513524i bk6: 6784a 512763i bk7: 6784a 511969i bk8: 6784a 513375i bk9: 6784a 512299i bk10: 6784a 514187i bk11: 6784a 513040i bk12: 6784a 514324i bk13: 6784a 512141i bk14: 6784a 513651i bk15: 6784a 510851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902309
Row_Buffer_Locality_read = 0.940805
Row_Buffer_Locality_write = 0.725736
Bank_Level_Parallism = 2.692422
Bank_Level_Parallism_Col = 2.250099
Bank_Level_Parallism_Ready = 1.260009
write_to_read_ratio_blp_rw_average = 0.540021
GrpLevelPara = 1.874517 

BW Util details:
bwutil = 0.354615 
total_CMD = 573084 
util_bw = 203224 
Wasted_Col = 178328 
Wasted_Row = 25672 
Idle = 165860 

BW Util Bottlenecks: 
RCDc_limit = 45591 
RCDWRc_limit = 30453 
WTRc_limit = 48023 
RTWc_limit = 141505 
CCDLc_limit = 122135 
rwq = 0 
CCDLc_limit_alone = 91888 
WTRc_limit_alone = 40006 
RTWc_limit_alone = 119275 

Commands details: 
total_CMD = 573084 
n_nop = 355451 
Read = 108556 
Write = 0 
L2_Alloc = 0 
L2_WB = 94668 
n_act = 12917 
n_pre = 12901 
n_ref = 0 
n_req = 132223 
total_req = 203224 

Dual Bus Interface Util: 
issued_total_row = 25818 
issued_total_col = 203224 
Row_Bus_Util =  0.045051 
CoL_Bus_Util = 0.354615 
Either_Row_CoL_Bus_Util = 0.379758 
Issued_on_Two_Bus_Simul_Util = 0.019908 
issued_two_Eff = 0.052423 
queue_avg = 12.913529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355370 n_act=12970 n_pre=12954 n_ref_event=0 n_req=132218 n_rd=108552 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=436803 dram_eff=0.4652
bk0: 6792a 514881i bk1: 6784a 513307i bk2: 6784a 514160i bk3: 6784a 513108i bk4: 6784a 514543i bk5: 6784a 512030i bk6: 6784a 512853i bk7: 6784a 512488i bk8: 6784a 513995i bk9: 6784a 513405i bk10: 6784a 514159i bk11: 6784a 512220i bk12: 6784a 514777i bk13: 6784a 513899i bk14: 6784a 514308i bk15: 6784a 512279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901904
Row_Buffer_Locality_read = 0.940453
Row_Buffer_Locality_write = 0.725091
Bank_Level_Parallism = 2.657441
Bank_Level_Parallism_Col = 2.209478
Bank_Level_Parallism_Ready = 1.250221
write_to_read_ratio_blp_rw_average = 0.535489
GrpLevelPara = 1.852311 

BW Util details:
bwutil = 0.354601 
total_CMD = 573084 
util_bw = 203216 
Wasted_Col = 179260 
Wasted_Row = 25868 
Idle = 164740 

BW Util Bottlenecks: 
RCDc_limit = 45662 
RCDWRc_limit = 30951 
WTRc_limit = 47682 
RTWc_limit = 137079 
CCDLc_limit = 120348 
rwq = 0 
CCDLc_limit_alone = 91017 
WTRc_limit_alone = 39391 
RTWc_limit_alone = 116039 

Commands details: 
total_CMD = 573084 
n_nop = 355370 
Read = 108552 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 12970 
n_pre = 12954 
n_ref = 0 
n_req = 132218 
total_req = 203216 

Dual Bus Interface Util: 
issued_total_row = 25924 
issued_total_col = 203216 
Row_Bus_Util =  0.045236 
CoL_Bus_Util = 0.354601 
Either_Row_CoL_Bus_Util = 0.379899 
Issued_on_Two_Bus_Simul_Util = 0.019938 
issued_two_Eff = 0.052482 
queue_avg = 12.639224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355366 n_act=13080 n_pre=13064 n_ref_event=0 n_req=132224 n_rd=108556 n_rd_L2_A=0 n_write=0 n_wr_bk=94670 bw_util=0.3546
n_activity=436321 dram_eff=0.4658
bk0: 6796a 514345i bk1: 6784a 513470i bk2: 6784a 511421i bk3: 6784a 510463i bk4: 6784a 512975i bk5: 6784a 513694i bk6: 6784a 512968i bk7: 6784a 513202i bk8: 6784a 513236i bk9: 6784a 511278i bk10: 6784a 513193i bk11: 6784a 512164i bk12: 6784a 513878i bk13: 6784a 512677i bk14: 6784a 513906i bk15: 6784a 513555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901077
Row_Buffer_Locality_read = 0.939911
Row_Buffer_Locality_write = 0.722959
Bank_Level_Parallism = 2.678600
Bank_Level_Parallism_Col = 2.229349
Bank_Level_Parallism_Ready = 1.254588
write_to_read_ratio_blp_rw_average = 0.540837
GrpLevelPara = 1.863579 

BW Util details:
bwutil = 0.354618 
total_CMD = 573084 
util_bw = 203226 
Wasted_Col = 179468 
Wasted_Row = 26155 
Idle = 164235 

BW Util Bottlenecks: 
RCDc_limit = 46374 
RCDWRc_limit = 30832 
WTRc_limit = 45888 
RTWc_limit = 140991 
CCDLc_limit = 122588 
rwq = 0 
CCDLc_limit_alone = 92489 
WTRc_limit_alone = 38281 
RTWc_limit_alone = 118499 

Commands details: 
total_CMD = 573084 
n_nop = 355366 
Read = 108556 
Write = 0 
L2_Alloc = 0 
L2_WB = 94670 
n_act = 13080 
n_pre = 13064 
n_ref = 0 
n_req = 132224 
total_req = 203226 

Dual Bus Interface Util: 
issued_total_row = 26144 
issued_total_col = 203226 
Row_Bus_Util =  0.045620 
CoL_Bus_Util = 0.354618 
Either_Row_CoL_Bus_Util = 0.379906 
Issued_on_Two_Bus_Simul_Util = 0.020332 
issued_two_Eff = 0.053519 
queue_avg = 12.801229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8012
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355291 n_act=13099 n_pre=13083 n_ref_event=0 n_req=132221 n_rd=108555 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=436108 dram_eff=0.466
bk0: 6795a 512642i bk1: 6784a 514012i bk2: 6784a 512547i bk3: 6784a 512589i bk4: 6784a 511671i bk5: 6784a 513404i bk6: 6784a 513346i bk7: 6784a 511170i bk8: 6784a 512637i bk9: 6784a 512901i bk10: 6784a 512073i bk11: 6784a 512352i bk12: 6784a 513220i bk13: 6784a 512261i bk14: 6784a 514469i bk15: 6784a 512321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900931
Row_Buffer_Locality_read = 0.940113
Row_Buffer_Locality_write = 0.721203
Bank_Level_Parallism = 2.693523
Bank_Level_Parallism_Col = 2.239172
Bank_Level_Parallism_Ready = 1.260074
write_to_read_ratio_blp_rw_average = 0.538551
GrpLevelPara = 1.866966 

BW Util details:
bwutil = 0.354606 
total_CMD = 573084 
util_bw = 203219 
Wasted_Col = 178412 
Wasted_Row = 25995 
Idle = 165458 

BW Util Bottlenecks: 
RCDc_limit = 46261 
RCDWRc_limit = 31196 
WTRc_limit = 47675 
RTWc_limit = 139422 
CCDLc_limit = 120727 
rwq = 0 
CCDLc_limit_alone = 90943 
WTRc_limit_alone = 39444 
RTWc_limit_alone = 117869 

Commands details: 
total_CMD = 573084 
n_nop = 355291 
Read = 108555 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13099 
n_pre = 13083 
n_ref = 0 
n_req = 132221 
total_req = 203219 

Dual Bus Interface Util: 
issued_total_row = 26182 
issued_total_col = 203219 
Row_Bus_Util =  0.045686 
CoL_Bus_Util = 0.354606 
Either_Row_CoL_Bus_Util = 0.380037 
Issued_on_Two_Bus_Simul_Util = 0.020255 
issued_two_Eff = 0.053298 
queue_avg = 12.792089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355395 n_act=13049 n_pre=13033 n_ref_event=0 n_req=132221 n_rd=108555 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=434592 dram_eff=0.4676
bk0: 6795a 513722i bk1: 6784a 514091i bk2: 6784a 514275i bk3: 6784a 511182i bk4: 6784a 512960i bk5: 6784a 512383i bk6: 6784a 513254i bk7: 6784a 510839i bk8: 6784a 513464i bk9: 6784a 512478i bk10: 6784a 513981i bk11: 6784a 511693i bk12: 6784a 513674i bk13: 6784a 512299i bk14: 6784a 514047i bk15: 6784a 512535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901309
Row_Buffer_Locality_read = 0.940887
Row_Buffer_Locality_write = 0.719767
Bank_Level_Parallism = 2.692065
Bank_Level_Parallism_Col = 2.238156
Bank_Level_Parallism_Ready = 1.252137
write_to_read_ratio_blp_rw_average = 0.537714
GrpLevelPara = 1.868635 

BW Util details:
bwutil = 0.354606 
total_CMD = 573084 
util_bw = 203219 
Wasted_Col = 177445 
Wasted_Row = 25971 
Idle = 166449 

BW Util Bottlenecks: 
RCDc_limit = 45280 
RCDWRc_limit = 31332 
WTRc_limit = 47793 
RTWc_limit = 139588 
CCDLc_limit = 120376 
rwq = 0 
CCDLc_limit_alone = 91068 
WTRc_limit_alone = 39913 
RTWc_limit_alone = 118160 

Commands details: 
total_CMD = 573084 
n_nop = 355395 
Read = 108555 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13049 
n_pre = 13033 
n_ref = 0 
n_req = 132221 
total_req = 203219 

Dual Bus Interface Util: 
issued_total_row = 26082 
issued_total_col = 203219 
Row_Bus_Util =  0.045512 
CoL_Bus_Util = 0.354606 
Either_Row_CoL_Bus_Util = 0.379855 
Issued_on_Two_Bus_Simul_Util = 0.020262 
issued_two_Eff = 0.053342 
queue_avg = 12.830948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8309
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355410 n_act=12977 n_pre=12961 n_ref_event=0 n_req=132209 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94660 bw_util=0.3546
n_activity=435270 dram_eff=0.4668
bk0: 6784a 513914i bk1: 6784a 514281i bk2: 6784a 512655i bk3: 6784a 511235i bk4: 6784a 515734i bk5: 6784a 513196i bk6: 6784a 513762i bk7: 6784a 512293i bk8: 6784a 514203i bk9: 6784a 511632i bk10: 6784a 513224i bk11: 6784a 512744i bk12: 6784a 513009i bk13: 6784a 512769i bk14: 6784a 514109i bk15: 6784a 511081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901845
Row_Buffer_Locality_read = 0.940540
Row_Buffer_Locality_write = 0.724361
Bank_Level_Parallism = 2.683948
Bank_Level_Parallism_Col = 2.236073
Bank_Level_Parallism_Ready = 1.258164
write_to_read_ratio_blp_rw_average = 0.539342
GrpLevelPara = 1.865578 

BW Util details:
bwutil = 0.354580 
total_CMD = 573084 
util_bw = 203204 
Wasted_Col = 177735 
Wasted_Row = 25817 
Idle = 166328 

BW Util Bottlenecks: 
RCDc_limit = 45719 
RCDWRc_limit = 30831 
WTRc_limit = 46720 
RTWc_limit = 140918 
CCDLc_limit = 120391 
rwq = 0 
CCDLc_limit_alone = 90181 
WTRc_limit_alone = 38497 
RTWc_limit_alone = 118931 

Commands details: 
total_CMD = 573084 
n_nop = 355410 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94660 
n_act = 12977 
n_pre = 12961 
n_ref = 0 
n_req = 132209 
total_req = 203204 

Dual Bus Interface Util: 
issued_total_row = 25938 
issued_total_col = 203204 
Row_Bus_Util =  0.045260 
CoL_Bus_Util = 0.354580 
Either_Row_CoL_Bus_Util = 0.379829 
Issued_on_Two_Bus_Simul_Util = 0.020011 
issued_two_Eff = 0.052684 
queue_avg = 12.794958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.795
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355440 n_act=12945 n_pre=12929 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=434560 dram_eff=0.4676
bk0: 6784a 514416i bk1: 6784a 513388i bk2: 6784a 512907i bk3: 6784a 511291i bk4: 6784a 514118i bk5: 6784a 513947i bk6: 6784a 513508i bk7: 6784a 513291i bk8: 6784a 515520i bk9: 6784a 512553i bk10: 6784a 513347i bk11: 6784a 512495i bk12: 6784a 512901i bk13: 6784a 513798i bk14: 6784a 511863i bk15: 6784a 513233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902088
Row_Buffer_Locality_read = 0.940669
Row_Buffer_Locality_write = 0.725133
Bank_Level_Parallism = 2.676536
Bank_Level_Parallism_Col = 2.231215
Bank_Level_Parallism_Ready = 1.254951
write_to_read_ratio_blp_rw_average = 0.539603
GrpLevelPara = 1.857349 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177430 
Wasted_Row = 26223 
Idle = 166223 

BW Util Bottlenecks: 
RCDc_limit = 45261 
RCDWRc_limit = 30826 
WTRc_limit = 46660 
RTWc_limit = 137892 
CCDLc_limit = 121241 
rwq = 0 
CCDLc_limit_alone = 91207 
WTRc_limit_alone = 38636 
RTWc_limit_alone = 115882 

Commands details: 
total_CMD = 573084 
n_nop = 355440 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 12945 
n_pre = 12929 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 25874 
issued_total_col = 203208 
Row_Bus_Util =  0.045149 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379777 
Issued_on_Two_Bus_Simul_Util = 0.019959 
issued_two_Eff = 0.052554 
queue_avg = 12.614038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.614
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355332 n_act=13104 n_pre=13088 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=435348 dram_eff=0.4668
bk0: 6784a 513530i bk1: 6784a 513847i bk2: 6784a 512113i bk3: 6784a 511106i bk4: 6784a 513895i bk5: 6784a 513714i bk6: 6784a 511849i bk7: 6784a 511694i bk8: 6784a 512112i bk9: 6784a 512006i bk10: 6784a 513917i bk11: 6784a 512415i bk12: 6784a 513809i bk13: 6784a 513207i bk14: 6784a 512652i bk15: 6784a 512731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900885
Row_Buffer_Locality_read = 0.939766
Row_Buffer_Locality_write = 0.722556
Bank_Level_Parallism = 2.693347
Bank_Level_Parallism_Col = 2.245256
Bank_Level_Parallism_Ready = 1.261205
write_to_read_ratio_blp_rw_average = 0.540193
GrpLevelPara = 1.867331 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177948 
Wasted_Row = 26128 
Idle = 165800 

BW Util Bottlenecks: 
RCDc_limit = 46399 
RCDWRc_limit = 31127 
WTRc_limit = 46797 
RTWc_limit = 140747 
CCDLc_limit = 121152 
rwq = 0 
CCDLc_limit_alone = 91008 
WTRc_limit_alone = 38881 
RTWc_limit_alone = 118519 

Commands details: 
total_CMD = 573084 
n_nop = 355332 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13104 
n_pre = 13088 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26192 
issued_total_col = 203208 
Row_Bus_Util =  0.045704 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379965 
Issued_on_Two_Bus_Simul_Util = 0.020325 
issued_two_Eff = 0.053492 
queue_avg = 12.719123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7191
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355581 n_act=12841 n_pre=12825 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=434476 dram_eff=0.4677
bk0: 6784a 514196i bk1: 6784a 516169i bk2: 6784a 513173i bk3: 6784a 510883i bk4: 6784a 513299i bk5: 6784a 512316i bk6: 6784a 513250i bk7: 6784a 511097i bk8: 6784a 513580i bk9: 6784a 512134i bk10: 6784a 513366i bk11: 6784a 512675i bk12: 6784a 512356i bk13: 6784a 514012i bk14: 6784a 513443i bk15: 6784a 513325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902874
Row_Buffer_Locality_read = 0.941010
Row_Buffer_Locality_write = 0.727964
Bank_Level_Parallism = 2.683392
Bank_Level_Parallism_Col = 2.240260
Bank_Level_Parallism_Ready = 1.254813
write_to_read_ratio_blp_rw_average = 0.541313
GrpLevelPara = 1.863564 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 178374 
Wasted_Row = 25470 
Idle = 166032 

BW Util Bottlenecks: 
RCDc_limit = 45040 
RCDWRc_limit = 30193 
WTRc_limit = 47080 
RTWc_limit = 140808 
CCDLc_limit = 121619 
rwq = 0 
CCDLc_limit_alone = 91510 
WTRc_limit_alone = 39107 
RTWc_limit_alone = 118672 

Commands details: 
total_CMD = 573084 
n_nop = 355581 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 12841 
n_pre = 12825 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 25666 
issued_total_col = 203208 
Row_Bus_Util =  0.044786 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379531 
Issued_on_Two_Bus_Simul_Util = 0.019842 
issued_two_Eff = 0.052280 
queue_avg = 12.906497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9065
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355494 n_act=13015 n_pre=12999 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=436968 dram_eff=0.465
bk0: 6784a 514514i bk1: 6784a 514349i bk2: 6784a 513833i bk3: 6784a 510615i bk4: 6784a 512405i bk5: 6784a 514250i bk6: 6784a 513575i bk7: 6784a 511458i bk8: 6784a 513157i bk9: 6784a 511637i bk10: 6784a 513813i bk11: 6784a 513550i bk12: 6784a 511946i bk13: 6784a 511261i bk14: 6784a 514255i bk15: 6784a 513913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901558
Row_Buffer_Locality_read = 0.940107
Row_Buffer_Locality_write = 0.724753
Bank_Level_Parallism = 2.679976
Bank_Level_Parallism_Col = 2.233157
Bank_Level_Parallism_Ready = 1.257382
write_to_read_ratio_blp_rw_average = 0.538302
GrpLevelPara = 1.862308 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 178557 
Wasted_Row = 26083 
Idle = 165236 

BW Util Bottlenecks: 
RCDc_limit = 45785 
RCDWRc_limit = 30423 
WTRc_limit = 48205 
RTWc_limit = 138443 
CCDLc_limit = 121639 
rwq = 0 
CCDLc_limit_alone = 91774 
WTRc_limit_alone = 40256 
RTWc_limit_alone = 116527 

Commands details: 
total_CMD = 573084 
n_nop = 355494 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13015 
n_pre = 12999 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26014 
issued_total_col = 203208 
Row_Bus_Util =  0.045393 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379683 
Issued_on_Two_Bus_Simul_Util = 0.020297 
issued_two_Eff = 0.053458 
queue_avg = 12.910024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.91
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355577 n_act=12891 n_pre=12875 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=435299 dram_eff=0.4668
bk0: 6784a 512940i bk1: 6784a 514655i bk2: 6784a 512465i bk3: 6784a 511850i bk4: 6784a 512946i bk5: 6784a 513637i bk6: 6784a 512652i bk7: 6784a 511011i bk8: 6784a 513541i bk9: 6784a 511018i bk10: 6784a 514380i bk11: 6784a 513108i bk12: 6784a 512938i bk13: 6784a 513833i bk14: 6784a 513922i bk15: 6784a 513520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902496
Row_Buffer_Locality_read = 0.940623
Row_Buffer_Locality_write = 0.727626
Bank_Level_Parallism = 2.685005
Bank_Level_Parallism_Col = 2.245095
Bank_Level_Parallism_Ready = 1.263425
write_to_read_ratio_blp_rw_average = 0.541155
GrpLevelPara = 1.868680 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177726 
Wasted_Row = 26193 
Idle = 165957 

BW Util Bottlenecks: 
RCDc_limit = 45444 
RCDWRc_limit = 30108 
WTRc_limit = 46694 
RTWc_limit = 140607 
CCDLc_limit = 121695 
rwq = 0 
CCDLc_limit_alone = 91802 
WTRc_limit_alone = 39040 
RTWc_limit_alone = 118368 

Commands details: 
total_CMD = 573084 
n_nop = 355577 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 12891 
n_pre = 12875 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 25766 
issued_total_col = 203208 
Row_Bus_Util =  0.044960 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379538 
Issued_on_Two_Bus_Simul_Util = 0.020009 
issued_two_Eff = 0.052720 
queue_avg = 12.854660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8547
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355359 n_act=13102 n_pre=13086 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=435396 dram_eff=0.4667
bk0: 6784a 513180i bk1: 6784a 513751i bk2: 6784a 512458i bk3: 6784a 510013i bk4: 6784a 513103i bk5: 6784a 513745i bk6: 6784a 511844i bk7: 6784a 511620i bk8: 6784a 512419i bk9: 6784a 512333i bk10: 6784a 512175i bk11: 6784a 512453i bk12: 6784a 513973i bk13: 6784a 513314i bk14: 6784a 513753i bk15: 6784a 511218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900900
Row_Buffer_Locality_read = 0.940209
Row_Buffer_Locality_write = 0.720612
Bank_Level_Parallism = 2.699988
Bank_Level_Parallism_Col = 2.250403
Bank_Level_Parallism_Ready = 1.261978
write_to_read_ratio_blp_rw_average = 0.540636
GrpLevelPara = 1.874111 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177666 
Wasted_Row = 26610 
Idle = 165600 

BW Util Bottlenecks: 
RCDc_limit = 45834 
RCDWRc_limit = 31204 
WTRc_limit = 47195 
RTWc_limit = 140339 
CCDLc_limit = 121670 
rwq = 0 
CCDLc_limit_alone = 91336 
WTRc_limit_alone = 39352 
RTWc_limit_alone = 117848 

Commands details: 
total_CMD = 573084 
n_nop = 355359 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13102 
n_pre = 13086 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26188 
issued_total_col = 203208 
Row_Bus_Util =  0.045697 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379918 
Issued_on_Two_Bus_Simul_Util = 0.020365 
issued_two_Eff = 0.053604 
queue_avg = 12.774734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7747
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355441 n_act=13054 n_pre=13038 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=435413 dram_eff=0.4667
bk0: 6784a 512678i bk1: 6784a 512615i bk2: 6784a 512631i bk3: 6784a 512173i bk4: 6784a 512372i bk5: 6784a 513096i bk6: 6784a 513602i bk7: 6784a 511536i bk8: 6784a 512661i bk9: 6784a 512442i bk10: 6784a 513710i bk11: 6784a 513012i bk12: 6784a 515811i bk13: 6784a 515033i bk14: 6784a 513344i bk15: 6784a 513967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901263
Row_Buffer_Locality_read = 0.940540
Row_Buffer_Locality_write = 0.721119
Bank_Level_Parallism = 2.675625
Bank_Level_Parallism_Col = 2.229355
Bank_Level_Parallism_Ready = 1.256373
write_to_read_ratio_blp_rw_average = 0.541687
GrpLevelPara = 1.861957 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177852 
Wasted_Row = 26647 
Idle = 165377 

BW Util Bottlenecks: 
RCDc_limit = 45866 
RCDWRc_limit = 31147 
WTRc_limit = 45349 
RTWc_limit = 139371 
CCDLc_limit = 120474 
rwq = 0 
CCDLc_limit_alone = 90904 
WTRc_limit_alone = 37780 
RTWc_limit_alone = 117370 

Commands details: 
total_CMD = 573084 
n_nop = 355441 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13054 
n_pre = 13038 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26092 
issued_total_col = 203208 
Row_Bus_Util =  0.045529 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379775 
Issued_on_Two_Bus_Simul_Util = 0.020341 
issued_two_Eff = 0.053560 
queue_avg = 12.700828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7008
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355233 n_act=13177 n_pre=13161 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=435031 dram_eff=0.4671
bk0: 6784a 512845i bk1: 6784a 512643i bk2: 6784a 512793i bk3: 6784a 511167i bk4: 6784a 512017i bk5: 6784a 512165i bk6: 6784a 513075i bk7: 6784a 511609i bk8: 6784a 511937i bk9: 6784a 511362i bk10: 6784a 510803i bk11: 6784a 513288i bk12: 6784a 514411i bk13: 6784a 512970i bk14: 6784a 515268i bk15: 6784a 512296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900333
Row_Buffer_Locality_read = 0.939831
Row_Buffer_Locality_write = 0.719175
Bank_Level_Parallism = 2.706123
Bank_Level_Parallism_Col = 2.253391
Bank_Level_Parallism_Ready = 1.259508
write_to_read_ratio_blp_rw_average = 0.538534
GrpLevelPara = 1.874752 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 176561 
Wasted_Row = 27051 
Idle = 166264 

BW Util Bottlenecks: 
RCDc_limit = 46027 
RCDWRc_limit = 31152 
WTRc_limit = 47704 
RTWc_limit = 139251 
CCDLc_limit = 119833 
rwq = 0 
CCDLc_limit_alone = 90078 
WTRc_limit_alone = 39762 
RTWc_limit_alone = 117438 

Commands details: 
total_CMD = 573084 
n_nop = 355233 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13177 
n_pre = 13161 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26338 
issued_total_col = 203208 
Row_Bus_Util =  0.045958 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.380138 
Issued_on_Two_Bus_Simul_Util = 0.020407 
issued_two_Eff = 0.053683 
queue_avg = 12.845993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.846
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355332 n_act=13193 n_pre=13177 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=434425 dram_eff=0.4678
bk0: 6784a 514291i bk1: 6784a 513330i bk2: 6784a 511910i bk3: 6784a 512191i bk4: 6784a 512691i bk5: 6784a 511297i bk6: 6784a 512319i bk7: 6784a 512761i bk8: 6784a 513333i bk9: 6784a 512732i bk10: 6784a 512690i bk11: 6784a 512960i bk12: 6784a 512084i bk13: 6784a 512282i bk14: 6784a 515004i bk15: 6784a 511196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900212
Row_Buffer_Locality_read = 0.939665
Row_Buffer_Locality_write = 0.719260
Bank_Level_Parallism = 2.702900
Bank_Level_Parallism_Col = 2.248133
Bank_Level_Parallism_Ready = 1.263907
write_to_read_ratio_blp_rw_average = 0.539249
GrpLevelPara = 1.874748 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 176617 
Wasted_Row = 26584 
Idle = 166675 

BW Util Bottlenecks: 
RCDc_limit = 46387 
RCDWRc_limit = 30685 
WTRc_limit = 46221 
RTWc_limit = 139829 
CCDLc_limit = 118864 
rwq = 0 
CCDLc_limit_alone = 89063 
WTRc_limit_alone = 37943 
RTWc_limit_alone = 118306 

Commands details: 
total_CMD = 573084 
n_nop = 355332 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13193 
n_pre = 13177 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26370 
issued_total_col = 203208 
Row_Bus_Util =  0.046014 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379965 
Issued_on_Two_Bus_Simul_Util = 0.020636 
issued_two_Eff = 0.054309 
queue_avg = 12.679305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6793
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355239 n_act=13132 n_pre=13116 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=435719 dram_eff=0.4664
bk0: 6784a 514242i bk1: 6784a 513825i bk2: 6784a 511496i bk3: 6784a 512296i bk4: 6784a 513736i bk5: 6784a 513847i bk6: 6784a 511932i bk7: 6784a 510381i bk8: 6784a 513707i bk9: 6784a 512035i bk10: 6784a 512084i bk11: 6784a 512043i bk12: 6784a 512749i bk13: 6784a 513018i bk14: 6784a 513277i bk15: 6784a 511821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900673
Row_Buffer_Locality_read = 0.940089
Row_Buffer_Locality_write = 0.719894
Bank_Level_Parallism = 2.700472
Bank_Level_Parallism_Col = 2.247621
Bank_Level_Parallism_Ready = 1.259527
write_to_read_ratio_blp_rw_average = 0.538985
GrpLevelPara = 1.871572 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 176926 
Wasted_Row = 26856 
Idle = 166094 

BW Util Bottlenecks: 
RCDc_limit = 45502 
RCDWRc_limit = 31019 
WTRc_limit = 47380 
RTWc_limit = 139546 
CCDLc_limit = 120799 
rwq = 0 
CCDLc_limit_alone = 91254 
WTRc_limit_alone = 39267 
RTWc_limit_alone = 118114 

Commands details: 
total_CMD = 573084 
n_nop = 355239 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13132 
n_pre = 13116 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26248 
issued_total_col = 203208 
Row_Bus_Util =  0.045801 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.380128 
Issued_on_Two_Bus_Simul_Util = 0.020261 
issued_two_Eff = 0.053299 
queue_avg = 12.845318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8453
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355375 n_act=13036 n_pre=13020 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=434693 dram_eff=0.4675
bk0: 6784a 513726i bk1: 6784a 512740i bk2: 6784a 513790i bk3: 6784a 511828i bk4: 6784a 513986i bk5: 6784a 513767i bk6: 6784a 512403i bk7: 6784a 510888i bk8: 6784a 512915i bk9: 6784a 513258i bk10: 6784a 514764i bk11: 6784a 511643i bk12: 6784a 513276i bk13: 6784a 512779i bk14: 6784a 513686i bk15: 6784a 511422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901399
Row_Buffer_Locality_read = 0.940292
Row_Buffer_Locality_write = 0.723020
Bank_Level_Parallism = 2.692437
Bank_Level_Parallism_Col = 2.238456
Bank_Level_Parallism_Ready = 1.256643
write_to_read_ratio_blp_rw_average = 0.538499
GrpLevelPara = 1.868430 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 178081 
Wasted_Row = 25288 
Idle = 166507 

BW Util Bottlenecks: 
RCDc_limit = 46066 
RCDWRc_limit = 30573 
WTRc_limit = 46721 
RTWc_limit = 140217 
CCDLc_limit = 120464 
rwq = 0 
CCDLc_limit_alone = 90631 
WTRc_limit_alone = 38511 
RTWc_limit_alone = 118594 

Commands details: 
total_CMD = 573084 
n_nop = 355375 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13036 
n_pre = 13020 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26056 
issued_total_col = 203208 
Row_Bus_Util =  0.045466 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379890 
Issued_on_Two_Bus_Simul_Util = 0.020163 
issued_two_Eff = 0.053075 
queue_avg = 12.943690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9437
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355168 n_act=13121 n_pre=13105 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=435498 dram_eff=0.4666
bk0: 6784a 512958i bk1: 6784a 512618i bk2: 6784a 513756i bk3: 6784a 511368i bk4: 6784a 514136i bk5: 6784a 513989i bk6: 6784a 513653i bk7: 6784a 513232i bk8: 6784a 513435i bk9: 6784a 511986i bk10: 6784a 514771i bk11: 6784a 511707i bk12: 6784a 513019i bk13: 6784a 513647i bk14: 6784a 512919i bk15: 6784a 511172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900756
Row_Buffer_Locality_read = 0.940181
Row_Buffer_Locality_write = 0.719936
Bank_Level_Parallism = 2.689633
Bank_Level_Parallism_Col = 2.237411
Bank_Level_Parallism_Ready = 1.260123
write_to_read_ratio_blp_rw_average = 0.537873
GrpLevelPara = 1.864885 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 176290 
Wasted_Row = 26947 
Idle = 166639 

BW Util Bottlenecks: 
RCDc_limit = 46141 
RCDWRc_limit = 30838 
WTRc_limit = 46018 
RTWc_limit = 136043 
CCDLc_limit = 119915 
rwq = 0 
CCDLc_limit_alone = 90310 
WTRc_limit_alone = 37851 
RTWc_limit_alone = 114605 

Commands details: 
total_CMD = 573084 
n_nop = 355168 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13121 
n_pre = 13105 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26226 
issued_total_col = 203208 
Row_Bus_Util =  0.045763 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.380251 
Issued_on_Two_Bus_Simul_Util = 0.020098 
issued_two_Eff = 0.052855 
queue_avg = 12.769367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7694
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355371 n_act=13064 n_pre=13048 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=435349 dram_eff=0.4668
bk0: 6784a 513689i bk1: 6784a 512918i bk2: 6784a 513891i bk3: 6784a 511474i bk4: 6784a 512814i bk5: 6784a 512096i bk6: 6784a 512931i bk7: 6784a 511470i bk8: 6784a 512173i bk9: 6784a 511825i bk10: 6784a 513931i bk11: 6784a 513270i bk12: 6784a 513327i bk13: 6784a 513793i bk14: 6784a 513871i bk15: 6784a 512819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901187
Row_Buffer_Locality_read = 0.939923
Row_Buffer_Locality_write = 0.723527
Bank_Level_Parallism = 2.690506
Bank_Level_Parallism_Col = 2.235640
Bank_Level_Parallism_Ready = 1.258400
write_to_read_ratio_blp_rw_average = 0.536206
GrpLevelPara = 1.864096 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 178156 
Wasted_Row = 25720 
Idle = 166000 

BW Util Bottlenecks: 
RCDc_limit = 46212 
RCDWRc_limit = 30914 
WTRc_limit = 47842 
RTWc_limit = 137045 
CCDLc_limit = 120637 
rwq = 0 
CCDLc_limit_alone = 90955 
WTRc_limit_alone = 39559 
RTWc_limit_alone = 115646 

Commands details: 
total_CMD = 573084 
n_nop = 355371 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13064 
n_pre = 13048 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26112 
issued_total_col = 203208 
Row_Bus_Util =  0.045564 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379897 
Issued_on_Two_Bus_Simul_Util = 0.020254 
issued_two_Eff = 0.053313 
queue_avg = 12.723232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7232
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355454 n_act=12981 n_pre=12965 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=436246 dram_eff=0.4658
bk0: 6784a 514355i bk1: 6784a 511842i bk2: 6784a 511001i bk3: 6784a 512397i bk4: 6784a 512331i bk5: 6784a 511772i bk6: 6784a 512949i bk7: 6784a 512873i bk8: 6784a 513297i bk9: 6784a 512261i bk10: 6784a 514180i bk11: 6784a 512018i bk12: 6784a 512517i bk13: 6784a 513471i bk14: 6784a 513224i bk15: 6784a 512287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901815
Row_Buffer_Locality_read = 0.940503
Row_Buffer_Locality_write = 0.724373
Bank_Level_Parallism = 2.696271
Bank_Level_Parallism_Col = 2.251901
Bank_Level_Parallism_Ready = 1.258710
write_to_read_ratio_blp_rw_average = 0.540029
GrpLevelPara = 1.875172 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177435 
Wasted_Row = 26875 
Idle = 165566 

BW Util Bottlenecks: 
RCDc_limit = 46065 
RCDWRc_limit = 30226 
WTRc_limit = 46143 
RTWc_limit = 141856 
CCDLc_limit = 120498 
rwq = 0 
CCDLc_limit_alone = 90532 
WTRc_limit_alone = 38180 
RTWc_limit_alone = 119853 

Commands details: 
total_CMD = 573084 
n_nop = 355454 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 12981 
n_pre = 12965 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 25946 
issued_total_col = 203208 
Row_Bus_Util =  0.045274 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379752 
Issued_on_Two_Bus_Simul_Util = 0.020109 
issued_two_Eff = 0.052952 
queue_avg = 12.813781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8138
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355453 n_act=13091 n_pre=13075 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=433614 dram_eff=0.4686
bk0: 6784a 512611i bk1: 6784a 515066i bk2: 6784a 512680i bk3: 6784a 510402i bk4: 6784a 513102i bk5: 6784a 512637i bk6: 6784a 513208i bk7: 6784a 508976i bk8: 6784a 513608i bk9: 6784a 511638i bk10: 6784a 514614i bk11: 6784a 513499i bk12: 6784a 513923i bk13: 6784a 512963i bk14: 6784a 513112i bk15: 6784a 512796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900983
Row_Buffer_Locality_read = 0.940052
Row_Buffer_Locality_write = 0.721795
Bank_Level_Parallism = 2.701478
Bank_Level_Parallism_Col = 2.245215
Bank_Level_Parallism_Ready = 1.257470
write_to_read_ratio_blp_rw_average = 0.541239
GrpLevelPara = 1.870079 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177315 
Wasted_Row = 25447 
Idle = 167114 

BW Util Bottlenecks: 
RCDc_limit = 45749 
RCDWRc_limit = 30754 
WTRc_limit = 46192 
RTWc_limit = 142468 
CCDLc_limit = 120927 
rwq = 0 
CCDLc_limit_alone = 90383 
WTRc_limit_alone = 37777 
RTWc_limit_alone = 120339 

Commands details: 
total_CMD = 573084 
n_nop = 355453 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13091 
n_pre = 13075 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26166 
issued_total_col = 203208 
Row_Bus_Util =  0.045658 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379754 
Issued_on_Two_Bus_Simul_Util = 0.020491 
issued_two_Eff = 0.053958 
queue_avg = 12.682462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6825
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355431 n_act=13028 n_pre=13012 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=434021 dram_eff=0.4682
bk0: 6784a 515348i bk1: 6784a 514357i bk2: 6784a 512551i bk3: 6784a 511994i bk4: 6784a 513252i bk5: 6784a 511805i bk6: 6784a 513355i bk7: 6784a 510122i bk8: 6784a 513571i bk9: 6784a 512295i bk10: 6784a 512607i bk11: 6784a 512098i bk12: 6784a 513035i bk13: 6784a 513807i bk14: 6784a 513675i bk15: 6784a 513258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901460
Row_Buffer_Locality_read = 0.940310
Row_Buffer_Locality_write = 0.723274
Bank_Level_Parallism = 2.696416
Bank_Level_Parallism_Col = 2.242382
Bank_Level_Parallism_Ready = 1.258149
write_to_read_ratio_blp_rw_average = 0.542623
GrpLevelPara = 1.871817 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177732 
Wasted_Row = 24941 
Idle = 167203 

BW Util Bottlenecks: 
RCDc_limit = 45631 
RCDWRc_limit = 30678 
WTRc_limit = 47476 
RTWc_limit = 141241 
CCDLc_limit = 120962 
rwq = 0 
CCDLc_limit_alone = 90444 
WTRc_limit_alone = 39208 
RTWc_limit_alone = 118991 

Commands details: 
total_CMD = 573084 
n_nop = 355431 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13028 
n_pre = 13012 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26040 
issued_total_col = 203208 
Row_Bus_Util =  0.045438 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379792 
Issued_on_Two_Bus_Simul_Util = 0.020233 
issued_two_Eff = 0.053273 
queue_avg = 12.686561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6866
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355329 n_act=13102 n_pre=13086 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=434658 dram_eff=0.4675
bk0: 6784a 515035i bk1: 6784a 513720i bk2: 6784a 512011i bk3: 6784a 512007i bk4: 6784a 513375i bk5: 6784a 510291i bk6: 6784a 511921i bk7: 6784a 511790i bk8: 6784a 512178i bk9: 6784a 511255i bk10: 6784a 513752i bk11: 6784a 512546i bk12: 6784a 512114i bk13: 6784a 513404i bk14: 6784a 513470i bk15: 6784a 512109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900900
Row_Buffer_Locality_read = 0.939895
Row_Buffer_Locality_write = 0.722049
Bank_Level_Parallism = 2.708617
Bank_Level_Parallism_Col = 2.251575
Bank_Level_Parallism_Ready = 1.263479
write_to_read_ratio_blp_rw_average = 0.542989
GrpLevelPara = 1.872042 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177632 
Wasted_Row = 25484 
Idle = 166760 

BW Util Bottlenecks: 
RCDc_limit = 46183 
RCDWRc_limit = 30523 
WTRc_limit = 46491 
RTWc_limit = 142408 
CCDLc_limit = 121230 
rwq = 0 
CCDLc_limit_alone = 90315 
WTRc_limit_alone = 38339 
RTWc_limit_alone = 119645 

Commands details: 
total_CMD = 573084 
n_nop = 355329 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13102 
n_pre = 13086 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26188 
issued_total_col = 203208 
Row_Bus_Util =  0.045697 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379970 
Issued_on_Two_Bus_Simul_Util = 0.020313 
issued_two_Eff = 0.053459 
queue_avg = 12.739305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7393
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355402 n_act=13122 n_pre=13106 n_ref_event=0 n_req=132210 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94664 bw_util=0.3546
n_activity=434518 dram_eff=0.4677
bk0: 6784a 515078i bk1: 6784a 513521i bk2: 6784a 513366i bk3: 6784a 511646i bk4: 6784a 513795i bk5: 6784a 511767i bk6: 6784a 510986i bk7: 6784a 511402i bk8: 6784a 512021i bk9: 6784a 510941i bk10: 6784a 512490i bk11: 6784a 512954i bk12: 6784a 513247i bk13: 6784a 512422i bk14: 6784a 511365i bk15: 6784a 511610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900749
Row_Buffer_Locality_read = 0.940292
Row_Buffer_Locality_write = 0.719386
Bank_Level_Parallism = 2.714148
Bank_Level_Parallism_Col = 2.256105
Bank_Level_Parallism_Ready = 1.261397
write_to_read_ratio_blp_rw_average = 0.540838
GrpLevelPara = 1.875124 

BW Util details:
bwutil = 0.354587 
total_CMD = 573084 
util_bw = 203208 
Wasted_Col = 177454 
Wasted_Row = 25706 
Idle = 166716 

BW Util Bottlenecks: 
RCDc_limit = 45979 
RCDWRc_limit = 30955 
WTRc_limit = 46320 
RTWc_limit = 142748 
CCDLc_limit = 120890 
rwq = 0 
CCDLc_limit_alone = 90722 
WTRc_limit_alone = 38354 
RTWc_limit_alone = 120546 

Commands details: 
total_CMD = 573084 
n_nop = 355402 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94664 
n_act = 13122 
n_pre = 13106 
n_ref = 0 
n_req = 132210 
total_req = 203208 

Dual Bus Interface Util: 
issued_total_row = 26228 
issued_total_col = 203208 
Row_Bus_Util =  0.045766 
CoL_Bus_Util = 0.354587 
Either_Row_CoL_Bus_Util = 0.379843 
Issued_on_Two_Bus_Simul_Util = 0.020510 
issued_two_Eff = 0.053996 
queue_avg = 13.053458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0535
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355307 n_act=13073 n_pre=13057 n_ref_event=0 n_req=132211 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94668 bw_util=0.3546
n_activity=436048 dram_eff=0.466
bk0: 6784a 515688i bk1: 6784a 511822i bk2: 6784a 513675i bk3: 6784a 512992i bk4: 6784a 514284i bk5: 6784a 512457i bk6: 6784a 513719i bk7: 6784a 513867i bk8: 6784a 511587i bk9: 6784a 513873i bk10: 6784a 512966i bk11: 6784a 512590i bk12: 6784a 512859i bk13: 6784a 511299i bk14: 6784a 512462i bk15: 6784a 513222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901120
Row_Buffer_Locality_read = 0.939831
Row_Buffer_Locality_write = 0.723581
Bank_Level_Parallism = 2.678513
Bank_Level_Parallism_Col = 2.235264
Bank_Level_Parallism_Ready = 1.254055
write_to_read_ratio_blp_rw_average = 0.539443
GrpLevelPara = 1.861879 

BW Util details:
bwutil = 0.354594 
total_CMD = 573084 
util_bw = 203212 
Wasted_Col = 177611 
Wasted_Row = 26938 
Idle = 165323 

BW Util Bottlenecks: 
RCDc_limit = 46093 
RCDWRc_limit = 30785 
WTRc_limit = 46620 
RTWc_limit = 138192 
CCDLc_limit = 120391 
rwq = 0 
CCDLc_limit_alone = 90589 
WTRc_limit_alone = 38526 
RTWc_limit_alone = 116484 

Commands details: 
total_CMD = 573084 
n_nop = 355307 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94668 
n_act = 13073 
n_pre = 13057 
n_ref = 0 
n_req = 132211 
total_req = 203212 

Dual Bus Interface Util: 
issued_total_row = 26130 
issued_total_col = 203212 
Row_Bus_Util =  0.045595 
CoL_Bus_Util = 0.354594 
Either_Row_CoL_Bus_Util = 0.380009 
Issued_on_Two_Bus_Simul_Util = 0.020180 
issued_two_Eff = 0.053105 
queue_avg = 12.836326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8363
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355371 n_act=13085 n_pre=13069 n_ref_event=0 n_req=132212 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94672 bw_util=0.3546
n_activity=436871 dram_eff=0.4652
bk0: 6784a 513874i bk1: 6784a 512139i bk2: 6784a 513205i bk3: 6784a 512777i bk4: 6784a 515108i bk5: 6784a 512564i bk6: 6784a 511864i bk7: 6784a 511158i bk8: 6784a 513440i bk9: 6784a 513798i bk10: 6784a 513747i bk11: 6784a 511610i bk12: 6784a 515052i bk13: 6784a 513388i bk14: 6784a 511715i bk15: 6784a 512032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901030
Row_Buffer_Locality_read = 0.939987
Row_Buffer_Locality_write = 0.722368
Bank_Level_Parallism = 2.676903
Bank_Level_Parallism_Col = 2.233654
Bank_Level_Parallism_Ready = 1.261584
write_to_read_ratio_blp_rw_average = 0.540268
GrpLevelPara = 1.866878 

BW Util details:
bwutil = 0.354601 
total_CMD = 573084 
util_bw = 203216 
Wasted_Col = 178437 
Wasted_Row = 27060 
Idle = 164371 

BW Util Bottlenecks: 
RCDc_limit = 46514 
RCDWRc_limit = 30961 
WTRc_limit = 46345 
RTWc_limit = 140661 
CCDLc_limit = 119396 
rwq = 0 
CCDLc_limit_alone = 89365 
WTRc_limit_alone = 38179 
RTWc_limit_alone = 118796 

Commands details: 
total_CMD = 573084 
n_nop = 355371 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94672 
n_act = 13085 
n_pre = 13069 
n_ref = 0 
n_req = 132212 
total_req = 203216 

Dual Bus Interface Util: 
issued_total_row = 26154 
issued_total_col = 203216 
Row_Bus_Util =  0.045637 
CoL_Bus_Util = 0.354601 
Either_Row_CoL_Bus_Util = 0.379897 
Issued_on_Two_Bus_Simul_Util = 0.020341 
issued_two_Eff = 0.053543 
queue_avg = 12.443253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4433
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=354976 n_act=13194 n_pre=13178 n_ref_event=0 n_req=132212 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94672 bw_util=0.3546
n_activity=438488 dram_eff=0.4634
bk0: 6784a 513635i bk1: 6784a 511777i bk2: 6784a 512457i bk3: 6784a 511857i bk4: 6784a 514769i bk5: 6784a 511055i bk6: 6784a 511127i bk7: 6784a 512083i bk8: 6784a 513034i bk9: 6784a 511906i bk10: 6784a 513915i bk11: 6784a 511920i bk12: 6784a 512032i bk13: 6784a 511347i bk14: 6784a 513789i bk15: 6784a 511574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900206
Row_Buffer_Locality_read = 0.939812
Row_Buffer_Locality_write = 0.718565
Bank_Level_Parallism = 2.689763
Bank_Level_Parallism_Col = 2.245671
Bank_Level_Parallism_Ready = 1.265176
write_to_read_ratio_blp_rw_average = 0.542704
GrpLevelPara = 1.866940 

BW Util details:
bwutil = 0.354601 
total_CMD = 573084 
util_bw = 203216 
Wasted_Col = 178977 
Wasted_Row = 27984 
Idle = 162907 

BW Util Bottlenecks: 
RCDc_limit = 46845 
RCDWRc_limit = 31285 
WTRc_limit = 45866 
RTWc_limit = 141623 
CCDLc_limit = 120364 
rwq = 0 
CCDLc_limit_alone = 90203 
WTRc_limit_alone = 38039 
RTWc_limit_alone = 119289 

Commands details: 
total_CMD = 573084 
n_nop = 354976 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94672 
n_act = 13194 
n_pre = 13178 
n_ref = 0 
n_req = 132212 
total_req = 203216 

Dual Bus Interface Util: 
issued_total_row = 26372 
issued_total_col = 203216 
Row_Bus_Util =  0.046018 
CoL_Bus_Util = 0.354601 
Either_Row_CoL_Bus_Util = 0.380586 
Issued_on_Two_Bus_Simul_Util = 0.020032 
issued_two_Eff = 0.052634 
queue_avg = 12.894139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8941
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355258 n_act=13057 n_pre=13041 n_ref_event=0 n_req=132212 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94672 bw_util=0.3546
n_activity=437838 dram_eff=0.4641
bk0: 6784a 513277i bk1: 6784a 511455i bk2: 6784a 513195i bk3: 6784a 512628i bk4: 6784a 513707i bk5: 6784a 511347i bk6: 6784a 513176i bk7: 6784a 511639i bk8: 6784a 512465i bk9: 6784a 512363i bk10: 6784a 513741i bk11: 6784a 511750i bk12: 6784a 514597i bk13: 6784a 513416i bk14: 6784a 513296i bk15: 6784a 512160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901242
Row_Buffer_Locality_read = 0.940135
Row_Buffer_Locality_write = 0.722875
Bank_Level_Parallism = 2.678468
Bank_Level_Parallism_Col = 2.236778
Bank_Level_Parallism_Ready = 1.256811
write_to_read_ratio_blp_rw_average = 0.539015
GrpLevelPara = 1.857097 

BW Util details:
bwutil = 0.354601 
total_CMD = 573084 
util_bw = 203216 
Wasted_Col = 179649 
Wasted_Row = 26826 
Idle = 163393 

BW Util Bottlenecks: 
RCDc_limit = 46420 
RCDWRc_limit = 30623 
WTRc_limit = 46628 
RTWc_limit = 140996 
CCDLc_limit = 122335 
rwq = 0 
CCDLc_limit_alone = 92031 
WTRc_limit_alone = 38391 
RTWc_limit_alone = 118929 

Commands details: 
total_CMD = 573084 
n_nop = 355258 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94672 
n_act = 13057 
n_pre = 13041 
n_ref = 0 
n_req = 132212 
total_req = 203216 

Dual Bus Interface Util: 
issued_total_row = 26098 
issued_total_col = 203216 
Row_Bus_Util =  0.045540 
CoL_Bus_Util = 0.354601 
Either_Row_CoL_Bus_Util = 0.380094 
Issued_on_Two_Bus_Simul_Util = 0.020046 
issued_two_Eff = 0.052739 
queue_avg = 13.069583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0696
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355265 n_act=13135 n_pre=13119 n_ref_event=0 n_req=132212 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94672 bw_util=0.3546
n_activity=436330 dram_eff=0.4657
bk0: 6784a 511989i bk1: 6784a 513158i bk2: 6784a 511490i bk3: 6784a 512915i bk4: 6784a 513605i bk5: 6784a 513616i bk6: 6784a 513691i bk7: 6784a 512521i bk8: 6784a 514044i bk9: 6784a 511852i bk10: 6784a 512163i bk11: 6784a 512914i bk12: 6784a 513232i bk13: 6784a 512127i bk14: 6784a 513443i bk15: 6784a 513406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900652
Row_Buffer_Locality_read = 0.939619
Row_Buffer_Locality_write = 0.721945
Bank_Level_Parallism = 2.680824
Bank_Level_Parallism_Col = 2.231701
Bank_Level_Parallism_Ready = 1.247220
write_to_read_ratio_blp_rw_average = 0.540470
GrpLevelPara = 1.863761 

BW Util details:
bwutil = 0.354601 
total_CMD = 573084 
util_bw = 203216 
Wasted_Col = 178994 
Wasted_Row = 26392 
Idle = 164482 

BW Util Bottlenecks: 
RCDc_limit = 46110 
RCDWRc_limit = 30956 
WTRc_limit = 46415 
RTWc_limit = 141479 
CCDLc_limit = 121494 
rwq = 0 
CCDLc_limit_alone = 91229 
WTRc_limit_alone = 38309 
RTWc_limit_alone = 119320 

Commands details: 
total_CMD = 573084 
n_nop = 355265 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94672 
n_act = 13135 
n_pre = 13119 
n_ref = 0 
n_req = 132212 
total_req = 203216 

Dual Bus Interface Util: 
issued_total_row = 26254 
issued_total_col = 203216 
Row_Bus_Util =  0.045812 
CoL_Bus_Util = 0.354601 
Either_Row_CoL_Bus_Util = 0.380082 
Issued_on_Two_Bus_Simul_Util = 0.020330 
issued_two_Eff = 0.053489 
queue_avg = 12.856046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.856
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355387 n_act=13113 n_pre=13097 n_ref_event=0 n_req=132212 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94672 bw_util=0.3546
n_activity=436814 dram_eff=0.4652
bk0: 6784a 513526i bk1: 6784a 513994i bk2: 6784a 511487i bk3: 6784a 512206i bk4: 6784a 513423i bk5: 6784a 512766i bk6: 6784a 512737i bk7: 6784a 510597i bk8: 6784a 511756i bk9: 6784a 511973i bk10: 6784a 512876i bk11: 6784a 512125i bk12: 6784a 513874i bk13: 6784a 512098i bk14: 6784a 514174i bk15: 6784a 513356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900818
Row_Buffer_Locality_read = 0.940245
Row_Buffer_Locality_write = 0.720002
Bank_Level_Parallism = 2.689157
Bank_Level_Parallism_Col = 2.239324
Bank_Level_Parallism_Ready = 1.262100
write_to_read_ratio_blp_rw_average = 0.544500
GrpLevelPara = 1.866141 

BW Util details:
bwutil = 0.354601 
total_CMD = 573084 
util_bw = 203216 
Wasted_Col = 178823 
Wasted_Row = 26486 
Idle = 164559 

BW Util Bottlenecks: 
RCDc_limit = 46101 
RCDWRc_limit = 31172 
WTRc_limit = 46457 
RTWc_limit = 140912 
CCDLc_limit = 120381 
rwq = 0 
CCDLc_limit_alone = 90159 
WTRc_limit_alone = 38356 
RTWc_limit_alone = 118791 

Commands details: 
total_CMD = 573084 
n_nop = 355387 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94672 
n_act = 13113 
n_pre = 13097 
n_ref = 0 
n_req = 132212 
total_req = 203216 

Dual Bus Interface Util: 
issued_total_row = 26210 
issued_total_col = 203216 
Row_Bus_Util =  0.045735 
CoL_Bus_Util = 0.354601 
Either_Row_CoL_Bus_Util = 0.379869 
Issued_on_Two_Bus_Simul_Util = 0.020466 
issued_two_Eff = 0.053878 
queue_avg = 12.844292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8443
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355354 n_act=12974 n_pre=12958 n_ref_event=0 n_req=132214 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94680 bw_util=0.3546
n_activity=436645 dram_eff=0.4654
bk0: 6784a 513098i bk1: 6784a 514045i bk2: 6784a 512714i bk3: 6784a 513346i bk4: 6784a 513751i bk5: 6784a 513332i bk6: 6784a 511680i bk7: 6784a 512445i bk8: 6784a 512200i bk9: 6784a 511635i bk10: 6784a 515413i bk11: 6784a 513880i bk12: 6784a 513984i bk13: 6784a 512697i bk14: 6784a 513109i bk15: 6784a 513781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901871
Row_Buffer_Locality_read = 0.940789
Row_Buffer_Locality_write = 0.723405
Bank_Level_Parallism = 2.669742
Bank_Level_Parallism_Col = 2.228492
Bank_Level_Parallism_Ready = 1.255491
write_to_read_ratio_blp_rw_average = 0.541328
GrpLevelPara = 1.860209 

BW Util details:
bwutil = 0.354615 
total_CMD = 573084 
util_bw = 203224 
Wasted_Col = 178481 
Wasted_Row = 26742 
Idle = 164637 

BW Util Bottlenecks: 
RCDc_limit = 45481 
RCDWRc_limit = 30966 
WTRc_limit = 46211 
RTWc_limit = 138868 
CCDLc_limit = 121905 
rwq = 0 
CCDLc_limit_alone = 91640 
WTRc_limit_alone = 38410 
RTWc_limit_alone = 116404 

Commands details: 
total_CMD = 573084 
n_nop = 355354 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94680 
n_act = 12974 
n_pre = 12958 
n_ref = 0 
n_req = 132214 
total_req = 203224 

Dual Bus Interface Util: 
issued_total_row = 25932 
issued_total_col = 203224 
Row_Bus_Util =  0.045250 
CoL_Bus_Util = 0.354615 
Either_Row_CoL_Bus_Util = 0.379927 
Issued_on_Two_Bus_Simul_Util = 0.019938 
issued_two_Eff = 0.052478 
queue_avg = 12.895975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.896
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=573084 n_nop=355355 n_act=12946 n_pre=12930 n_ref_event=0 n_req=132212 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94672 bw_util=0.3546
n_activity=437112 dram_eff=0.4649
bk0: 6784a 511240i bk1: 6784a 512723i bk2: 6784a 512043i bk3: 6784a 514014i bk4: 6784a 515077i bk5: 6784a 513130i bk6: 6784a 512038i bk7: 6784a 512206i bk8: 6784a 511062i bk9: 6784a 512496i bk10: 6784a 513327i bk11: 6784a 514162i bk12: 6784a 513041i bk13: 6784a 513266i bk14: 6784a 513863i bk15: 6784a 513759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902081
Row_Buffer_Locality_read = 0.940356
Row_Buffer_Locality_write = 0.726551
Bank_Level_Parallism = 2.676660
Bank_Level_Parallism_Col = 2.235780
Bank_Level_Parallism_Ready = 1.254473
write_to_read_ratio_blp_rw_average = 0.539058
GrpLevelPara = 1.866368 

BW Util details:
bwutil = 0.354601 
total_CMD = 573084 
util_bw = 203216 
Wasted_Col = 178632 
Wasted_Row = 26911 
Idle = 164325 

BW Util Bottlenecks: 
RCDc_limit = 46136 
RCDWRc_limit = 30995 
WTRc_limit = 47766 
RTWc_limit = 139468 
CCDLc_limit = 121773 
rwq = 0 
CCDLc_limit_alone = 91684 
WTRc_limit_alone = 39802 
RTWc_limit_alone = 117343 

Commands details: 
total_CMD = 573084 
n_nop = 355355 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94672 
n_act = 12946 
n_pre = 12930 
n_ref = 0 
n_req = 132212 
total_req = 203216 

Dual Bus Interface Util: 
issued_total_row = 25876 
issued_total_col = 203216 
Row_Bus_Util =  0.045152 
CoL_Bus_Util = 0.354601 
Either_Row_CoL_Bus_Util = 0.379925 
Issued_on_Two_Bus_Simul_Util = 0.019828 
issued_two_Eff = 0.052189 
queue_avg = 13.107609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1076

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124088, Miss = 58380, Miss_rate = 0.470, Pending_hits = 2170, Reservation_fails = 458
L2_cache_bank[1]: Access = 123677, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2140, Reservation_fails = 0
L2_cache_bank[2]: Access = 124079, Miss = 58376, Miss_rate = 0.470, Pending_hits = 2174, Reservation_fails = 317
L2_cache_bank[3]: Access = 123744, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2121, Reservation_fails = 0
L2_cache_bank[4]: Access = 123916, Miss = 58380, Miss_rate = 0.471, Pending_hits = 2145, Reservation_fails = 258
L2_cache_bank[5]: Access = 123729, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2124, Reservation_fails = 0
L2_cache_bank[6]: Access = 124104, Miss = 58379, Miss_rate = 0.470, Pending_hits = 2161, Reservation_fails = 468
L2_cache_bank[7]: Access = 123762, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2186, Reservation_fails = 0
L2_cache_bank[8]: Access = 124019, Miss = 58379, Miss_rate = 0.471, Pending_hits = 2150, Reservation_fails = 154
L2_cache_bank[9]: Access = 123727, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2142, Reservation_fails = 0
L2_cache_bank[10]: Access = 123659, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2133, Reservation_fails = 0
L2_cache_bank[11]: Access = 123649, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2124, Reservation_fails = 0
L2_cache_bank[12]: Access = 123801, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2140, Reservation_fails = 0
L2_cache_bank[13]: Access = 123782, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2136, Reservation_fails = 0
L2_cache_bank[14]: Access = 123716, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2112, Reservation_fails = 0
L2_cache_bank[15]: Access = 123625, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2141, Reservation_fails = 0
L2_cache_bank[16]: Access = 123744, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2124, Reservation_fails = 0
L2_cache_bank[17]: Access = 123674, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2138, Reservation_fails = 0
L2_cache_bank[18]: Access = 123703, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2133, Reservation_fails = 0
L2_cache_bank[19]: Access = 123730, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2099, Reservation_fails = 0
L2_cache_bank[20]: Access = 123726, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2155, Reservation_fails = 0
L2_cache_bank[21]: Access = 123688, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2116, Reservation_fails = 0
L2_cache_bank[22]: Access = 123668, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2167, Reservation_fails = 0
L2_cache_bank[23]: Access = 123754, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2114, Reservation_fails = 0
L2_cache_bank[24]: Access = 123748, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2183, Reservation_fails = 0
L2_cache_bank[25]: Access = 123666, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2149, Reservation_fails = 0
L2_cache_bank[26]: Access = 123700, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2156, Reservation_fails = 0
L2_cache_bank[27]: Access = 123745, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2121, Reservation_fails = 0
L2_cache_bank[28]: Access = 123762, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2151, Reservation_fails = 0
L2_cache_bank[29]: Access = 123634, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2137, Reservation_fails = 0
L2_cache_bank[30]: Access = 123671, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2184, Reservation_fails = 0
L2_cache_bank[31]: Access = 123782, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2143, Reservation_fails = 0
L2_cache_bank[32]: Access = 123732, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2152, Reservation_fails = 0
L2_cache_bank[33]: Access = 123669, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2166, Reservation_fails = 0
L2_cache_bank[34]: Access = 123763, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2156, Reservation_fails = 0
L2_cache_bank[35]: Access = 123722, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2141, Reservation_fails = 0
L2_cache_bank[36]: Access = 123772, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2183, Reservation_fails = 0
L2_cache_bank[37]: Access = 123652, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2121, Reservation_fails = 0
L2_cache_bank[38]: Access = 123691, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2166, Reservation_fails = 0
L2_cache_bank[39]: Access = 123714, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2114, Reservation_fails = 0
L2_cache_bank[40]: Access = 123682, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2150, Reservation_fails = 0
L2_cache_bank[41]: Access = 123742, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2145, Reservation_fails = 0
L2_cache_bank[42]: Access = 123696, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2153, Reservation_fails = 0
L2_cache_bank[43]: Access = 123661, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2113, Reservation_fails = 0
L2_cache_bank[44]: Access = 123664, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2171, Reservation_fails = 0
L2_cache_bank[45]: Access = 123738, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2098, Reservation_fails = 0
L2_cache_bank[46]: Access = 123858, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2190, Reservation_fails = 0
L2_cache_bank[47]: Access = 123669, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2078, Reservation_fails = 0
L2_cache_bank[48]: Access = 123566, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2145, Reservation_fails = 0
L2_cache_bank[49]: Access = 123725, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2111, Reservation_fails = 0
L2_cache_bank[50]: Access = 123727, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2158, Reservation_fails = 0
L2_cache_bank[51]: Access = 123728, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2104, Reservation_fails = 0
L2_cache_bank[52]: Access = 123749, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2119, Reservation_fails = 0
L2_cache_bank[53]: Access = 123670, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2095, Reservation_fails = 0
L2_cache_bank[54]: Access = 123698, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2174, Reservation_fails = 0
L2_cache_bank[55]: Access = 123859, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2106, Reservation_fails = 0
L2_cache_bank[56]: Access = 123733, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2135, Reservation_fails = 0
L2_cache_bank[57]: Access = 123660, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2150, Reservation_fails = 0
L2_cache_bank[58]: Access = 123709, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2123, Reservation_fails = 0
L2_cache_bank[59]: Access = 123707, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2129, Reservation_fails = 0
L2_cache_bank[60]: Access = 123784, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2140, Reservation_fails = 0
L2_cache_bank[61]: Access = 123721, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2142, Reservation_fails = 0
L2_cache_bank[62]: Access = 123762, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2138, Reservation_fails = 0
L2_cache_bank[63]: Access = 123709, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2116, Reservation_fails = 0
L2_total_cache_accesses = 7919404
L2_total_cache_misses = 3735606
L2_total_cache_miss_rate = 0.4717
L2_total_cache_pending_hits = 136951
L2_total_cache_reservation_fails = 1655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 136825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 868358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2605062
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 162
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3932166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 245760
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1342
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3723750
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4194310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 151
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1342
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=7919404
icnt_total_pkts_simt_to_mem=7918412
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 116.646
	minimum = 5
	maximum = 1095
Network latency average = 101.398
	minimum = 5
	maximum = 1095
Slowest packet = 5688518
Flit latency average = 101.398
	minimum = 5
	maximum = 1095
Slowest flit = 5688518
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.30037
	minimum = 0.187361 (at node 64)
	maximum = 0.756225 (at node 1)
Accepted packet rate average = 0.30037
	minimum = 0.187361 (at node 64)
	maximum = 0.756281 (at node 1)
Injected flit rate average = 0.30037
	minimum = 0.187361 (at node 64)
	maximum = 0.756225 (at node 1)
Accepted flit rate average= 0.30037
	minimum = 0.187361 (at node 64)
	maximum = 0.756281 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 67.1092 (2 samples)
	minimum = 5 (2 samples)
	maximum = 740 (2 samples)
Network latency average = 55.7383 (2 samples)
	minimum = 5 (2 samples)
	maximum = 686.5 (2 samples)
Flit latency average = 55.7383 (2 samples)
	minimum = 5 (2 samples)
	maximum = 686.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.213462 (2 samples)
	minimum = 0.133202 (2 samples)
	maximum = 0.536441 (2 samples)
Accepted packet rate average = 0.213462 (2 samples)
	minimum = 0.133202 (2 samples)
	maximum = 0.536503 (2 samples)
Injected flit rate average = 0.213462 (2 samples)
	minimum = 0.133202 (2 samples)
	maximum = 0.536441 (2 samples)
Accepted flit rate average = 0.213462 (2 samples)
	minimum = 0.133202 (2 samples)
	maximum = 0.536503 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 29 sec (8129 sec)
gpgpu_simulation_rate = 158982 (inst/sec)
gpgpu_simulation_rate = 120 (cycle/sec)
Training done
GPGPU-Sim: *** exit detected ***
