
# Generate ~Clock
# NAND Clock, Clock -> RAM[51]
0000000000000001 0000000000110011 0000000000000111 0000000000000111

# Master Latch
# G1: NAND D (RAM[43]), Clock (7) -> RAM[45]
0000000000000001 0000000000101101 0000000000101011 0000000000000111
# G2: NAND RAM[45], RAM[48] (~Q_master_prev) -> RAM[46]
0000000000000001 0000000000101110 0000000000101101 0000000000110000
# G3: NAND Clock (7), RAM[46] -> RAM[47] (Q_master)
0000000000000001 0000000000101111 0000000000000111 0000000000101110
# G4: NAND RAM[47] (Q_master), RAM[45] -> RAM[48] (~Q_master)
0000000000000001 0000000000110000 0000000000101111 0000000000101101

# Slave Latch
# G5: NAND RAM[47] (Q_master), RAM[51] (~Clock) -> RAM[49]
0000000000000001 0000000000110001 0000000000101111 0000000000110011
# G6: NAND RAM[49], RAM[44] (~Q_slave_prev) -> RAM[50]
0000000000000001 0000000000110010 0000000000110001 0000000000101100
# G7: NAND RAM[51] (~Clock), RAM[50] -> RAM[42] (Q_slave - your dedicated bit)
0000000000000001 0000000000101010 0000000000110011 0000000000110010
# G8: NAND RAM[42] (Q_slave), RAM[49] -> RAM[44] (~Q_slave)
0000000000000001 0000000000101100 0000000000101010 0000000000110001
