TimeQuest Timing Analyzer report for radioberry-10CL016
Mon Apr 22 15:03:35 2019
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 15. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 17. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 18. Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'
 19. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 20. Slow 1200mV 85C Model Setup: 'spi_ce0'
 21. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 24. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 25. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 28. Slow 1200mV 85C Model Hold: 'spi_sck'
 29. Slow 1200mV 85C Model Hold: 'spi_ce0'
 30. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 31. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 32. Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'
 33. Slow 1200mV 85C Model Recovery: 'spi_sck'
 34. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 35. Slow 1200mV 85C Model Removal: 'spi_sck'
 36. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'spi_sck'
 45. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 46. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 47. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 48. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 49. Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 50. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 51. Slow 1200mV 0C Model Setup: 'spi_ce0'
 52. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 57. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 58. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 59. Slow 1200mV 0C Model Hold: 'spi_sck'
 60. Slow 1200mV 0C Model Hold: 'spi_ce0'
 61. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 62. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 63. Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 64. Slow 1200mV 0C Model Recovery: 'spi_sck'
 65. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
 66. Slow 1200mV 0C Model Removal: 'spi_sck'
 67. Slow 1200mV 0C Model Removal: 'clk_10mhz'
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'spi_sck'
 75. Fast 1200mV 0C Model Setup: 'ad9866_clk'
 76. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 77. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 78. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 79. Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 80. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 81. Fast 1200mV 0C Model Setup: 'spi_ce0'
 82. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 85. Fast 1200mV 0C Model Hold: 'ad9866_clk'
 86. Fast 1200mV 0C Model Hold: 'spi_sck'
 87. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Hold: 'spi_ce0'
 89. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 90. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 91. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 92. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 93. Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 94. Fast 1200mV 0C Model Recovery: 'spi_sck'
 95. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
 96. Fast 1200mV 0C Model Removal: 'spi_sck'
 97. Fast 1200mV 0C Model Removal: 'clk_10mhz'
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths Summary
112. Clock Status Summary
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry-10CL016                                  ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; rtl/radioberry.sdc ; OK     ; Mon Apr 22 15:03:27 2019 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; 10.000    ; 100.0 MHz ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866:ad9866_inst|dut1_pc[0] }                               ;
; ad9866_clk                                                  ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_txclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 40.47 MHz  ; 40.47 MHz       ; spi_sck                                                     ;                                                   ;
; 93.28 MHz  ; 93.28 MHz       ; ad9866_clk                                                  ;                                                   ;
; 107.1 MHz  ; 107.1 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 125.38 MHz ; 125.38 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 137.78 MHz ; 137.78 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 178.67 MHz ; 178.67 MHz      ; clk_10mhz                                                   ;                                                   ;
; 214.73 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 274.65 MHz ; 200.0 MHz       ; spi_slave:spi_slave_rx_inst|done                            ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.251     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.567     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.012     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.275     ; 0.000         ;
; ad9866_clk                                                  ; 2.300     ; 0.000         ;
; virt_ad9866_txclk                                           ; 4.816     ; 0.000         ;
; clk_10mhz                                                   ; 94.403    ; 0.000         ;
; spi_ce0                                                     ; 2495.343  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.498  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.075 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_slave:spi_slave_rx_inst|done                            ; 0.422  ; 0.000         ;
; ad9866_clk                                                  ; 0.436  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454  ; 0.000         ;
; clk_10mhz                                                   ; 0.454  ; 0.000         ;
; spi_sck                                                     ; 0.457  ; 0.000         ;
; spi_ce0                                                     ; 0.466  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.958  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.531  ; 0.000         ;
; virt_ad9866_txclk                                           ; 12.360 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; spi_sck   ; 0.493  ; 0.000             ;
; clk_10mhz ; 96.152 ; 0.000             ;
+-----------+--------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; spi_sck   ; 1.976 ; 0.000             ;
; clk_10mhz ; 2.778 ; 0.000             ;
+-----------+-------+-------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.421     ; 0.000         ;
; ad9866_clk                                                  ; 5.759     ; 0.000         ;
; spi_sck                                                     ; 31.538    ; 0.000         ;
; clk_10mhz                                                   ; 49.539    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.340  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.371  ; 0.000         ;
; spi_ce1                                                     ; 1249.510  ; 0.000         ;
; spi_ce0                                                     ; 1249.516  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.371  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.870 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.251 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 6.136      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.266 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 6.167      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.290 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 6.120      ;
; 0.412 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 4.000        ; -0.575     ; 3.004      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.418 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.386      ; 5.969      ;
; 0.435 ; spi_ce[0]                                                                                               ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0                          ; spi_sck     ; 2.000        ; 3.373      ; 4.929      ;
; 0.435 ; spi_ce[0]                                                                                               ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0                          ; spi_sck     ; 2.000        ; 3.373      ; 4.929      ;
; 0.435 ; spi_ce[0]                                                                                               ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0                          ; spi_sck     ; 2.000        ; 3.373      ; 4.929      ;
; 0.435 ; spi_ce[0]                                                                                               ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0                          ; spi_sck     ; 2.000        ; 3.373      ; 4.929      ;
; 0.435 ; spi_ce[0]                                                                                               ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0                          ; spi_sck     ; 2.000        ; 3.373      ; 4.929      ;
; 0.435 ; spi_ce[0]                                                                                               ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0                          ; spi_sck     ; 2.000        ; 3.373      ; 4.929      ;
; 0.435 ; spi_ce[0]                                                                                               ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0                          ; spi_sck     ; 2.000        ; 3.373      ; 4.929      ;
; 0.435 ; spi_ce[0]                                                                                               ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0                          ; spi_sck     ; 2.000        ; 3.373      ; 4.929      ;
; 0.441 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.204      ; 4.764      ;
; 0.441 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.204      ; 4.764      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.444 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.432      ; 5.989      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
; 0.461 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.409      ; 5.949      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.567 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.600     ; 2.575      ;
; 0.575 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.707     ; 2.460      ;
; 0.608 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.683     ; 2.451      ;
; 0.620 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.707     ; 2.415      ;
; 0.626 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.683     ; 2.433      ;
; 0.628 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.736     ; 2.378      ;
; 0.632 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.600     ; 2.510      ;
; 0.635 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.707     ; 2.400      ;
; 0.636 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.710     ; 2.396      ;
; 0.644 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.683     ; 2.415      ;
; 0.644 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.709     ; 2.389      ;
; 0.645 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.708     ; 2.389      ;
; 0.649 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.685     ; 2.408      ;
; 0.654 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.709     ; 2.379      ;
; 0.661 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.685     ; 2.396      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.707     ; 2.372      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.683     ; 2.396      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.638     ; 2.435      ;
; 0.682 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.707     ; 2.353      ;
; 0.683 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.707     ; 2.352      ;
; 0.705 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.600     ; 2.437      ;
; 0.748 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.638     ; 2.356      ;
; 0.754 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.600     ; 2.388      ;
; 0.802 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.593     ; 2.347      ;
; 0.831 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.648     ; 2.263      ;
; 0.868 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.685     ; 2.189      ;
; 0.869 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.600     ; 2.273      ;
; 0.892 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.707     ; 2.143      ;
; 0.897 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.708     ; 2.137      ;
; 0.915 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.685     ; 2.142      ;
; 0.916 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.682     ; 2.144      ;
; 0.923 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.591     ; 2.228      ;
; 0.925 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.685     ; 2.132      ;
; 0.929 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.682     ; 2.131      ;
; 0.932 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.682     ; 2.128      ;
; 0.933 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.682     ; 2.127      ;
; 0.942 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.683     ; 2.117      ;
; 0.949 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.683     ; 2.110      ;
; 0.990 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.708     ; 2.044      ;
; 0.997 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.738     ; 2.007      ;
; 1.009 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.599     ; 2.134      ;
; 1.041 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.591     ; 2.110      ;
; 1.048 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.646     ; 2.048      ;
; 1.049 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.600     ; 2.093      ;
; 1.064 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.539     ; 2.388      ;
; 1.070 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.669     ; 2.003      ;
; 1.079 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.593     ; 2.070      ;
; 1.083 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.648     ; 2.011      ;
; 1.084 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.593     ; 2.065      ;
; 1.085 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.590     ; 2.067      ;
; 1.086 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.591     ; 2.065      ;
; 1.087 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.646     ; 2.009      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.668     ; 1.986      ;
; 1.089 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.593     ; 2.060      ;
; 1.094 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.599     ; 2.049      ;
; 1.094 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.639     ; 2.009      ;
; 1.096 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.590     ; 2.056      ;
; 1.098 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.591     ; 2.053      ;
; 1.101 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.591     ; 2.050      ;
; 1.112 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.599     ; 2.031      ;
; 1.113 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.593     ; 2.036      ;
; 1.115 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.591     ; 2.036      ;
; 1.128 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.639     ; 1.975      ;
; 1.128 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.599     ; 2.015      ;
; 1.128 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.593     ; 2.021      ;
; 1.140 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.599     ; 2.003      ;
; 1.143 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.599     ; 2.000      ;
; 1.145 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.498     ; 2.348      ;
; 1.158 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.593     ; 1.991      ;
; 1.168 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.591     ; 1.983      ;
; 1.173 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.591     ; 1.978      ;
; 1.245 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.494     ; 2.252      ;
; 1.261 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.735     ; 1.746      ;
; 1.347 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.494     ; 2.150      ;
; 1.386 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.494     ; 2.111      ;
; 1.435 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.499     ; 2.057      ;
; 1.453 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.591     ; 1.698      ;
; 1.460 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.522     ; 2.009      ;
; 1.460 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.524     ; 2.007      ;
; 1.806 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.521     ; 1.664      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.012 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.378      ; 8.816      ;
; 1.572 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.379      ; 8.065      ;
; 1.658 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.376      ; 7.974      ;
; 1.693 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.348      ; 7.920      ;
; 1.850 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.345      ; 7.944      ;
; 1.928 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.377      ; 7.899      ;
; 1.973 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.322      ; 7.621      ;
; 1.999 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.346      ; 7.797      ;
; 2.032 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.346      ; 7.765      ;
; 2.063 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.348      ; 7.736      ;
; 2.130 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.345      ; 7.673      ;
; 2.144 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.378      ; 7.501      ;
; 2.244 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.376      ; 7.581      ;
; 6.345 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.493      ; 8.598      ;
; 6.485 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.348      ; 8.128      ;
; 6.629 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.348      ; 8.170      ;
; 6.643 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.345      ; 8.151      ;
; 6.673 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.346      ; 8.124      ;
; 6.771 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.345      ; 8.032      ;
; 6.771 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.346      ; 8.025      ;
; 6.812 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.494      ; 7.940      ;
; 6.814 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.491      ; 7.933      ;
; 7.358 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.492      ; 7.584      ;
; 7.432 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.437      ; 7.277      ;
; 7.585 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.493      ; 7.175      ;
; 7.631 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.491      ; 7.309      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.275 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 2.989      ;
; 1.599 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.102      ; 2.245      ;
; 1.600 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 2.664      ;
; 1.641 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.102      ; 2.203      ;
; 1.666 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 2.598      ;
; 1.666 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 2.598      ;
; 1.734 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.274      ; 2.531      ;
; 1.745 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.102      ; 2.099      ;
; 1.757 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.106      ; 2.091      ;
; 1.789 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 2.475      ;
; 1.809 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 2.116      ;
; 1.834 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 2.430      ;
; 1.839 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.160      ; 2.312      ;
; 1.877 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.393      ; 2.507      ;
; 1.886 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.211      ; 2.067      ;
; 1.901 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.172      ; 2.013      ;
; 1.901 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.152      ; 2.242      ;
; 1.950 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.152      ; 2.193      ;
; 1.962 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.106      ; 1.886      ;
; 1.963 ; spi_slave:spi_slave_rx_inst|rdata[15] ; tx_iq[15]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 2.301      ;
; 1.968 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.151      ; 2.174      ;
; 2.009 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.025      ; 1.758      ;
; 2.028 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.025      ; 1.739      ;
; 2.049 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.160      ; 2.102      ;
; 2.078 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.102      ; 1.766      ;
; 2.087 ; spi_slave:spi_slave_rx_inst|rdata[27] ; tx_iq[27]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.347      ; 2.251      ;
; 2.111 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.106      ; 1.737      ;
; 2.119 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.172      ; 1.795      ;
; 2.123 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.106      ; 1.725      ;
; 2.135 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.172      ; 1.779      ;
; 2.148 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.211      ; 1.805      ;
; 2.151 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.179      ; 1.770      ;
; 2.157 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.179      ; 1.764      ;
; 2.164 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 1.755      ;
; 2.166 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.206      ; 1.782      ;
; 2.166 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 1.759      ;
; 2.167 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 1.752      ;
; 2.167 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.172      ; 1.747      ;
; 2.190 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.206      ; 1.758      ;
; 2.192 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.172      ; 1.722      ;
; 2.194 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.206      ; 1.754      ;
; 2.201 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 1.718      ;
; 2.207 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.172      ; 1.707      ;
; 2.208 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.206      ; 1.740      ;
; 2.213 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.206      ; 1.735      ;
; 2.213 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 1.712      ;
; 2.213 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 1.712      ;
; 2.217 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.348      ; 2.122      ;
; 2.219 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 1.700      ;
; 2.222 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.211      ; 1.731      ;
; 2.222 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.206      ; 1.726      ;
; 2.224 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.211      ; 1.729      ;
; 2.225 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.211      ; 1.728      ;
; 2.228 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 1.697      ;
; 2.228 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.211      ; 1.725      ;
; 2.229 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.206      ; 1.719      ;
; 2.234 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.211      ; 1.719      ;
; 2.238 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.211      ; 1.715      ;
; 2.246 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 1.673      ;
; 2.250 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.348      ; 2.089      ;
; 2.255 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.396      ; 2.132      ;
; 2.262 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.194      ; 1.923      ;
; 2.263 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.206      ; 1.685      ;
; 2.272 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.025      ; 1.495      ;
; 2.280 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.199      ; 1.910      ;
; 2.292 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.199      ; 1.898      ;
; 2.311 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.199      ; 1.879      ;
; 2.317 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.025      ; 1.450      ;
; 2.328 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.153      ; 1.816      ;
; 2.329 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.362      ; 2.024      ;
; 2.331 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.025      ; 1.436      ;
; 2.331 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.396      ; 2.056      ;
; 2.333 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; tx_iq[1]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 1.996      ;
; 2.339 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.025      ; 1.428      ;
; 2.339 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.390      ; 2.042      ;
; 2.340 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.393      ; 2.044      ;
; 2.343 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.025      ; 1.424      ;
; 2.349 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.396      ; 2.038      ;
; 2.355 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.025      ; 1.412      ;
; 2.359 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.347      ; 1.979      ;
; 2.362 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.362      ; 1.991      ;
; 2.363 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.346      ; 1.974      ;
; 2.376 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.348      ; 1.963      ;
; 2.390 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.029      ; 1.381      ;
; 2.402 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.029      ; 1.369      ;
; 2.404 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.029      ; 1.367      ;
; 2.406 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.199      ; 1.784      ;
; 2.437 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.348      ; 1.902      ;
; 2.443 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.362      ; 1.910      ;
; 2.447 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.179      ; 1.474      ;
; 2.448 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.184      ; 1.727      ;
; 2.451 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.199      ; 1.739      ;
; 2.459 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.179      ; 1.462      ;
; 2.472 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.361      ; 1.880      ;
; 2.473 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.348      ; 1.866      ;
; 2.473 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.361      ; 1.879      ;
; 2.477 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.194      ; 1.708      ;
; 2.478 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.179      ; 1.443      ;
; 2.502 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.151      ; 1.640      ;
; 2.503 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.179      ; 1.418      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                             ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.300 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 11.049     ;
; 2.581 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.229      ; 10.689     ;
; 2.613 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.736     ;
; 2.620 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.752     ;
; 2.645 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.704     ;
; 2.648 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.701     ;
; 2.653 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.696     ;
; 2.664 ; ad9866_adio[0]                                      ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.203      ; 3.560      ;
; 2.772 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.577     ;
; 2.790 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.229      ; 10.480     ;
; 2.809 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.540     ;
; 2.870 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.229      ; 10.400     ;
; 2.884 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.488     ;
; 2.926 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.229      ; 10.344     ;
; 2.933 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.439     ;
; 2.934 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.229      ; 10.336     ;
; 2.934 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.415     ;
; 2.961 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.388     ;
; 2.965 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.407     ;
; 2.973 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.399     ;
; 2.993 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.356     ;
; 3.001 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.348     ;
; 3.053 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.319     ;
; 3.059 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.290     ;
; 3.078 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.271     ;
; 3.092 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.280     ;
; 3.108 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.241     ;
; 3.120 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.229     ;
; 3.129 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.243     ;
; 3.138 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.347      ; 10.250     ;
; 3.139 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.233     ;
; 3.141 ; ad9866_adio[1]                                      ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.203      ; 3.083      ;
; 3.143 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.229     ;
; 3.152 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.197     ;
; 3.157 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.192     ;
; 3.157 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.192     ;
; 3.173 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.199     ;
; 3.180 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 10.170     ;
; 3.197 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.175     ;
; 3.206 ; ad9866_adio[4]                                      ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.203      ; 3.018      ;
; 3.221 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.128     ;
; 3.229 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.143     ;
; 3.233 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.229      ; 10.037     ;
; 3.238 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.394      ; 10.197     ;
; 3.247 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.102     ;
; 3.263 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 10.087     ;
; 3.264 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.394      ; 10.171     ;
; 3.269 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.103     ;
; 3.279 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.070     ;
; 3.280 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.347      ; 10.108     ;
; 3.283 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.315      ; 10.073     ;
; 3.287 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 10.062     ;
; 3.297 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.162      ; 9.906      ;
; 3.307 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.394      ; 10.128     ;
; 3.309 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.315      ; 10.047     ;
; 3.312 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.060     ;
; 3.331 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.347      ; 10.057     ;
; 3.333 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.394      ; 10.102     ;
; 3.338 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.034     ;
; 3.340 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 10.010     ;
; 3.343 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.315      ; 10.013     ;
; 3.356 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 10.016     ;
; 3.366 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.983      ;
; 3.378 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.347      ; 10.010     ;
; 3.378 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.315      ; 9.978      ;
; 3.379 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 9.993      ;
; 3.406 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.943      ;
; 3.407 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.942      ;
; 3.413 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.936      ;
; 3.419 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[49] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.347      ; 9.969      ;
; 3.421 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.928      ;
; 3.423 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.926      ;
; 3.432 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.918      ;
; 3.432 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 9.940      ;
; 3.443 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.906      ;
; 3.446 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.903      ;
; 3.453 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.896      ;
; 3.456 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 9.916      ;
; 3.458 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.370      ; 9.953      ;
; 3.461 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.888      ;
; 3.472 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 9.900      ;
; 3.474 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 9.898      ;
; 3.484 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 9.888      ;
; 3.486 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.347      ; 9.902      ;
; 3.488 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 9.884      ;
; 3.493 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.857      ;
; 3.496 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.331      ; 9.876      ;
; 3.500 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.849      ;
; 3.501 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.394      ; 9.934      ;
; 3.502 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.847      ;
; 3.503 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.394      ; 9.932      ;
; 3.503 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[48] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.347      ; 9.885      ;
; 3.510 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.839      ;
; 3.518 ; ad9866_adio[9]                                      ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.304      ; 2.807      ;
; 3.521 ; ad9866_adio[6]                                      ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.203      ; 2.703      ;
; 3.525 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.825      ;
; 3.529 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.394      ; 9.906      ;
; 3.533 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.817      ;
; 3.533 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.229      ; 9.737      ;
; 3.534 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.815      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'                                                                ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 4.816 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.336     ; 8.428      ;
; 4.949 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.336     ; 8.295      ;
; 5.265 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.505     ; 7.810      ;
; 5.864 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.208     ; 7.508      ;
; 8.085 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.505     ; 4.990      ;
; 8.099 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.336     ; 5.145      ;
; 8.106 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.336     ; 5.138      ;
; 8.207 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.336     ; 5.037      ;
; 8.515 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.336     ; 4.729      ;
; 8.842 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.151     ; 4.587      ;
; 9.006 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.983     ; 4.591      ;
; 9.142 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.118     ; 4.320      ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                        ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.403 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 5.122      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.453 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 5.047      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.649 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.876      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.793 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.476     ; 4.732      ;
; 94.975 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 4.933      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.093 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 4.827      ;
; 95.111 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 4.831      ;
; 95.221 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 4.687      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.289 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.501     ; 4.211      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 4.543      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                          ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.343 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 4.716      ;
; 2495.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.101      ; 4.743      ;
; 2495.466 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.181      ; 4.783      ;
; 2495.505 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.545      ; 5.108      ;
; 2495.545 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.022      ; 4.545      ;
; 2495.628 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.022      ; 4.462      ;
; 2495.709 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 4.268      ;
; 2495.720 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.462      ; 4.810      ;
; 2495.760 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 4.146      ;
; 2495.814 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.059      ; 4.313      ;
; 2495.847 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.113      ; 4.334      ;
; 2495.862 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.190      ; 4.396      ;
; 2495.893 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.120      ; 4.295      ;
; 2495.907 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 4.097      ;
; 2495.984 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.090      ; 4.174      ;
; 2496.012 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.144      ; 4.200      ;
; 2496.021 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.132      ; 4.179      ;
; 2496.046 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.067     ; 3.908      ;
; 2496.066 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.287      ; 4.289      ;
; 2496.067 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.090      ; 4.091      ;
; 2496.073 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.904      ;
; 2496.079 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.440      ; 4.429      ;
; 2496.095 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.144      ; 4.117      ;
; 2496.095 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 3.964      ;
; 2496.104 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.132      ; 4.096      ;
; 2496.110 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.293     ; 3.618      ;
; 2496.271 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.733      ;
; 2496.277 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.463      ; 4.254      ;
; 2496.287 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.566      ; 4.347      ;
; 2496.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.696      ;
; 2496.311 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.631      ; 4.388      ;
; 2496.349 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.655      ;
; 2496.363 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.535      ; 4.240      ;
; 2496.378 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.365      ; 4.055      ;
; 2496.396 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.600      ; 4.272      ;
; 2496.410 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.067     ; 3.544      ;
; 2496.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.377      ; 4.017      ;
; 2496.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.294     ; 3.256      ;
; 2496.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.528      ;
; 2496.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.107     ; 3.436      ;
; 2496.484 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.493      ;
; 2496.487 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.209      ; 3.790      ;
; 2496.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.247     ; 3.277      ;
; 2496.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.479      ;
; 2496.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.478      ;
; 2496.504 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.365      ; 3.929      ;
; 2496.531 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.097      ; 3.634      ;
; 2496.536 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.014      ; 3.546      ;
; 2496.562 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.101      ; 3.607      ;
; 2496.583 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.279      ; 3.764      ;
; 2496.600 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.014      ; 3.482      ;
; 2496.636 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.059      ; 3.491      ;
; 2496.648 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.256      ; 3.676      ;
; 2496.654 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.059      ; 3.473      ;
; 2496.657 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.124      ; 3.535      ;
; 2496.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.014      ; 3.415      ;
; 2496.672 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.332      ;
; 2496.679 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.217      ; 3.606      ;
; 2496.682 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.322      ;
; 2496.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.128      ; 3.512      ;
; 2496.686 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.059      ; 3.441      ;
; 2496.690 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.217      ; 3.595      ;
; 2496.696 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.308      ;
; 2496.697 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.307      ;
; 2496.699 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.113      ; 3.482      ;
; 2496.700 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.113      ; 3.481      ;
; 2496.708 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.101      ; 3.461      ;
; 2496.713 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.291      ;
; 2496.742 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.256      ; 3.582      ;
; 2496.755 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.237     ; 3.029      ;
; 2496.757 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.124      ; 3.435      ;
; 2496.765 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.334      ; 3.637      ;
; 2496.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.128      ; 3.429      ;
; 2496.783 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.237     ; 3.001      ;
; 2496.790 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.209      ; 3.487      ;
; 2496.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 3.391      ;
; 2496.821 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.067     ; 3.133      ;
; 2496.834 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.334      ; 3.568      ;
; 2496.835 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.067     ; 3.119      ;
; 2496.836 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.067     ; 3.118      ;
; 2496.840 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.164      ;
; 2496.887 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.377      ; 3.558      ;
; 2496.902 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.514      ; 3.680      ;
; 2496.904 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.237     ; 2.880      ;
; 2496.914 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.082      ; 3.236      ;
; 2496.936 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.097      ; 3.229      ;
; 2496.946 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 3.113      ;
; 2496.952 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.120      ; 3.236      ;
; 2496.956 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.566      ; 3.678      ;
; 2496.969 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.286     ; 2.766      ;
; 2496.975 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 3.229      ;
; 2496.976 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.124      ; 3.216      ;
; 2496.978 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.217      ; 3.307      ;
; 2497.016 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.097      ; 3.149      ;
; 2497.020 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.631      ; 3.679      ;
; 2497.021 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.022      ; 3.069      ;
; 2497.042 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.082      ; 3.108      ;
; 2497.049 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.279      ; 3.298      ;
; 2497.050 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.132      ; 3.150      ;
; 2497.061 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.217      ; 3.224      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 4.436      ;
; 2599.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 4.436      ;
; 2599.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 4.436      ;
; 2599.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 4.436      ;
; 2599.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 4.436      ;
; 2599.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 4.436      ;
; 2599.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 4.436      ;
; 2599.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 4.436      ;
; 2599.498 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 4.436      ;
; 2600.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.235     ; 3.836      ;
; 2600.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.235     ; 3.836      ;
; 2600.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.235     ; 3.836      ;
; 2600.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.235     ; 3.836      ;
; 2600.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.235     ; 3.836      ;
; 2600.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.235     ; 3.836      ;
; 2600.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.235     ; 3.836      ;
; 2600.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.235     ; 3.836      ;
; 2600.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.235     ; 3.836      ;
; 2602.240 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 1.694      ;
; 2602.535 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 1.399      ;
; 2602.535 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.233     ; 1.399      ;
; 5202.223 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.032      ;
; 5202.223 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.032      ;
; 5202.223 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.032      ;
; 5202.223 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.032      ;
; 5202.250 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.005      ;
; 5202.250 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.005      ;
; 5202.250 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.005      ;
; 5202.250 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.005      ;
; 5202.250 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.005      ;
; 5202.250 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.005      ;
; 5202.815 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.440      ;
; 5202.837 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.417      ;
; 5202.842 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.413      ;
; 5202.842 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.413      ;
; 5202.842 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.413      ;
; 5202.842 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.413      ;
; 5202.842 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.413      ;
; 5202.849 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.406      ;
; 5202.849 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.406      ;
; 5202.849 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.406      ;
; 5202.849 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.406      ;
; 5202.860 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.394      ;
; 5202.869 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.386      ;
; 5202.869 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.386      ;
; 5202.869 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.386      ;
; 5202.869 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.386      ;
; 5202.869 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.386      ;
; 5202.869 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.386      ;
; 5202.876 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.379      ;
; 5202.876 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.379      ;
; 5202.876 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.379      ;
; 5202.876 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.379      ;
; 5202.876 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.379      ;
; 5202.876 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.379      ;
; 5202.918 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.337      ;
; 5202.919 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.336      ;
; 5202.921 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.333      ;
; 5202.945 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.310      ;
; 5202.946 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.309      ;
; 5202.996 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.259      ;
; 5202.996 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.259      ;
; 5202.996 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.259      ;
; 5202.996 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.259      ;
; 5203.023 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.232      ;
; 5203.023 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.232      ;
; 5203.023 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.232      ;
; 5203.023 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.232      ;
; 5203.023 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.232      ;
; 5203.023 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.232      ;
; 5203.038 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.217      ;
; 5203.038 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.217      ;
; 5203.038 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.217      ;
; 5203.038 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.217      ;
; 5203.044 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.211      ;
; 5203.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.190      ;
; 5203.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.190      ;
; 5203.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.190      ;
; 5203.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.190      ;
; 5203.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.190      ;
; 5203.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.190      ;
; 5203.071 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.184      ;
; 5203.095 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.160      ;
; 5203.095 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.160      ;
; 5203.095 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.160      ;
; 5203.095 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.160      ;
; 5203.101 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.154      ;
; 5203.101 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.154      ;
; 5203.101 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.154      ;
; 5203.101 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.154      ;
; 5203.106 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.149      ;
; 5203.107 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.148      ;
; 5203.107 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.148      ;
; 5203.107 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.148      ;
; 5203.107 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.148      ;
; 5203.122 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.133      ;
; 5203.122 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.133      ;
; 5203.122 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.133      ;
; 5203.122 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.133      ;
; 5203.122 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.133      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                         ;
+-----------+------------------------------+------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33326.075 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.179      ;
; 33326.075 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.179      ;
; 33326.075 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.179      ;
; 33326.075 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.179      ;
; 33326.075 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.179      ;
; 33326.075 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.179      ;
; 33326.075 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.179      ;
; 33326.075 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.179      ;
; 33326.075 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.179      ;
; 33326.224 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.031      ;
; 33326.224 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.031      ;
; 33326.224 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.031      ;
; 33326.224 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.031      ;
; 33326.224 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.031      ;
; 33326.224 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.031      ;
; 33326.224 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.031      ;
; 33326.224 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.031      ;
; 33326.224 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.031      ;
; 33326.325 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.930      ;
; 33326.325 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.930      ;
; 33326.325 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.930      ;
; 33326.325 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.930      ;
; 33326.325 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.930      ;
; 33326.325 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.930      ;
; 33326.325 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.930      ;
; 33326.325 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.930      ;
; 33326.325 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.930      ;
; 33326.447 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.807      ;
; 33326.447 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.807      ;
; 33326.447 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.807      ;
; 33326.447 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.807      ;
; 33326.447 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.807      ;
; 33326.447 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.807      ;
; 33326.447 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.807      ;
; 33326.447 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.807      ;
; 33326.447 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.807      ;
; 33326.540 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.715      ;
; 33326.540 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.715      ;
; 33326.540 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.715      ;
; 33326.540 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.715      ;
; 33326.540 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.715      ;
; 33326.540 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.715      ;
; 33326.540 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.715      ;
; 33326.540 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.715      ;
; 33326.540 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.715      ;
; 33326.596 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.659      ;
; 33326.596 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.659      ;
; 33326.596 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.659      ;
; 33326.596 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.659      ;
; 33326.596 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.659      ;
; 33326.596 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.659      ;
; 33326.596 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.659      ;
; 33326.596 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.659      ;
; 33326.596 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.659      ;
; 33326.633 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.00000 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.626      ;
; 33326.661 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.593      ;
; 33326.661 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.593      ;
; 33326.661 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.593      ;
; 33326.661 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.593      ;
; 33326.661 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.593      ;
; 33326.661 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.593      ;
; 33326.661 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.593      ;
; 33326.661 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.593      ;
; 33326.661 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.593      ;
; 33326.697 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.558      ;
; 33326.697 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.558      ;
; 33326.697 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.558      ;
; 33326.697 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.558      ;
; 33326.697 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.558      ;
; 33326.697 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.558      ;
; 33326.697 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.558      ;
; 33326.697 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.558      ;
; 33326.697 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10]       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.558      ;
; 33326.789 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.00000 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.470      ;
; 33326.817 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.437      ;
; 33326.817 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.437      ;
; 33326.817 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.437      ;
; 33326.817 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.437      ;
; 33326.817 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.437      ;
; 33326.817 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.437      ;
; 33326.817 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.437      ;
; 33326.817 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.437      ;
; 33326.817 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.437      ;
; 33326.859 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[8]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.395      ;
; 33326.859 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[0]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.395      ;
; 33326.859 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[7]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.395      ;
; 33326.859 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[6]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.395      ;
; 33326.859 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[3]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.395      ;
; 33326.859 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[1]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.395      ;
; 33326.859 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[2]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.395      ;
; 33326.859 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[4]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.395      ;
; 33326.859 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[5]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.395      ;
; 33326.902 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[1]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.353      ;
; 33326.902 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[6]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.353      ;
; 33326.902 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[0]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.353      ;
; 33326.902 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[7]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.353      ;
; 33326.902 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[8]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.353      ;
; 33326.902 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[2]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.353      ;
; 33326.902 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[3]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.353      ;
; 33326.902 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[4]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.353      ;
+-----------+------------------------------+------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.422 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                              ; rx1_freq[26]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.666      ; 1.330      ;
; 0.440 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                              ; tx_iq[28]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.666      ; 1.348      ;
; 0.455 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                              ; tx_iq[29]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.666      ; 1.364      ;
; 0.456 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 0.746      ;
; 0.463 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                               ; tx_iq[3]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.663      ; 1.368      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                              ; tx_iq[18]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.705      ; 1.428      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                              ; tx_iq[20]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.705      ; 1.473      ;
; 0.528 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.819      ;
; 0.531 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.822      ;
; 0.531 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.822      ;
; 0.544 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                              ; tx_iq[25]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.705      ; 1.491      ;
; 0.549 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                              ; tx_iq[21]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.705      ; 1.496      ;
; 0.562 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.209      ;
; 0.564 ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                              ; tx_iq[24]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.706      ; 1.512      ;
; 0.568 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.215      ;
; 0.578 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                              ; rx1_freq[10]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.516      ; 1.336      ;
; 0.580 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.409      ; 1.243      ;
; 0.583 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                              ; tx_iq[13]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.516      ; 1.341      ;
; 0.583 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.230      ;
; 0.587 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                               ; rx1_freq[8]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.516      ; 1.345      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                              ; tx_iq[12]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.516      ; 1.353      ;
; 0.595 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.414      ; 1.263      ;
; 0.595 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.242      ;
; 0.604 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.398      ; 1.256      ;
; 0.605 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.252      ;
; 0.607 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.409      ; 1.270      ;
; 0.608 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                               ; tx_iq[4]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.663      ; 1.513      ;
; 0.619 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.266      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                               ; tx_iq[8]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.500      ; 1.365      ;
; 0.625 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.396      ; 1.275      ;
; 0.626 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.398      ; 1.278      ;
; 0.628 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                              ; rx1_freq[11]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.516      ; 1.386      ;
; 0.628 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.919      ;
; 0.634 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.413      ; 1.301      ;
; 0.640 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                              ; tx_iq[19]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 1.585      ;
; 0.642 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                              ; rx1_freq[19]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 1.587      ;
; 0.643 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.934      ;
; 0.653 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                              ; rx_gain[5]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 1.366      ;
; 0.654 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.414      ; 1.322      ;
; 0.654 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.413      ; 1.321      ;
; 0.667 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 0.957      ;
; 0.668 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 0.958      ;
; 0.678 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                              ; tx_gain[1]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.671      ; 1.591      ;
; 0.679 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.970      ;
; 0.682 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 0.973      ;
; 0.683 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                              ; rx1_freq[21]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.699      ; 1.624      ;
; 0.683 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                              ; rx1_freq[18]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 1.628      ;
; 0.698 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                               ; tx_iq[5]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.660      ; 1.600      ;
; 0.699 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                               ; tx_iq[2]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.647      ; 1.588      ;
; 0.702 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                              ; tx_iq[30]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.656      ; 1.600      ;
; 0.703 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                              ; tx_iq[31]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.656      ; 1.601      ;
; 0.705 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                               ; tx_iq[0]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.647      ; 1.594      ;
; 0.715 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[10]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 1.006      ;
; 0.721 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.011      ;
; 0.722 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.012      ;
; 0.728 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                               ; rx1_freq[5]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.658      ; 1.628      ;
; 0.736 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.026      ;
; 0.745 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 1.036      ;
; 0.771 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                              ; rx1_freq[28]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.672      ; 1.685      ;
; 0.775 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 1.066      ;
; 0.784 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 1.075      ;
; 0.784 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 1.075      ;
; 0.791 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                              ; tx_iq[11]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.516      ; 1.549      ;
; 0.793 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                              ; rx1_freq[30]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.672      ; 1.707      ;
; 0.794 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                              ; rx1_freq[23]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.705      ; 1.741      ;
; 0.797 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.087      ;
; 0.800 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                               ; rx1_freq[7]~_Duplicate_1                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 0.998      ;
; 0.801 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 1.092      ;
; 0.802 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.092      ;
; 0.804 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 1.095      ;
; 0.804 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                              ; tx_iq[10]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.516      ; 1.562      ;
; 0.805 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.095      ;
; 0.808 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                              ; tx_gain[0]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.671      ; 1.721      ;
; 0.811 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                              ; rx1_freq[12]~_Duplicate_1                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 1.009      ;
; 0.813 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                               ; rx1_freq[6]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.511      ; 1.566      ;
; 0.818 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.108      ;
; 0.828 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                              ; rx1_freq[13]~_Duplicate_1                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 1.026      ;
; 0.830 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.079      ; 1.121      ;
; 0.832 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                               ; tx_iq[7]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.516      ; 1.590      ;
; 0.837 ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                              ; tx_gain[4]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.470      ; 1.549      ;
; 0.841 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.131      ;
; 0.844 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                               ; rx1_freq[9]~_Duplicate_1                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 1.042      ;
; 0.845 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                               ; rx1_freq[2]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.658      ; 1.745      ;
; 0.849 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.139      ;
; 0.849 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                               ; tx_iq[6]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.500      ; 1.591      ;
; 0.849 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                              ; rx1_freq[27]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.672      ; 1.763      ;
; 0.849 ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                              ; tx_gain[3]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.469      ; 1.560      ;
; 0.853 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                              ; rx1_freq[11]~_Duplicate_1                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 1.051      ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.436 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.471      ; 1.161      ;
; 0.456 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.136      ; 0.804      ;
; 0.459 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.471      ; 1.184      ;
; 0.466 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.471      ; 1.191      ;
; 0.476 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.746      ;
; 0.478 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.449      ; 1.181      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.487 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[7]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.136      ; 0.835      ;
; 0.491 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.758      ;
; 0.499 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[1]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.119      ; 0.830      ;
; 0.503 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.119      ; 0.834      ;
; 0.511 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.778      ;
; 0.511 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|sub_parity7a[0]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|parity6                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.778      ;
; 0.521 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[5]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.793      ;
; 0.522 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[5]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.794      ;
; 0.522 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[5]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.794      ;
; 0.522 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[5]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.794      ;
; 0.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[5]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe12a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.795      ;
; 0.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[5]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.795      ;
; 0.523 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[0]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[3]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[3]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[3]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[3]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[8]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[0]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[0]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[0]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][1]                                                                               ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][1]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe12a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe13a[1]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][0]                                                                               ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][0]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][0]                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[0]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[0]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[11]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[11]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[0]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[2]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[2]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[3]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[10]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[10]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[11]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[9]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[12]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[12]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][0]                                                                               ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][0]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[8]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[8]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[0]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe12a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[8]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[4]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[7]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[7]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[3]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[3]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[0]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[0]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[4]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe12a[7]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe13a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[3]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[3]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[6]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[6]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[3]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.797      ;
; 0.527 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[8]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[0]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.464 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.218      ;
; 0.705 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.459      ;
; 0.721 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.475      ;
; 0.740 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.494      ;
; 0.742 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.495      ;
; 0.746 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.036      ;
; 0.746 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.037      ;
; 0.747 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.037      ;
; 0.747 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.037      ;
; 0.748 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.038      ;
; 0.748 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.038      ;
; 0.748 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.038      ;
; 0.748 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.750 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.040      ;
; 0.750 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.040      ;
; 0.759 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.760 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.051      ;
; 0.760 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.761 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.765 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.056      ;
; 0.766 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.056      ;
; 0.767 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.773 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.064      ;
; 0.779 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.071      ;
; 0.779 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.069      ;
; 0.780 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.534      ;
; 0.785 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.539      ;
; 0.785 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.077      ;
; 0.818 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.110      ;
; 0.833 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.125      ;
; 0.836 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.128      ;
; 1.007 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.299      ;
; 1.020 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.773      ;
; 1.035 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.788      ;
; 1.054 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.807      ;
; 1.056 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.809      ;
; 1.056 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.809      ;
; 1.063 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.816      ;
; 1.078 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.831      ;
; 1.082 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.835      ;
; 1.086 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.378      ;
; 1.097 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.097 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.098 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.851      ;
; 1.098 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.390      ;
; 1.100 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.390      ;
; 1.100 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.391      ;
; 1.101 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.391      ;
; 1.102 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.392      ;
; 1.102 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.103 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.393      ;
; 1.103 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.393      ;
; 1.103 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.393      ;
; 1.103 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.395      ;
; 1.103 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.395      ;
; 1.103 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.395      ;
; 1.107 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.398      ;
; 1.108 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.108 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.398      ;
; 1.109 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.399      ;
; 1.110 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.400      ;
; 1.110 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.493 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.784      ;
; 0.649 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.941      ;
; 0.707 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.998      ;
; 0.741 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.032      ;
; 0.763 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.771 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.776 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.067      ;
; 0.776 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.067      ;
; 0.789 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.081      ;
; 0.800 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.091      ;
; 0.814 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.105      ;
; 0.851 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.143      ;
; 0.992 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.284      ;
; 0.999 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.290      ;
; 1.050 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.341      ;
; 1.064 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.355      ;
; 1.067 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.359      ;
; 1.117 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.125 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.419      ;
; 1.133 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.425      ;
; 1.134 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.425      ;
; 1.135 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.428      ;
; 1.142 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.434      ;
; 1.143 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.434      ;
; 1.249 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.256 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.548      ;
; 1.258 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.550      ;
; 1.265 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.267 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.559      ;
; 1.267 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.273 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.565      ;
; 1.274 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.565      ;
; 1.275 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.566      ;
; 1.276 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.568      ;
; 1.282 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.574      ;
; 1.283 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.574      ;
; 1.283 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.574      ;
; 1.291 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.582      ;
; 1.305 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.596      ;
; 1.314 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.606      ;
; 1.353 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.645      ;
; 1.362 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.654      ;
; 1.373 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.665      ;
; 1.389 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.680      ;
; 1.389 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.681      ;
; 1.397 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.688      ;
; 1.397 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.688      ;
; 1.397 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.688      ;
; 1.397 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.689      ;
; 1.398 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.689      ;
; 1.398 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.689      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.758      ;
; 0.557 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.849      ;
; 0.560 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.852      ;
; 0.561 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.853      ;
; 0.561 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.853      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.771 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.063      ;
; 0.776 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.069      ;
; 0.792 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.084      ;
; 0.800 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.092      ;
; 0.926 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.218      ;
; 0.942 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.233      ;
; 0.969 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.260      ;
; 0.978 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.270      ;
; 1.027 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.319      ;
; 1.052 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.487      ; 1.751      ;
; 1.060 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.352      ;
; 1.091 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.390      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.457 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.132      ; 0.801      ;
; 0.457 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.132      ; 0.801      ;
; 0.459 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.132      ; 0.803      ;
; 0.461 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.129      ; 0.802      ;
; 0.462 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.129      ; 0.803      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.795      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.802      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.802      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.803      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.803      ;
; 0.481 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.801      ;
; 0.483 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.803      ;
; 0.484 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.804      ;
; 0.506 ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.820      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.533 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.802      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.803      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.803      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.803      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.804      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.804      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.804      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.804      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.802      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.806      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.805      ;
; 0.539 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.804      ;
; 0.540 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.804      ;
; 0.540 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.800      ;
; 0.541 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.801      ;
; 0.542 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.802      ;
; 0.543 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.803      ;
; 0.543 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.803      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.821      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.821      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.820      ;
; 0.556 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.821      ;
; 0.557 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.822      ;
; 0.592 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.541      ; 1.345      ;
; 0.642 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.124      ; 0.978      ;
; 0.652 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.129      ; 0.993      ;
; 0.658 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.129      ; 0.999      ;
; 0.658 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.144      ; 1.014      ;
; 0.658 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.129      ; 0.999      ;
; 0.661 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.133      ; 1.006      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.937      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.937      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.937      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.124      ; 1.002      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.938      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.938      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.466 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.118      ; 0.796      ;
; 0.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.118      ; 0.804      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.507 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.117      ; 0.836      ;
; 0.570 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 0.802      ;
; 0.571 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 0.803      ;
; 0.613 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.117      ; 0.942      ;
; 0.634 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.867      ; 1.755      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.889      ; 1.784      ;
; 0.643 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.867      ; 1.764      ;
; 0.665 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.897      ; 1.816      ;
; 0.676 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.085     ; 0.803      ;
; 0.680 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.889      ; 1.823      ;
; 0.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.117      ; 1.013      ;
; 0.685 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.799      ; 1.738      ;
; 0.692 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.960      ;
; 0.693 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.085     ; 0.820      ;
; 0.693 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 1.012      ;
; 0.701 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.117      ; 1.030      ;
; 0.703 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.821      ; 1.778      ;
; 0.706 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.799      ; 1.759      ;
; 0.718 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 0.950      ;
; 0.727 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.821      ; 1.802      ;
; 0.730 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 1.052      ;
; 0.737 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.006      ;
; 0.738 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.006      ;
; 0.747 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.117      ; 1.076      ;
; 0.759 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.027      ;
; 0.766 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.035      ;
; 0.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 0.999      ;
; 0.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 1.006      ;
; 0.777 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 1.008      ;
; 0.779 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.777      ; 1.810      ;
; 0.780 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.799      ; 1.833      ;
; 0.784 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 1.016      ;
; 0.784 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 1.016      ;
; 0.788 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 1.020      ;
; 0.790 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.745      ; 1.789      ;
; 0.791 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.057      ;
; 0.798 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.459      ; 1.511      ;
; 0.800 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.069      ;
; 0.800 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.777      ; 1.831      ;
; 0.801 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.070      ;
; 0.807 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.459      ; 1.520      ;
; 0.809 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.078      ;
; 0.809 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.075      ;
; 0.809 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 1.041      ;
; 0.810 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.076      ;
; 0.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.723      ; 1.790      ;
; 0.824 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.085     ; 0.951      ;
; 0.826 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 1.058      ;
; 0.844 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.730      ; 1.828      ;
; 0.859 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.127      ;
; 0.865 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.753      ; 1.872      ;
; 0.866 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.700      ; 1.820      ;
; 0.870 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.700      ; 1.824      ;
; 0.873 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.745      ; 1.872      ;
; 0.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.722      ; 1.853      ;
; 0.886 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.867      ; 2.007      ;
; 0.888 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.753      ; 1.895      ;
; 0.900 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.085     ; 1.027      ;
; 0.908 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.722      ; 1.884      ;
; 0.909 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.085     ; 1.036      ;
; 0.938 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.611      ; 1.803      ;
; 0.940 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.799      ; 1.993      ;
; 0.949 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.085     ; 1.076      ;
; 0.957 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.611      ; 1.822      ;
; 0.960 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.730      ; 1.944      ;
; 0.970 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.723      ; 1.947      ;
; 0.977 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.611      ; 1.842      ;
; 0.985 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.117      ; 1.314      ;
; 0.991 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.897      ; 2.142      ;
; 0.993 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.262      ;
; 0.994 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 1.316      ;
; 1.001 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.319      ; 1.532      ;
; 1.009 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.319      ; 1.540      ;
; 1.012 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.807      ; 2.073      ;
; 1.014 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.062      ; 1.288      ;
; 1.015 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.283      ;
; 1.016 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.745      ; 2.015      ;
; 1.016 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.829      ; 2.099      ;
; 1.029 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.897      ; 2.180      ;
; 1.034 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.092      ; 1.338      ;
; 1.036 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.829      ; 2.119      ;
; 1.044 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.313      ;
; 1.047 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.470      ; 1.771      ;
; 1.050 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.807      ; 2.111      ;
; 1.050 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.589      ; 1.893      ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.964 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.592      ; 6.817      ;
; 1.064 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.590      ; 6.915      ;
; 1.089 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.535      ; 6.885      ;
; 1.280 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.591      ; 7.132      ;
; 1.456 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.593      ; 7.310      ;
; 1.591 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.673      ; 7.525      ;
; 1.633 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.590      ; 7.484      ;
; 1.649 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.674      ; 7.584      ;
; 1.687 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.674      ; 7.622      ;
; 1.762 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.676      ; 7.699      ;
; 1.767 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.673      ; 7.701      ;
; 1.073 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.561      ; 6.895      ;
; 2.129 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.593      ; 7.983      ;
; 6.137 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.707      ; 7.125      ;
; 6.193 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.705      ; 7.179      ;
; 6.254 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.674      ; 7.209      ;
; 6.268 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.673      ; 7.222      ;
; 6.287 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.650      ; 7.218      ;
; 6.326 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.674      ; 7.281      ;
; 6.347 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.676      ; 7.304      ;
; 6.354 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.673      ; 7.308      ;
; 6.358 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.676      ; 7.315      ;
; 6.481 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.706      ; 7.468      ;
; 6.515 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.705      ; 7.501      ;
; 6.601 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.708      ; 7.590      ;
; 7.205 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.708      ; 8.194      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.531 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.260     ; 1.513      ;
; 1.843 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.262     ; 1.823      ;
; 1.843 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.238     ; 1.847      ;
; 1.849 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.260     ; 1.831      ;
; 1.935 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.233     ; 1.944      ;
; 1.976 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.233     ; 1.985      ;
; 2.036 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.292     ; 1.553      ;
; 2.088 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 2.093      ;
; 2.100 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.233     ; 2.109      ;
; 2.189 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.278     ; 2.153      ;
; 2.247 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.626      ;
; 2.277 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.292     ; 1.794      ;
; 2.290 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.292     ; 1.807      ;
; 2.293 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.301     ; 1.801      ;
; 2.294 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.301     ; 1.802      ;
; 2.305 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.294     ; 1.820      ;
; 2.319 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.789      ;
; 2.321 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.301     ; 1.829      ;
; 2.329 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.292     ; 1.846      ;
; 2.332 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.294     ; 1.847      ;
; 2.333 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.301     ; 1.841      ;
; 2.335 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.294     ; 1.850      ;
; 2.346 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.339     ; 1.816      ;
; 2.349 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.292     ; 1.866      ;
; 2.349 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.301     ; 1.857      ;
; 2.359 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.292     ; 1.876      ;
; 2.359 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.294     ; 1.874      ;
; 2.360 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.294     ; 1.875      ;
; 2.361 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.879      ;
; 2.366 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.346     ; 1.829      ;
; 2.367 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.885      ;
; 2.369 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.830      ;
; 2.370 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.292     ; 1.887      ;
; 2.370 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.366     ; 1.813      ;
; 2.378 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.346     ; 1.841      ;
; 2.378 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.294     ; 1.893      ;
; 2.379 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.367     ; 1.821      ;
; 2.392 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.292     ; 1.909      ;
; 2.392 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.899      ;
; 2.437 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.812      ;
; 2.450 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.405     ; 1.854      ;
; 2.497 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.381     ; 1.925      ;
; 2.514 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.301     ; 2.022      ;
; 2.528 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.379     ; 1.958      ;
; 2.546 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.381     ; 1.974      ;
; 2.557 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.379     ; 1.987      ;
; 2.557 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.292     ; 2.074      ;
; 2.557 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.379     ; 1.987      ;
; 2.565 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.294     ; 2.080      ;
; 2.572 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 1.998      ;
; 2.580 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 2.006      ;
; 2.585 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.380     ; 2.014      ;
; 2.606 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.405     ; 2.010      ;
; 2.611 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.404     ; 2.016      ;
; 2.635 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 2.061      ;
; 2.646 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 2.153      ;
; 2.646 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.338     ; 2.117      ;
; 2.648 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 2.155      ;
; 2.676 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 2.137      ;
; 2.684 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 2.191      ;
; 2.704 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.404     ; 2.109      ;
; 2.716 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.338     ; 2.187      ;
; 2.720 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 2.146      ;
; 2.725 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.404     ; 2.130      ;
; 2.738 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.381     ; 2.166      ;
; 2.740 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.406     ; 2.143      ;
; 2.743 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.406     ; 2.146      ;
; 2.754 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 2.180      ;
; 2.759 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.381     ; 2.187      ;
; 2.760 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.405     ; 2.164      ;
; 2.768 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.404     ; 2.173      ;
; 2.770 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.432     ; 2.147      ;
; 2.773 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.403     ; 2.179      ;
; 2.775 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.407     ; 2.177      ;
; 2.795 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.403     ; 2.201      ;
; 2.798 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.381     ; 2.226      ;
; 2.823 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.403     ; 2.229      ;
; 2.836 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 2.343      ;
; 2.838 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.381     ; 2.266      ;
; 2.855 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 2.362      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 12.360 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.996     ; 4.174      ;
; 12.456 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.867     ; 4.399      ;
; 12.611 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.027     ; 4.394      ;
; 12.944 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.206     ; 4.548      ;
; 13.215 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.206     ; 4.819      ;
; 13.311 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.368     ; 4.753      ;
; 13.318 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.206     ; 4.922      ;
; 13.325 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.206     ; 4.929      ;
; 15.317 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.083     ; 7.044      ;
; 15.929 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.368     ; 7.371      ;
; 16.203 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.206     ; 7.807      ;
; 16.344 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.206     ; 7.948      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.493 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.247      ; 3.745      ;
; 0.493 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.247      ; 3.745      ;
; 0.493 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.247      ; 3.745      ;
; 0.493 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.247      ; 3.745      ;
; 0.493 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.247      ; 3.745      ;
; 0.493 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.247      ; 3.745      ;
; 0.493 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.247      ; 3.745      ;
; 0.493 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.247      ; 3.745      ;
; 0.493 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.247      ; 3.745      ;
; 0.500 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.748      ;
; 0.500 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.748      ;
; 0.500 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.748      ;
; 0.500 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.748      ;
; 0.500 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.748      ;
; 0.500 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.748      ;
; 0.538 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.294      ; 3.747      ;
; 0.538 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.294      ; 3.747      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.300      ; 3.748      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.300      ; 3.748      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.301      ; 3.747      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.301      ; 3.747      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.748      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.319      ; 3.747      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.319      ; 3.747      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.319      ; 3.747      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.319      ; 3.747      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.319      ; 3.747      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.319      ; 3.747      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.319      ; 3.747      ;
; 0.565 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.322      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.336      ; 3.748      ;
; 0.597 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.380      ; 3.774      ;
; 0.602 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.359      ; 3.748      ;
; 0.602 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.359      ; 3.748      ;
; 0.602 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.359      ; 3.748      ;
; 0.604 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.360      ; 3.747      ;
; 0.604 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.360      ; 3.747      ;
; 0.604 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.360      ; 3.747      ;
; 0.604 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.360      ; 3.747      ;
; 0.604 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.360      ; 3.747      ;
; 0.604 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.360      ; 3.747      ;
; 0.604 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.360      ; 3.747      ;
; 0.604 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.360      ; 3.747      ;
; 0.604 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.360      ; 3.747      ;
; 0.633 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.387      ; 3.745      ;
; 0.633 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.387      ; 3.745      ;
; 0.641 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.395      ; 3.745      ;
; 0.641 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.395      ; 3.745      ;
; 0.641 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.395      ; 3.745      ;
; 0.641 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.395      ; 3.745      ;
; 0.643 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.424      ; 3.772      ;
; 0.643 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.424      ; 3.772      ;
; 0.643 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.424      ; 3.772      ;
; 0.643 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.424      ; 3.772      ;
; 0.643 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.424      ; 3.772      ;
; 0.643 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.424      ; 3.772      ;
; 0.643 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.424      ; 3.772      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.680 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.434      ; 3.745      ;
; 0.690 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.471      ; 3.772      ;
; 0.690 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.471      ; 3.772      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                 ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.152 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.748      ;
; 96.155 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 3.747      ;
; 96.155 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 3.747      ;
; 96.155 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 3.747      ;
; 96.163 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 3.751      ;
; 96.163 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 3.751      ;
; 96.163 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 3.751      ;
; 96.163 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 3.751      ;
; 96.163 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 3.751      ;
; 96.163 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 3.751      ;
; 96.485 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.231      ; 3.747      ;
; 96.485 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.231      ; 3.747      ;
; 96.485 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.231      ; 3.747      ;
; 96.509 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.255      ; 3.747      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                     ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 1.976 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.469      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.074 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.474      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.468      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 3.470      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 3.470      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 3.470      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.008      ; 3.469      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.008      ; 3.469      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 3.470      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.008      ; 3.469      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.008      ; 3.469      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 3.470      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.008      ; 3.469      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.008      ; 3.469      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.008      ; 3.469      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 3.470      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 3.470      ;
; 2.219 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 3.470      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.000      ; 3.471      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.000      ; 3.471      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.000      ; 3.471      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.000      ; 3.471      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.000      ; 3.471      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.000      ; 3.471      ;
; 2.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.000      ; 3.471      ;
; 2.265 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 3.472      ;
; 2.265 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 3.472      ;
; 2.266 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.471      ;
; 2.266 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.471      ;
; 2.266 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.471      ;
; 2.266 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.471      ;
; 2.266 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.471      ;
; 2.266 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.471      ;
; 2.273 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.957      ; 3.472      ;
; 2.273 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.957      ; 3.472      ;
; 2.273 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.957      ; 3.472      ;
; 2.273 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.957      ; 3.472      ;
; 2.273 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.957      ; 3.472      ;
; 2.273 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.957      ; 3.472      ;
; 2.273 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.957      ; 3.472      ;
; 2.273 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.957      ; 3.472      ;
; 2.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.931      ; 3.462      ;
; 2.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.931      ; 3.462      ;
; 2.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.931      ; 3.462      ;
; 2.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.931      ; 3.462      ;
; 2.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.931      ; 3.462      ;
; 2.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.931      ; 3.462      ;
; 2.295 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 3.472      ;
; 2.295 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 3.472      ;
; 2.295 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 3.472      ;
; 2.295 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 3.472      ;
; 2.295 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 3.472      ;
; 2.297 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.932      ; 3.471      ;
; 2.297 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.932      ; 3.471      ;
; 2.297 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.932      ; 3.471      ;
; 2.297 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.932      ; 3.471      ;
; 2.297 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.932      ; 3.471      ;
; 2.297 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.932      ; 3.471      ;
; 2.297 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.932      ; 3.471      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.918      ; 3.471      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.918      ; 3.471      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.918      ; 3.471      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.918      ; 3.471      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.918      ; 3.471      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.918      ; 3.471      ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.778 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.480      ; 3.470      ;
; 2.808 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.455      ; 3.475      ;
; 2.808 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.455      ; 3.475      ;
; 2.808 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.455      ; 3.475      ;
; 3.190 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.475      ;
; 3.190 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.475      ;
; 3.190 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.475      ;
; 3.190 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.475      ;
; 3.190 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.475      ;
; 3.190 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.475      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.200 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 3.470      ;
; 3.203 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.475      ;
; 3.203 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.475      ;
; 3.203 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.475      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 37
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.324
Worst Case Available Settling Time: 15.562 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 43.43 MHz  ; 43.43 MHz       ; spi_sck                                                     ;                                                   ;
; 99.87 MHz  ; 99.87 MHz       ; ad9866_clk                                                  ;                                                   ;
; 112.25 MHz ; 112.25 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 124.32 MHz ; 124.32 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 144.24 MHz ; 144.24 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 188.18 MHz ; 188.18 MHz      ; clk_10mhz                                                   ;                                                   ;
; 223.86 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 302.85 MHz ; 200.0 MHz       ; spi_slave:spi_slave_rx_inst|done                            ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.563     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.577     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.978     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.249     ; 0.000         ;
; ad9866_clk                                                  ; 2.706     ; 0.000         ;
; virt_ad9866_txclk                                           ; 6.236     ; 0.000         ;
; clk_10mhz                                                   ; 94.686    ; 0.000         ;
; spi_ce0                                                     ; 2495.533  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.712  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.400 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403  ; 0.000         ;
; clk_10mhz                                                   ; 0.403  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.404  ; 0.000         ;
; ad9866_clk                                                  ; 0.415  ; 0.000         ;
; spi_sck                                                     ; 0.418  ; 0.000         ;
; spi_ce0                                                     ; 0.425  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.899  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.515  ; 0.000         ;
; virt_ad9866_txclk                                           ; 11.607 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 0.906  ; 0.000            ;
; clk_10mhz ; 96.478 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 1.757 ; 0.000            ;
; clk_10mhz ; 2.461 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.304     ; 0.000         ;
; ad9866_clk                                                  ; 5.775     ; 0.000         ;
; spi_sck                                                     ; 31.440    ; 0.000         ;
; clk_10mhz                                                   ; 49.428    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.364  ; 0.000         ;
; spi_ce1                                                     ; 1249.373  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.383  ; 0.000         ;
; spi_ce0                                                     ; 1249.389  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.436  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.935 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.563 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.535      ;
; 0.573 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 4.000        ; -0.564     ; 2.855      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.576 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.561      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.598 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.521      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.623 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.096      ; 5.475      ;
; 0.627 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.061      ; 4.436      ;
; 0.627 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.061      ; 4.436      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.631 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1                          ; spi_sck     ; 2.000        ; 3.011      ; 4.382      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.634 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.135      ; 5.503      ;
; 0.659 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.460      ;
; 0.659 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.460      ;
; 0.659 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.460      ;
; 0.659 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.460      ;
; 0.659 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.460      ;
; 0.659 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.460      ;
; 0.659 ; spi_ce[1]                                                                                               ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1                          ; spi_sck     ; 3.000        ; 3.117      ; 5.460      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.577 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.816     ; 2.366      ;
; 0.597 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 2.449      ;
; 0.620 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.793     ; 2.346      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.816     ; 2.319      ;
; 0.639 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 2.407      ;
; 0.648 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.793     ; 2.318      ;
; 0.649 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.793     ; 2.317      ;
; 0.651 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.816     ; 2.292      ;
; 0.654 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.816     ; 2.289      ;
; 0.657 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.846     ; 2.256      ;
; 0.657 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.821     ; 2.281      ;
; 0.660 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.820     ; 2.279      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.794     ; 2.299      ;
; 0.671 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.819     ; 2.269      ;
; 0.672 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.821     ; 2.266      ;
; 0.680 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.793     ; 2.286      ;
; 0.681 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.756     ; 2.322      ;
; 0.686 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.794     ; 2.279      ;
; 0.697 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.820     ; 2.242      ;
; 0.706 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.820     ; 2.233      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 2.309      ;
; 0.764 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.756     ; 2.239      ;
; 0.778 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 2.268      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 2.239      ;
; 0.847 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.761     ; 2.151      ;
; 0.870 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.794     ; 2.095      ;
; 0.884 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 2.162      ;
; 0.900 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.816     ; 2.043      ;
; 0.908 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.814     ; 2.037      ;
; 0.917 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.790     ; 2.052      ;
; 0.920 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.794     ; 2.045      ;
; 0.930 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.790     ; 2.039      ;
; 0.931 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.794     ; 2.034      ;
; 0.939 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.790     ; 2.030      ;
; 0.941 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.790     ; 2.028      ;
; 0.943 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 2.115      ;
; 0.951 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.788     ; 2.020      ;
; 0.953 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.793     ; 2.013      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.814     ; 1.950      ;
; 1.001 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.715     ; 2.043      ;
; 1.001 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.847     ; 1.911      ;
; 1.046 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.648     ; 2.298      ;
; 1.048 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 1.998      ;
; 1.051 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 2.007      ;
; 1.056 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.760     ; 1.943      ;
; 1.067 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.783     ; 1.909      ;
; 1.084 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.761     ; 1.914      ;
; 1.084 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.973      ;
; 1.086 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 1.972      ;
; 1.086 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.754     ; 1.919      ;
; 1.089 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.715     ; 1.955      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.785     ; 1.884      ;
; 1.092 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.965      ;
; 1.092 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.965      ;
; 1.092 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.698     ; 1.969      ;
; 1.095 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.760     ; 1.904      ;
; 1.098 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 1.960      ;
; 1.101 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.698     ; 1.960      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 1.953      ;
; 1.110 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.607     ; 2.275      ;
; 1.115 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.715     ; 1.929      ;
; 1.118 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.715     ; 1.926      ;
; 1.124 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.933      ;
; 1.126 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 1.932      ;
; 1.130 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.927      ;
; 1.133 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.754     ; 1.872      ;
; 1.148 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.715     ; 1.896      ;
; 1.150 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.715     ; 1.894      ;
; 1.165 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.892      ;
; 1.178 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 1.880      ;
; 1.181 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 1.882      ;
; 1.234 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.154      ;
; 1.249 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.843     ; 1.667      ;
; 1.320 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.068      ;
; 1.362 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 2.026      ;
; 1.400 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.608     ; 1.984      ;
; 1.416 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.634     ; 1.942      ;
; 1.423 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.635     ; 1.934      ;
; 1.447 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 1.616      ;
; 1.759 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.631     ; 1.602      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.978 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.826      ; 8.334      ;
; 1.532 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.827      ; 7.611      ;
; 1.768 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.824      ; 7.370      ;
; 1.866 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.801      ; 7.255      ;
; 1.873 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.825      ; 7.438      ;
; 1.918 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.779      ; 7.189      ;
; 2.015 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.799      ; 7.269      ;
; 2.089 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.825      ; 7.057      ;
; 2.151 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.824      ; 7.158      ;
; 2.158 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.800      ; 7.127      ;
; 2.187 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.800      ; 7.099      ;
; 2.286 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.799      ; 7.007      ;
; 1.943 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.801      ; 7.344      ;
; 6.316 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.801      ; 7.805      ;
; 6.421 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.928      ; 7.993      ;
; 6.438 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.801      ; 7.849      ;
; 6.465 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.799      ; 7.819      ;
; 6.487 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.800      ; 7.799      ;
; 6.569 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.800      ; 7.716      ;
; 6.586 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.799      ; 7.707      ;
; 6.897 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.926      ; 7.343      ;
; 6.903 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.929      ; 7.342      ;
; 7.549 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.927      ; 6.864      ;
; 7.625 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.881      ; 6.584      ;
; 7.751 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.927      ; 6.497      ;
; 7.801 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.926      ; 6.610      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.249 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.126      ; 2.869      ;
; 1.571 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.128      ; 2.549      ;
; 1.578 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 2.136      ;
; 1.614 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 2.100      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.128      ; 2.493      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.128      ; 2.493      ;
; 1.688 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.128      ; 2.432      ;
; 1.706 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 2.012      ;
; 1.715 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 1.999      ;
; 1.736 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.128      ; 2.384      ;
; 1.795 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.058      ; 2.022      ;
; 1.807 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.128      ; 2.313      ;
; 1.811 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.030      ; 2.211      ;
; 1.872 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.085      ; 1.972      ;
; 1.873 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.264      ; 2.383      ;
; 1.890 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.045      ; 1.914      ;
; 1.927 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.791      ;
; 1.928 ; spi_slave:spi_slave_rx_inst|rdata[15] ; tx_iq[15]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.126      ; 2.190      ;
; 1.950 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.019      ; 2.061      ;
; 1.953 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.019      ; 2.058      ;
; 1.977 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.018      ; 2.033      ;
; 1.984 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 1.668      ;
; 1.999 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 1.653      ;
; 2.009 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.030      ; 2.013      ;
; 2.033 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 1.681      ;
; 2.064 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.654      ;
; 2.073 ; spi_slave:spi_slave_rx_inst|rdata[27] ; tx_iq[27]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.220      ; 2.139      ;
; 2.074 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.041     ; 1.644      ;
; 2.097 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.045      ; 1.707      ;
; 2.113 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.045      ; 1.691      ;
; 2.122 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.054      ; 1.691      ;
; 2.123 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.085      ; 1.721      ;
; 2.130 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.054      ; 1.683      ;
; 2.138 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.058      ; 1.679      ;
; 2.143 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.050      ; 1.666      ;
; 2.143 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.045      ; 1.661      ;
; 2.148 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.050      ; 1.661      ;
; 2.148 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.080      ; 1.691      ;
; 2.164 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.045      ; 1.640      ;
; 2.169 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.080      ; 1.670      ;
; 2.170 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.080      ; 1.669      ;
; 2.178 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.223      ; 2.037      ;
; 2.179 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.050      ; 1.630      ;
; 2.182 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.058      ; 1.635      ;
; 2.183 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.045      ; 1.621      ;
; 2.185 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.058      ; 1.632      ;
; 2.186 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.080      ; 1.653      ;
; 2.186 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.080      ; 1.653      ;
; 2.197 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.058      ; 1.620      ;
; 2.197 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.050      ; 1.612      ;
; 2.198 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.085      ; 1.646      ;
; 2.200 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.085      ; 1.644      ;
; 2.201 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.085      ; 1.643      ;
; 2.203 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.080      ; 1.636      ;
; 2.204 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.085      ; 1.640      ;
; 2.206 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.080      ; 1.633      ;
; 2.210 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 2.050      ;
; 2.210 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.085      ; 1.634      ;
; 2.211 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.223      ; 2.004      ;
; 2.212 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.085      ; 1.632      ;
; 2.216 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.062      ; 1.838      ;
; 2.221 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.050      ; 1.588      ;
; 2.234 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.068      ; 1.826      ;
; 2.235 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 1.417      ;
; 2.239 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.080      ; 1.600      ;
; 2.246 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.068      ; 1.814      ;
; 2.263 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.068      ; 1.797      ;
; 2.280 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.019      ; 1.731      ;
; 2.282 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 1.370      ;
; 2.289 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 1.965      ;
; 2.300 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 1.352      ;
; 2.306 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 1.346      ;
; 2.307 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 1.345      ;
; 2.309 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 1.951      ;
; 2.311 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.233      ; 1.914      ;
; 2.314 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; tx_iq[1]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.215      ; 1.893      ;
; 2.320 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.264      ; 1.936      ;
; 2.321 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 1.331      ;
; 2.326 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 1.934      ;
; 2.327 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.233      ; 1.898      ;
; 2.337 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.220      ; 1.875      ;
; 2.342 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.222      ; 1.872      ;
; 2.349 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.223      ; 1.866      ;
; 2.352 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.103     ; 1.304      ;
; 2.352 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.068      ; 1.708      ;
; 2.355 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.103     ; 1.301      ;
; 2.371 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.103     ; 1.285      ;
; 2.394 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.233      ; 1.831      ;
; 2.396 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.223      ; 1.819      ;
; 2.405 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.054      ; 1.641      ;
; 2.409 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.068      ; 1.651      ;
; 2.412 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.054      ; 1.401      ;
; 2.417 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.062      ; 1.637      ;
; 2.427 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.054      ; 1.386      ;
; 2.439 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.223      ; 1.776      ;
; 2.450 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.054      ; 1.363      ;
; 2.459 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 1.801      ;
; 2.460 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.018      ; 1.550      ;
; 2.467 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.233      ; 1.758      ;
; 2.470 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 1.753      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                              ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.706 ; ad9866_adio[0]                                      ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.049      ; 3.365      ;
; 3.007 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 10.341     ;
; 3.118 ; ad9866_adio[1]                                      ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.049      ; 2.953      ;
; 3.174 ; ad9866_adio[4]                                      ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.049      ; 2.897      ;
; 3.275 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 9.995      ;
; 3.287 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 10.061     ;
; 3.316 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 10.032     ;
; 3.321 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 10.048     ;
; 3.328 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 10.020     ;
; 3.342 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 10.006     ;
; 3.444 ; ad9866_adio[9]                                      ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.135      ; 2.713      ;
; 3.452 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.896      ;
; 3.483 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.865      ;
; 3.491 ; ad9866_adio[6]                                      ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.049      ; 2.580      ;
; 3.508 ; ad9866_adio[7]                                      ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.135      ; 2.649      ;
; 3.588 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.781      ;
; 3.589 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 9.681      ;
; 3.592 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.756      ;
; 3.601 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.768      ;
; 3.608 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.740      ;
; 3.610 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 9.660      ;
; 3.630 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.739      ;
; 3.637 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.711      ;
; 3.656 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.713      ;
; 3.663 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.685      ;
; 3.699 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.649      ;
; 3.713 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.635      ;
; 3.720 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 9.550      ;
; 3.749 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.599      ;
; 3.751 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 9.519      ;
; 3.752 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.351      ; 9.641      ;
; 3.765 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.604      ;
; 3.766 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.603      ;
; 3.769 ; ad9866_adio[2]                                      ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.671      ; 2.924      ;
; 3.773 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.575      ;
; 3.782 ; ad9866_adio[11]                                     ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.135      ; 2.375      ;
; 3.791 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.557      ;
; 3.797 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.572      ;
; 3.804 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.544      ;
; 3.824 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.526      ;
; 3.848 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.503      ;
; 3.867 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.481      ;
; 3.868 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.501      ;
; 3.872 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.476      ;
; 3.874 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.495      ;
; 3.878 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.152      ; 9.316      ;
; 3.880 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.387      ; 9.549      ;
; 3.881 ; ad9866_adio[8]                                      ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.671      ; 2.812      ;
; 3.882 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.469      ;
; 3.885 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.463      ;
; 3.887 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.464      ;
; 3.897 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.472      ;
; 3.901 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.447      ;
; 3.902 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.351      ; 9.491      ;
; 3.914 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.387      ; 9.515      ;
; 3.919 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.387      ; 9.510      ;
; 3.923 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.446      ;
; 3.927 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.421      ;
; 3.935 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.416      ;
; 3.955 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.351      ; 9.438      ;
; 3.967 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.387      ; 9.462      ;
; 3.970 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.399      ;
; 3.975 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[49] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.351      ; 9.418      ;
; 3.978 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.372      ;
; 3.979 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.351      ; 9.414      ;
; 3.991 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.359      ;
; 4.007 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.362      ;
; 4.013 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.356      ;
; 4.020 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.328      ;
; 4.027 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.321      ;
; 4.029 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.319      ;
; 4.033 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.336      ;
; 4.037 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.311      ;
; 4.039 ; ad9866_adio[5]                                      ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.671      ; 2.654      ;
; 4.048 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.300      ;
; 4.054 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.297      ;
; 4.058 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.290      ;
; 4.063 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[48] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.351      ; 9.330      ;
; 4.064 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.305      ;
; 4.066 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.372      ; 9.348      ;
; 4.068 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.280      ;
; 4.070 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.228      ; 9.200      ;
; 4.073 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.351      ; 9.320      ;
; 4.079 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.290      ;
; 4.084 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.264      ;
; 4.086 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.387      ; 9.343      ;
; 4.100 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.269      ;
; 4.104 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.246      ;
; 4.105 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.327      ; 9.264      ;
; 4.112 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.236      ;
; 4.126 ; ad9866_adio[10]                                     ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.701      ; 2.597      ;
; 4.132 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.387      ; 9.297      ;
; 4.133 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.217      ;
; 4.144 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.309      ; 9.207      ;
; 4.158 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.190      ;
; 4.159 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 9.191      ;
; 4.165 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.306      ; 9.183      ;
; 4.166 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.387      ; 9.263      ;
; 4.171 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.387      ; 9.258      ;
; 4.176 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.387      ; 9.253      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                 ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 6.236 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.037     ; 7.307      ;
; 6.361 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.037     ; 7.182      ;
; 6.626 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.208     ; 6.746      ;
; 7.167 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.937     ; 6.476      ;
; 8.860 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.208     ; 4.512      ;
; 8.892 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.037     ; 4.651      ;
; 8.900 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.037     ; 4.643      ;
; 8.994 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.037     ; 4.549      ;
; 9.288 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.037     ; 4.255      ;
; 9.571 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.889     ; 4.120      ;
; 9.724 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.731     ; 4.125      ;
; 9.883 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.841     ; 3.856      ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                         ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.686 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.853      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.818 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.718      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 94.900 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.639      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.045 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.463     ; 4.494      ;
; 95.222 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.102     ; 4.678      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.365 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.563      ;
; 95.436 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.102     ; 4.464      ;
; 95.451 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 4.501      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.530 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.466     ; 4.006      ;
; 95.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.102     ; 4.319      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.533 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.006      ; 4.532      ;
; 2495.610 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.110      ; 4.559      ;
; 2495.669 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.186      ; 4.576      ;
; 2495.685 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.514      ; 4.888      ;
; 2495.768 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.030      ; 4.321      ;
; 2495.846 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.030      ; 4.243      ;
; 2495.885 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.426      ; 4.600      ;
; 2495.965 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.110     ; 3.947      ;
; 2495.987 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.075      ; 4.147      ;
; 2495.992 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.039     ; 3.991      ;
; 2496.009 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.121      ; 4.171      ;
; 2496.050 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.197      ; 4.206      ;
; 2496.079 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.126      ; 4.106      ;
; 2496.164 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.845      ;
; 2496.179 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.099      ; 3.979      ;
; 2496.211 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.134      ; 3.982      ;
; 2496.213 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.145      ; 3.991      ;
; 2496.224 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.405      ; 4.240      ;
; 2496.233 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.265      ; 4.091      ;
; 2496.257 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.099      ; 3.901      ;
; 2496.266 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 3.699      ;
; 2496.267 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.006      ; 3.798      ;
; 2496.289 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.134      ; 3.904      ;
; 2496.291 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.145      ; 3.913      ;
; 2496.306 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.266     ; 3.450      ;
; 2496.324 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.039     ; 3.659      ;
; 2496.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.423      ; 4.080      ;
; 2496.436 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.573      ; 4.196      ;
; 2496.441 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.535      ; 4.153      ;
; 2496.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.513      ;
; 2496.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.511      ; 4.041      ;
; 2496.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.341      ; 3.871      ;
; 2496.535 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.549      ; 4.073      ;
; 2496.545 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.464      ;
; 2496.573 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.346      ; 3.832      ;
; 2496.583 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.426      ;
; 2496.598 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 3.367      ;
; 2496.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.196      ; 3.629      ;
; 2496.640 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.271     ; 3.111      ;
; 2496.644 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.104     ; 3.274      ;
; 2496.646 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.341      ; 3.754      ;
; 2496.653 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.220     ; 3.149      ;
; 2496.660 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.507      ;
; 2496.673 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 3.410      ;
; 2496.688 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.321      ;
; 2496.711 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.110      ; 3.458      ;
; 2496.711 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.039     ; 3.272      ;
; 2496.717 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.259      ; 3.601      ;
; 2496.729 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.039     ; 3.254      ;
; 2496.730 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.039     ; 3.253      ;
; 2496.742 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 3.341      ;
; 2496.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.241      ; 3.526      ;
; 2496.779 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.075      ; 3.355      ;
; 2496.791 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.128      ; 3.396      ;
; 2496.807 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.075      ; 3.327      ;
; 2496.816 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.202      ; 3.445      ;
; 2496.822 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.202      ; 3.439      ;
; 2496.824 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 3.259      ;
; 2496.840 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.075      ; 3.294      ;
; 2496.843 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.121      ; 3.337      ;
; 2496.846 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.121      ; 3.334      ;
; 2496.852 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.132      ; 3.339      ;
; 2496.854 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.110      ; 3.315      ;
; 2496.869 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.241      ; 3.431      ;
; 2496.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.132      ;
; 2496.883 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.126      ;
; 2496.895 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.128      ; 3.292      ;
; 2496.896 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.196      ; 3.359      ;
; 2496.898 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.317      ; 3.478      ;
; 2496.901 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.108      ;
; 2496.902 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.107      ;
; 2496.915 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 3.094      ;
; 2496.930 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.132      ; 3.261      ;
; 2496.950 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.139      ; 3.248      ;
; 2496.979 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.317      ; 3.397      ;
; 2496.985 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 2.980      ;
; 2496.998 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.206     ; 2.818      ;
; 2497.003 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 2.962      ;
; 2497.003 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.346      ; 3.402      ;
; 2497.004 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 2.961      ;
; 2497.020 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 2.989      ;
; 2497.022 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.206     ; 2.794      ;
; 2497.028 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.490      ; 3.521      ;
; 2497.069 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.098      ;
; 2497.075 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.093      ; 3.077      ;
; 2497.078 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.535      ; 3.516      ;
; 2497.093 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.202      ; 3.168      ;
; 2497.096 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.006      ; 2.969      ;
; 2497.108 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.126      ; 3.077      ;
; 2497.115 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.573      ; 3.517      ;
; 2497.122 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.206     ; 2.694      ;
; 2497.126 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.261     ; 2.635      ;
; 2497.128 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.139      ; 3.070      ;
; 2497.130 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.128      ; 3.057      ;
; 2497.150 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.017      ;
; 2497.155 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.030      ; 2.934      ;
; 2497.160 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.259      ; 3.158      ;
; 2497.169 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.093      ; 2.983      ;
; 2497.170 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.202      ; 3.091      ;
; 2497.171 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.202      ; 3.090      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.712 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 4.237      ;
; 2599.712 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 4.237      ;
; 2599.712 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 4.237      ;
; 2599.712 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 4.237      ;
; 2599.712 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 4.237      ;
; 2599.712 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 4.237      ;
; 2599.712 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 4.237      ;
; 2599.712 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 4.237      ;
; 2599.712 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 4.237      ;
; 2600.296 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 3.652      ;
; 2600.296 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 3.652      ;
; 2600.296 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 3.652      ;
; 2600.296 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 3.652      ;
; 2600.296 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 3.652      ;
; 2600.296 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 3.652      ;
; 2600.296 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 3.652      ;
; 2600.296 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 3.652      ;
; 2600.296 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.220     ; 3.652      ;
; 2602.337 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 1.612      ;
; 2602.605 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 1.344      ;
; 2602.606 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.219     ; 1.343      ;
; 5202.520 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.744      ;
; 5202.520 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.744      ;
; 5202.520 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.744      ;
; 5202.520 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.744      ;
; 5202.545 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.719      ;
; 5202.545 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.719      ;
; 5202.545 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.719      ;
; 5202.545 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.719      ;
; 5202.545 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.719      ;
; 5202.545 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.719      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.114 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.150      ;
; 5203.114 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.150      ;
; 5203.114 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.150      ;
; 5203.114 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.150      ;
; 5203.121 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.143      ;
; 5203.128 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.136      ;
; 5203.128 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.136      ;
; 5203.128 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.136      ;
; 5203.128 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.136      ;
; 5203.128 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.136      ;
; 5203.128 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.136      ;
; 5203.132 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.130      ;
; 5203.139 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.125      ;
; 5203.139 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.125      ;
; 5203.139 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.125      ;
; 5203.139 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.125      ;
; 5203.139 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.125      ;
; 5203.139 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.125      ;
; 5203.143 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.121      ;
; 5203.156 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.106      ;
; 5203.208 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.054      ;
; 5203.237 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.027      ;
; 5203.237 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.027      ;
; 5203.242 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.022      ;
; 5203.242 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.022      ;
; 5203.242 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.022      ;
; 5203.242 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.022      ;
; 5203.259 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.005      ;
; 5203.259 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.005      ;
; 5203.267 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.997      ;
; 5203.267 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.997      ;
; 5203.267 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.997      ;
; 5203.267 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.997      ;
; 5203.267 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.997      ;
; 5203.267 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.997      ;
; 5203.286 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.978      ;
; 5203.286 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.978      ;
; 5203.286 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.978      ;
; 5203.286 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.978      ;
; 5203.311 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.311 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.953      ;
; 5203.345 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.919      ;
; 5203.345 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.919      ;
; 5203.345 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.919      ;
; 5203.345 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.919      ;
; 5203.345 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.919      ;
; 5203.353 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.911      ;
; 5203.353 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.911      ;
; 5203.353 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.911      ;
; 5203.353 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.911      ;
; 5203.363 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.901      ;
; 5203.363 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.901      ;
; 5203.363 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.901      ;
; 5203.363 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.901      ;
; 5203.367 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.897      ;
; 5203.370 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.894      ;
; 5203.370 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.894      ;
; 5203.370 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.894      ;
; 5203.370 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.894      ;
; 5203.370 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.894      ;
; 5203.370 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.894      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+-----------+------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33326.400 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.864      ;
; 33326.400 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.864      ;
; 33326.400 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.864      ;
; 33326.400 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.864      ;
; 33326.400 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.864      ;
; 33326.400 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.864      ;
; 33326.400 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.864      ;
; 33326.400 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.864      ;
; 33326.400 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.864      ;
; 33326.535 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.731      ;
; 33326.535 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.731      ;
; 33326.535 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.731      ;
; 33326.535 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.731      ;
; 33326.535 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.731      ;
; 33326.535 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.731      ;
; 33326.535 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.731      ;
; 33326.535 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.731      ;
; 33326.535 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.731      ;
; 33326.668 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.598      ;
; 33326.668 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.598      ;
; 33326.668 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.598      ;
; 33326.668 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.598      ;
; 33326.668 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.598      ;
; 33326.668 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.598      ;
; 33326.668 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.598      ;
; 33326.668 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.598      ;
; 33326.668 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.598      ;
; 33326.756 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.507      ;
; 33326.756 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.507      ;
; 33326.756 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.507      ;
; 33326.756 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.507      ;
; 33326.756 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.507      ;
; 33326.756 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.507      ;
; 33326.756 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.507      ;
; 33326.756 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.507      ;
; 33326.756 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.507      ;
; 33326.891 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.374      ;
; 33326.891 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.374      ;
; 33326.891 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.374      ;
; 33326.891 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.374      ;
; 33326.891 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.374      ;
; 33326.891 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.374      ;
; 33326.891 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.374      ;
; 33326.891 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.374      ;
; 33326.891 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.374      ;
; 33326.913 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.353      ;
; 33326.913 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.353      ;
; 33326.913 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.353      ;
; 33326.913 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.353      ;
; 33326.913 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.353      ;
; 33326.913 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.353      ;
; 33326.913 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.353      ;
; 33326.913 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.353      ;
; 33326.913 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.353      ;
; 33326.970 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.294      ;
; 33326.970 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.294      ;
; 33326.970 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.294      ;
; 33326.970 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.294      ;
; 33326.970 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.294      ;
; 33326.970 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.294      ;
; 33326.970 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.294      ;
; 33326.970 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.294      ;
; 33326.970 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.294      ;
; 33326.985 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.00000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.282      ;
; 33327.024 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.241      ;
; 33327.024 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.241      ;
; 33327.024 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.241      ;
; 33327.024 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.241      ;
; 33327.024 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.241      ;
; 33327.024 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.241      ;
; 33327.024 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.241      ;
; 33327.024 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.241      ;
; 33327.024 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.241      ;
; 33327.115 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.149      ;
; 33327.115 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.149      ;
; 33327.115 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.149      ;
; 33327.115 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.149      ;
; 33327.115 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.149      ;
; 33327.115 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.149      ;
; 33327.115 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.149      ;
; 33327.115 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.149      ;
; 33327.115 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.149      ;
; 33327.130 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.00000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.137      ;
; 33327.184 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[2]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.080      ;
; 33327.184 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[6]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.080      ;
; 33327.184 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[0]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.080      ;
; 33327.184 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[8]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.080      ;
; 33327.184 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[7]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.080      ;
; 33327.184 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[3]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.080      ;
; 33327.184 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[1]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.080      ;
; 33327.184 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[4]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.080      ;
; 33327.184 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[5]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.080      ;
; 33327.259 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.PREDOT ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.068     ; 6.008      ;
; 33327.269 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.996      ;
; 33327.269 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.996      ;
; 33327.269 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.996      ;
; 33327.269 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.996      ;
; 33327.269 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.996      ;
; 33327.269 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.996      ;
; 33327.269 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11]        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.996      ;
+-----------+------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.437 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.109      ;
; 0.658 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.330      ;
; 0.669 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.935      ;
; 0.671 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.343      ;
; 0.684 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.356      ;
; 0.692 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.362      ;
; 0.694 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.699 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.701 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.703 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.966      ;
; 0.707 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.711 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.711 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.712 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.712 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.713 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.719 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.391      ;
; 0.723 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.989      ;
; 0.727 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.990      ;
; 0.728 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.991      ;
; 0.729 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.401      ;
; 0.730 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.996      ;
; 0.733 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.999      ;
; 0.764 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.030      ;
; 0.777 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.043      ;
; 0.779 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.045      ;
; 0.922 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.188      ;
; 0.940 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.610      ;
; 0.947 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.617      ;
; 0.965 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.635      ;
; 0.969 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.639      ;
; 0.973 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.643      ;
; 0.974 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.644      ;
; 0.975 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.243      ;
; 0.975 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.243      ;
; 0.975 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.243      ;
; 0.979 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.247      ;
; 0.980 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.248      ;
; 0.980 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.248      ;
; 0.981 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.249      ;
; 0.983 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.249      ;
; 0.992 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.662      ;
; 0.996 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.666      ;
; 1.001 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.671      ;
; 1.013 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.016 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.017 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.017 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.018 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.283      ;
; 1.021 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.022 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.456 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.721      ;
; 0.607 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.873      ;
; 0.632 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.897      ;
; 0.661 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.926      ;
; 0.708 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.715 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.981      ;
; 0.716 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.981      ;
; 0.717 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.982      ;
; 0.718 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.983      ;
; 0.718 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.983      ;
; 0.719 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.984      ;
; 0.722 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.987      ;
; 0.723 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.988      ;
; 0.737 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.003      ;
; 0.748 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.013      ;
; 0.761 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.026      ;
; 0.795 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.061      ;
; 0.891 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.156      ;
; 0.915 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.181      ;
; 0.964 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.230      ;
; 0.978 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.243      ;
; 0.988 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.253      ;
; 1.028 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.293      ;
; 1.030 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.297      ;
; 1.033 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.301      ;
; 1.037 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.302      ;
; 1.038 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.303      ;
; 1.038 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.303      ;
; 1.039 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.040 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.306      ;
; 1.040 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.305      ;
; 1.041 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.306      ;
; 1.042 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.307      ;
; 1.042 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.307      ;
; 1.043 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.308      ;
; 1.045 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.310      ;
; 1.047 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.313      ;
; 1.050 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.316      ;
; 1.052 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.317      ;
; 1.053 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.318      ;
; 1.129 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.395      ;
; 1.130 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.394      ;
; 1.134 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.399      ;
; 1.137 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.402      ;
; 1.137 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.138 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.403      ;
; 1.138 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.404      ;
; 1.140 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.405      ;
; 1.145 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.410      ;
; 1.151 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.415      ;
; 1.152 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.416      ;
; 1.152 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.417      ;
; 1.153 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.419      ;
; 1.156 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.421      ;
; 1.157 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.423      ;
; 1.159 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.424      ;
; 1.160 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.425      ;
; 1.161 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.427      ;
; 1.162 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.428      ;
; 1.162 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.427      ;
; 1.163 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.428      ;
; 1.164 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.429      ;
; 1.166 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.430      ;
; 1.167 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.431      ;
; 1.169 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.435      ;
; 1.169 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.435      ;
; 1.172 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.438      ;
; 1.174 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.439      ;
; 1.175 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.440      ;
; 1.219 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.485      ;
; 1.222 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.488      ;
; 1.225 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.490      ;
; 1.251 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.517      ;
; 1.252 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.259 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.524      ;
; 1.260 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.525      ;
; 1.260 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.526      ;
; 1.261 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.525      ;
; 1.262 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.527      ;
; 1.269 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.535      ;
; 1.272 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.543      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.512 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.778      ;
; 0.515 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.781      ;
; 0.515 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.781      ;
; 0.516 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.782      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.956      ;
; 0.691 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.957      ;
; 0.692 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.957      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.958      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.958      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.962      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.709 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.986      ;
; 0.721 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.987      ;
; 0.721 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.986      ;
; 0.730 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.996      ;
; 0.744 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.010      ;
; 0.745 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.011      ;
; 0.846 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.111      ;
; 0.859 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.125      ;
; 0.892 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.157      ;
; 0.896 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.162      ;
; 0.936 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.451      ; 1.582      ;
; 0.949 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.215      ;
; 0.998 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.264      ;
; 1.002 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.075      ; 1.272      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.009 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
; 1.011 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.277      ;
; 1.012 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.278      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.404 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.669      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                              ; rx1_freq[26]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.514      ; 1.192      ;
; 0.472 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                              ; tx_iq[28]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.514      ; 1.211      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                              ; tx_iq[29]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.514      ; 1.219      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                               ; tx_iq[3]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.516      ; 1.222      ;
; 0.486 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.751      ;
; 0.489 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.754      ;
; 0.489 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.754      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.755      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                              ; tx_iq[18]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.555      ; 1.284      ;
; 0.527 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.100      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                              ; tx_iq[20]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.555      ; 1.318      ;
; 0.538 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.111      ;
; 0.548 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.121      ;
; 0.551 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 1.138      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                              ; tx_iq[25]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.555      ; 1.333      ;
; 0.557 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                              ; tx_iq[21]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.555      ; 1.337      ;
; 0.559 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.132      ;
; 0.565 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.365      ; 1.160      ;
; 0.570 ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                              ; tx_iq[24]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.556      ; 1.351      ;
; 0.570 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 1.157      ;
; 0.574 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.147      ;
; 0.575 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.153      ;
; 0.579 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.152      ;
; 0.582 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.847      ;
; 0.587 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 1.163      ;
; 0.592 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.170      ;
; 0.597 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.862      ;
; 0.600 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.362      ; 1.192      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                              ; tx_iq[13]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 1.198      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                               ; tx_iq[4]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.517      ; 1.352      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                              ; rx1_freq[10]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 1.198      ;
; 0.611 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.876      ;
; 0.612 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.365      ; 1.207      ;
; 0.614 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.362      ; 1.206      ;
; 0.617 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                               ; rx1_freq[8]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 1.205      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                              ; tx_iq[12]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 1.210      ;
; 0.623 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.887      ;
; 0.623 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.887      ;
; 0.634 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.899      ;
; 0.651 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                               ; tx_iq[8]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.223      ;
; 0.654 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                              ; rx1_freq[11]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 1.242      ;
; 0.661 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.925      ;
; 0.662 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.926      ;
; 0.662 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                              ; tx_iq[19]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.553      ; 1.440      ;
; 0.662 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[10]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.927      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                              ; rx1_freq[19]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.553      ; 1.442      ;
; 0.672 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.936      ;
; 0.685 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                              ; rx1_freq[21]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.547      ; 1.457      ;
; 0.688 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                              ; rx1_freq[18]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.553      ; 1.466      ;
; 0.692 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                               ; tx_iq[5]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.512      ; 1.429      ;
; 0.695 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.960      ;
; 0.698 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                              ; tx_iq[31]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.506      ; 1.429      ;
; 0.699 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                              ; tx_iq[30]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.506      ; 1.430      ;
; 0.707 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                              ; tx_gain[1]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.518      ; 1.450      ;
; 0.716 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                               ; tx_iq[2]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.501      ; 1.442      ;
; 0.720 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.985      ;
; 0.720 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                               ; rx1_freq[5]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.510      ; 1.455      ;
; 0.726 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                               ; tx_iq[0]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.501      ; 1.452      ;
; 0.730 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.995      ;
; 0.730 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 0.995      ;
; 0.731 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                              ; rx_gain[5]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.315      ; 1.271      ;
; 0.745 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 1.009      ;
; 0.747 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 1.012      ;
; 0.750 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 1.014      ;
; 0.751 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 1.016      ;
; 0.754 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 1.018      ;
; 0.764 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 1.028      ;
; 0.771 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                              ; rx1_freq[28]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.521      ; 1.517      ;
; 0.772 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 1.037      ;
; 0.781 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                              ; rx1_freq[23]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.553      ; 1.559      ;
; 0.785 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                              ; rx1_freq[30]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.520      ; 1.530      ;
; 0.788 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 1.052      ;
; 0.799 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 1.063      ;
; 0.805 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                              ; tx_iq[11]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 1.393      ;
; 0.810 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 1.386      ;
; 0.813 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                               ; rx1_freq[6]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.356      ; 1.394      ;
; 0.815 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                              ; tx_iq[10]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 1.403      ;
; 0.815 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                              ; tx_gain[0]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.518      ; 1.558      ;
; 0.818 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 1.405      ;
; 0.829 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                               ; rx1_freq[2]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.510      ; 1.564      ;
; 0.833 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.365      ; 1.428      ;
; 0.833 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                              ; rx1_freq[27]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.521      ; 1.579      ;
; 0.835 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                               ; tx_iq[7]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.362      ; 1.422      ;
; 0.835 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 1.411      ;
; 0.835 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.362      ; 1.427      ;
; 0.842 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.420      ;
; 0.849 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                               ; tx_iq[6]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.421      ;
; 0.850 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 1.437      ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.415 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.739      ;
; 0.419 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.412      ; 1.061      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.433 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.412      ; 1.075      ;
; 0.438 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.684      ;
; 0.441 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.412      ; 1.083      ;
; 0.449 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[7]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.773      ;
; 0.456 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.390      ; 1.076      ;
; 0.464 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[1]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.773      ;
; 0.470 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.779      ;
; 0.471 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.717      ;
; 0.472 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|sub_parity7a[0]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|parity6                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.716      ;
; 0.475 ; transmitter:transmitter_inst|CicInterpM5:in2|q5[50]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|s1[50]                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.521      ; 1.191      ;
; 0.486 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][14]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][14]                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.207      ; 0.888      ;
; 0.489 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[5]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[4]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[7]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[7]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[12]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[12]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[0]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[4]                                              ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_brp|dffe3a[4]                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[11]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[11]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[10]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[10]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[5]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[5]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[5]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[9]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[9]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[12]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[12]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[11]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[11]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[6]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[6]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[7]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[9]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[9]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[7]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[6]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[6]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][0]                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[4]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[2]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[2]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.736      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[7]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[6]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[6]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[6]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[6]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[8]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[3]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[11]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[11]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[12]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[12]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[9]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[9]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[9]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[9]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[5]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[5]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[5]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[5]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[3]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[3]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][1]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[7]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[12]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[12]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][1]                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.740      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[11]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[0]   ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.418 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.130      ; 0.743      ;
; 0.419 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.130      ; 0.744      ;
; 0.420 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.130      ; 0.745      ;
; 0.440 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.739      ;
; 0.442 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.744      ;
; 0.442 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.744      ;
; 0.443 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.745      ;
; 0.443 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.745      ;
; 0.443 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.745      ;
; 0.444 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.746      ;
; 0.445 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.744      ;
; 0.446 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.745      ;
; 0.447 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.746      ;
; 0.467 ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.760      ;
; 0.469 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.081      ; 0.745      ;
; 0.469 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.081      ; 0.745      ;
; 0.471 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.081      ; 0.747      ;
; 0.486 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.523      ; 1.204      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.737      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.737      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.744      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.745      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.745      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.739      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.746      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.744      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.744      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.740      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.745      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.745      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.747      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.743      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.743      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.747      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.747      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.747      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.747      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.748      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.748      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.512 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.760      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.761      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.761      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.761      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.518 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.762      ;
; 0.569 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.140      ; 0.904      ;
; 0.572 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.875      ;
; 0.575 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.131      ; 0.901      ;
; 0.591 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.894      ;
; 0.595 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.893      ;
; 0.598 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.896      ;
; 0.606 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.904      ;
; 0.607 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.981      ;
; 0.607 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.981      ;
; 0.607 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.981      ;
; 0.607 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.981      ;
; 0.607 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.981      ;
; 0.607 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.981      ;
; 0.607 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.981      ;
; 0.607 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.981      ;
; 0.607 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.981      ;
; 0.608 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.095      ; 0.898      ;
; 0.611 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.903      ;
; 0.613 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.915      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.669      ;
; 0.443 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.739      ;
; 0.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.746      ;
; 0.488 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.784      ;
; 0.530 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.744      ;
; 0.531 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.745      ;
; 0.576 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.872      ;
; 0.584 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.777      ; 1.591      ;
; 0.589 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.794      ; 1.613      ;
; 0.590 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.777      ; 1.597      ;
; 0.604 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.737      ; 1.571      ;
; 0.611 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.800      ; 1.641      ;
; 0.617 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.072     ; 0.740      ;
; 0.619 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.754      ; 1.603      ;
; 0.623 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.794      ; 1.647      ;
; 0.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.737      ; 1.591      ;
; 0.634 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.091      ; 0.920      ;
; 0.639 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.935      ;
; 0.640 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.072     ; 0.763      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.884      ;
; 0.642 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.754      ; 1.626      ;
; 0.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.098      ; 0.943      ;
; 0.651 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.947      ;
; 0.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.910      ;
; 0.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.909      ;
; 0.668 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.882      ;
; 0.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.927      ;
; 0.695 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.909      ;
; 0.696 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.733      ; 1.659      ;
; 0.696 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.716      ; 1.642      ;
; 0.697 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.911      ;
; 0.702 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.015      ; 0.912      ;
; 0.706 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 1.002      ;
; 0.707 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.921      ;
; 0.715 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.716      ; 1.661      ;
; 0.715 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.957      ;
; 0.721 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.422      ; 1.373      ;
; 0.723 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.964      ;
; 0.725 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.939      ;
; 0.726 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.666      ; 1.622      ;
; 0.730 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.944      ;
; 0.732 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.422      ; 1.384      ;
; 0.739 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.649      ; 1.618      ;
; 0.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.963      ;
; 0.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.993      ;
; 0.750 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.994      ;
; 0.758 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.072     ; 0.881      ;
; 0.759 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 1.000      ;
; 0.760 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.004      ;
; 0.760 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 1.001      ;
; 0.768 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.982      ;
; 0.780 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.650      ; 1.660      ;
; 0.796 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.627      ; 1.653      ;
; 0.799 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.042      ;
; 0.800 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.627      ; 1.657      ;
; 0.804 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.672      ; 1.706      ;
; 0.805 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.666      ; 1.701      ;
; 0.806 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.072     ; 0.929      ;
; 0.811 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.644      ; 1.685      ;
; 0.814 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.777      ; 1.821      ;
; 0.820 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.672      ; 1.722      ;
; 0.827 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.072     ; 0.950      ;
; 0.835 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.644      ; 1.709      ;
; 0.840 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.737      ; 1.807      ;
; 0.851 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.552      ; 1.633      ;
; 0.868 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.552      ; 1.650      ;
; 0.873 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.072     ; 0.996      ;
; 0.880 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.649      ; 1.759      ;
; 0.884 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.650      ; 1.764      ;
; 0.885 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.098      ; 1.178      ;
; 0.886 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.552      ; 1.668      ;
; 0.895 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.739      ; 1.864      ;
; 0.902 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.800      ; 1.932      ;
; 0.902 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.760      ; 1.892      ;
; 0.902 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.153      ;
; 0.907 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 1.203      ;
; 0.910 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.154      ;
; 0.916 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.760      ; 1.906      ;
; 0.916 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.280      ; 1.391      ;
; 0.922 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.165      ;
; 0.923 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.280      ; 1.398      ;
; 0.927 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.079      ; 1.201      ;
; 0.930 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.666      ; 1.826      ;
; 0.938 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.434      ; 1.602      ;
; 0.948 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.739      ; 1.917      ;
; 0.952 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.535      ; 1.717      ;
; 0.955 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.800      ; 1.985      ;
; 0.955 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.760      ; 1.945      ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.921 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.016      ; 6.177      ;
; 1.004 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.014      ; 6.258      ;
; 1.024 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.968      ; 6.232      ;
; 1.205 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.015      ; 6.460      ;
; 1.369 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.017      ; 6.626      ;
; 1.683 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.014      ; 6.937      ;
; 1.781 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.090      ; 7.111      ;
; 1.831 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.091      ; 7.162      ;
; 1.858 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.091      ; 7.189      ;
; 1.906 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.093      ; 7.239      ;
; 1.908 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.090      ; 7.238      ;
; 1.964 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.017      ; 7.221      ;
; 1.001 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.991      ; 6.232      ;
; 6.104 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.091      ; 6.455      ;
; 6.124 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.090      ; 6.474      ;
; 6.174 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.091      ; 6.525      ;
; 6.189 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.093      ; 6.542      ;
; 6.191 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.090      ; 6.541      ;
; 6.208 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.093      ; 6.561      ;
; 6.329 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.118      ; 6.707      ;
; 6.403 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.116      ; 6.779      ;
; 6.477 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.070      ; 6.807      ;
; 6.561 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.116      ; 6.937      ;
; 6.647 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.119      ; 7.026      ;
; 6.664 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.117      ; 7.041      ;
; 7.167 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.119      ; 7.546      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.515 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.392     ; 1.348      ;
; 1.794 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.370     ; 1.649      ;
; 1.802 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.395     ; 1.632      ;
; 1.808 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.394     ; 1.639      ;
; 1.878 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.366     ; 1.737      ;
; 1.917 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.366     ; 1.776      ;
; 1.989 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.425     ; 1.393      ;
; 2.015 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.369     ; 1.871      ;
; 2.037 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.366     ; 1.896      ;
; 2.108 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.409     ; 1.924      ;
; 2.204 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.565     ; 1.468      ;
; 2.210 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.425     ; 1.614      ;
; 2.228 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.627      ;
; 2.238 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.625      ;
; 2.239 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.626      ;
; 2.240 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.431     ; 1.638      ;
; 2.255 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.642      ;
; 2.262 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.431     ; 1.660      ;
; 2.266 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.480     ; 1.615      ;
; 2.266 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.665      ;
; 2.268 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.431     ; 1.666      ;
; 2.270 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.657      ;
; 2.281 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.480     ; 1.630      ;
; 2.282 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.669      ;
; 2.283 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.682      ;
; 2.283 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.426     ; 1.686      ;
; 2.287 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.686      ;
; 2.287 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.426     ; 1.690      ;
; 2.290 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.431     ; 1.688      ;
; 2.291 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.431     ; 1.689      ;
; 2.301 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.700      ;
; 2.303 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.431     ; 1.701      ;
; 2.305 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.487     ; 1.647      ;
; 2.307 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.486     ; 1.650      ;
; 2.314 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.486     ; 1.657      ;
; 2.314 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.509     ; 1.634      ;
; 2.318 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.441     ; 1.706      ;
; 2.319 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.508     ; 1.640      ;
; 2.320 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.719      ;
; 2.374 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.538     ; 1.665      ;
; 2.377 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.570     ; 1.636      ;
; 2.418 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.514     ; 1.733      ;
; 2.438 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.825      ;
; 2.453 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.515     ; 1.767      ;
; 2.468 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.519     ; 1.778      ;
; 2.470 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.869      ;
; 2.471 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.431     ; 1.869      ;
; 2.477 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.515     ; 1.791      ;
; 2.478 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.515     ; 1.792      ;
; 2.489 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.520     ; 1.798      ;
; 2.498 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.520     ; 1.807      ;
; 2.499 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.515     ; 1.813      ;
; 2.519 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.538     ; 1.810      ;
; 2.527 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.539     ; 1.817      ;
; 2.538 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.520     ; 1.847      ;
; 2.550 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.441     ; 1.938      ;
; 2.552 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.441     ; 1.940      ;
; 2.559 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.481     ; 1.907      ;
; 2.583 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.487     ; 1.925      ;
; 2.585 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.441     ; 1.973      ;
; 2.615 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.900      ;
; 2.616 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.481     ; 1.964      ;
; 2.624 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.520     ; 1.933      ;
; 2.632 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.917      ;
; 2.639 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.519     ; 1.949      ;
; 2.644 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.545     ; 1.928      ;
; 2.646 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.545     ; 1.930      ;
; 2.650 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.520     ; 1.959      ;
; 2.656 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.519     ; 1.966      ;
; 2.660 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.539     ; 1.950      ;
; 2.662 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.948      ;
; 2.665 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.539     ; 1.955      ;
; 2.671 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.569     ; 1.931      ;
; 2.673 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.958      ;
; 2.690 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.519     ; 2.000      ;
; 2.690 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.539     ; 1.980      ;
; 2.717 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.519     ; 2.027      ;
; 2.717 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.539     ; 2.007      ;
; 2.725 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.441     ; 2.113      ;
; 2.737 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.441     ; 2.125      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.607 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.736     ; 3.681      ;
; 11.701 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.631     ; 3.880      ;
; 11.849 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.782     ; 3.877      ;
; 12.128 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.925     ; 4.013      ;
; 12.376 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.925     ; 4.261      ;
; 12.471 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.925     ; 4.356      ;
; 12.475 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.088     ; 4.197      ;
; 12.477 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.925     ; 4.362      ;
; 14.190 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.828     ; 6.172      ;
; 14.768 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.088     ; 6.490      ;
; 15.030 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.925     ; 6.915      ;
; 15.142 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.925     ; 7.027      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.348      ; 3.434      ;
; 0.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.348      ; 3.434      ;
; 0.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.348      ; 3.434      ;
; 0.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.348      ; 3.434      ;
; 0.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.348      ; 3.434      ;
; 0.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.348      ; 3.434      ;
; 0.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.348      ; 3.434      ;
; 0.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.348      ; 3.434      ;
; 0.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.348      ; 3.434      ;
; 0.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.431      ;
; 0.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.431      ;
; 0.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.431      ;
; 0.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.431      ;
; 0.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.364      ; 3.436      ;
; 0.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.364      ; 3.436      ;
; 0.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.364      ; 3.436      ;
; 0.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.364      ; 3.436      ;
; 0.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.364      ; 3.436      ;
; 0.920 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.364      ; 3.436      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.393      ; 3.431      ;
; 0.955 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.437      ;
; 0.955 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.437      ;
; 0.959 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.403      ; 3.436      ;
; 0.959 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.403      ; 3.436      ;
; 0.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.426      ; 3.456      ;
; 0.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.426      ; 3.456      ;
; 0.963 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.433      ;
; 0.963 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.433      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.411      ; 3.437      ;
; 0.974 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.419      ; 3.437      ;
; 0.974 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.419      ; 3.437      ;
; 0.974 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.419      ; 3.437      ;
; 0.974 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.419      ; 3.437      ;
; 0.974 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.419      ; 3.437      ;
; 0.974 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.419      ; 3.437      ;
; 0.974 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.419      ; 3.437      ;
; 0.987 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.431      ; 3.436      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 0.992 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.437      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.437      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.437      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.437      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.437      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.437      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.437      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.437      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.437      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.437      ;
; 1.017 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.462      ; 3.437      ;
; 1.017 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.462      ; 3.437      ;
; 1.017 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.462      ; 3.437      ;
; 1.018 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.456      ;
; 1.048 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.487      ; 3.431      ;
; 1.048 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.487      ; 3.431      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.515      ; 3.456      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.515      ; 3.456      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.515      ; 3.456      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.515      ; 3.456      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.515      ; 3.456      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.515      ; 3.456      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.515      ; 3.456      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.478 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.432      ;
; 96.481 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.433      ;
; 96.481 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.433      ;
; 96.481 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 3.433      ;
; 96.488 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 3.437      ;
; 96.488 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 3.437      ;
; 96.488 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 3.437      ;
; 96.488 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 3.437      ;
; 96.488 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 3.437      ;
; 96.488 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 3.437      ;
; 96.810 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.241      ; 3.433      ;
; 96.810 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.241      ; 3.433      ;
; 96.810 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.241      ; 3.433      ;
; 96.815 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.245      ; 3.432      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.757 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.779 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 3.102      ;
; 1.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.101      ;
; 1.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.101      ;
; 1.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.101      ;
; 1.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.101      ;
; 1.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.101      ;
; 1.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.101      ;
; 1.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.101      ;
; 1.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.104      ;
; 1.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.104      ;
; 1.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.104      ;
; 1.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.104      ;
; 1.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.104      ;
; 1.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.104      ;
; 1.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.104      ;
; 1.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.104      ;
; 1.814 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.066      ; 3.105      ;
; 1.814 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.066      ; 3.105      ;
; 1.814 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.066      ; 3.105      ;
; 1.814 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.066      ; 3.105      ;
; 1.814 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.066      ; 3.105      ;
; 1.814 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.066      ; 3.105      ;
; 1.814 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.066      ; 3.105      ;
; 1.842 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 3.104      ;
; 1.842 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 3.104      ;
; 1.842 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 3.104      ;
; 1.842 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 3.104      ;
; 1.842 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 3.104      ;
; 1.842 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 3.104      ;
; 1.843 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.036      ; 3.104      ;
; 1.843 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.036      ; 3.104      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.105      ;
; 1.857 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.104      ;
; 1.857 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.104      ;
; 1.857 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.104      ;
; 1.857 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.104      ;
; 1.857 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.104      ;
; 1.857 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.104      ;
; 1.857 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.104      ;
; 1.862 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.105      ;
; 1.862 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.105      ;
; 1.862 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.105      ;
; 1.862 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.105      ;
; 1.862 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.105      ;
; 1.862 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.105      ;
; 1.862 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.105      ;
; 1.862 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.105      ;
; 1.868 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.096      ;
; 1.868 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.096      ;
; 1.868 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.096      ;
; 1.868 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.096      ;
; 1.868 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.096      ;
; 1.868 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 3.096      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.991      ; 3.105      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.991      ; 3.105      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.991      ; 3.105      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.991      ; 3.105      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.991      ; 3.105      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.991      ; 3.105      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.991      ; 3.105      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.991      ; 3.105      ;
; 1.894 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.104      ;
; 1.894 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.104      ;
; 1.894 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.104      ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.461 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.446      ; 3.102      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.443      ; 3.105      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.443      ; 3.105      ;
; 2.467 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.443      ; 3.105      ;
; 2.845 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.066      ; 3.106      ;
; 2.845 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.066      ; 3.106      ;
; 2.845 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.066      ; 3.106      ;
; 2.845 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.066      ; 3.106      ;
; 2.845 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.066      ; 3.106      ;
; 2.845 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.066      ; 3.106      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.054      ; 3.105      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.054      ; 3.105      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.054      ; 3.105      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
; 2.858 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 3.103      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 37
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.324
Worst Case Available Settling Time: 17.151 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.557     ; 0.000         ;
; ad9866_clk                                                  ; 2.214     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.570     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.844     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 3.226     ; 0.000         ;
; virt_ad9866_txclk                                           ; 9.587     ; 0.000         ;
; clk_10mhz                                                   ; 97.399    ; 0.000         ;
; spi_ce0                                                     ; 2497.818  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2602.157  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33330.118 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; spi_slave:spi_slave_rx_inst|done                            ; 0.037 ; 0.000         ;
; ad9866_clk                                                  ; 0.135 ; 0.000         ;
; spi_sck                                                     ; 0.154 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.163 ; 0.000         ;
; spi_ce0                                                     ; 0.172 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.188 ; 0.000         ;
; clk_10mhz                                                   ; 0.188 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.349 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.463 ; 0.000         ;
; virt_ad9866_txclk                                           ; 9.194 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 2.270  ; 0.000            ;
; clk_10mhz ; 98.231 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 0.275 ; 0.000            ;
; clk_10mhz ; 1.172 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; 2.563     ; 0.000         ;
; ad9866_txclk                                                ; 2.563     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.729     ; 0.000         ;
; ad9866_clk                                                  ; 5.465     ; 0.000         ;
; spi_sck                                                     ; 30.977    ; 0.000         ;
; clk_10mhz                                                   ; 49.222    ; 0.000         ;
; spi_ce0                                                     ; 1249.035  ; 0.000         ;
; spi_ce1                                                     ; 1249.250  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.573  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.688  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.673  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.211 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.557 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.383      ; 2.803      ;
; 0.557 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.383      ; 2.803      ;
; 0.557 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.383      ; 2.803      ;
; 0.557 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.383      ; 2.803      ;
; 0.557 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.383      ; 2.803      ;
; 0.557 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.383      ; 2.803      ;
; 0.557 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.383      ; 2.803      ;
; 0.557 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.383      ; 2.803      ;
; 0.673 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.307      ; 2.621      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.328      ; 2.623      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.328      ; 2.623      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.328      ; 2.623      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.328      ; 2.623      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.328      ; 2.623      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.328      ; 2.623      ;
; 0.692 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.328      ; 2.623      ;
; 0.714 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.294      ; 2.567      ;
; 0.714 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.294      ; 2.567      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.267      ; 2.500      ;
; 0.767 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.275      ; 2.495      ;
; 0.767 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.275      ; 2.495      ;
; 0.767 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.275      ; 2.495      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.214      ; 2.420      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.214      ; 2.420      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.214      ; 2.420      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.214      ; 2.420      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.214      ; 2.420      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.214      ; 2.420      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.214      ; 2.420      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.214      ; 2.420      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.214      ; 2.420      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.233      ; 2.431      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.233      ; 2.431      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.233      ; 2.431      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.233      ; 2.431      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.233      ; 2.431      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.233      ; 2.431      ;
; 0.813 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.254      ; 2.428      ;
; 0.813 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.254      ; 2.428      ;
; 0.823 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.239      ; 2.403      ;
; 0.823 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.239      ; 2.403      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.258      ; 2.420      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.393      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.393      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.393      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.393      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.393      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.393      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.393      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.393      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.393      ;
; 1.031 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.411      ; 2.367      ;
; 1.031 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.411      ; 2.367      ;
; 1.031 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.411      ; 2.367      ;
; 1.031 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.411      ; 2.367      ;
; 1.031 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.411      ; 2.367      ;
; 1.031 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.411      ; 2.367      ;
; 1.031 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.411      ; 2.367      ;
; 1.104 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.254      ; 2.137      ;
; 1.104 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.254      ; 2.137      ;
; 1.109 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.405      ; 2.273      ;
; 1.109 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.405      ; 2.273      ;
; 1.109 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.405      ; 2.273      ;
; 1.109 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.405      ; 2.273      ;
; 1.109 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.405      ; 2.273      ;
; 1.109 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.405      ; 2.273      ;
; 1.109 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.405      ; 2.273      ;
; 1.116 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.294      ;
; 1.116 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.294      ;
; 1.116 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.294      ;
; 1.116 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.294      ;
; 1.116 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.294      ;
; 1.116 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.294      ;
; 1.116 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.294      ;
; 1.116 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.294      ;
; 1.142 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.453      ; 2.288      ;
; 1.142 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.453      ; 2.288      ;
; 1.142 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.453      ; 2.288      ;
; 1.142 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.453      ; 2.288      ;
; 1.142 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.453      ; 2.288      ;
; 1.142 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.453      ; 2.288      ;
; 1.142 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.453      ; 2.288      ;
; 1.142 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.453      ; 2.288      ;
; 1.207 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.398      ; 2.178      ;
; 1.207 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.398      ; 2.178      ;
; 1.207 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.398      ; 2.178      ;
; 1.207 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.398      ; 2.178      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.214 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.294      ; 2.087      ;
; 2.446 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.294      ; 1.855      ;
; 2.465 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.294      ; 1.836      ;
; 2.638 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.569      ; 1.938      ;
; 2.648 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.294      ; 1.653      ;
; 2.683 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.359      ; 1.683      ;
; 2.700 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.359      ; 1.666      ;
; 2.738 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.569      ; 1.838      ;
; 2.800 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.569      ; 1.776      ;
; 2.804 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.558      ; 1.761      ;
; 2.850 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.359      ; 1.516      ;
; 2.984 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.569      ; 1.592      ;
; 6.868 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.727      ; 0.376      ;
; 6.868 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.727      ; 0.376      ;
; 6.947 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]  ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.578      ;
; 6.981 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.544      ;
; 6.981 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]  ; transmitter:transmitter_inst|out_data[3]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.544      ;
; 6.981 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[0]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.544      ;
; 6.996 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[6]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.529      ;
; 6.996 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[1]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.529      ;
; 7.056 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[5]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.469      ;
; 7.058 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.467      ;
; 7.058 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.467      ;
; 7.071 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.008      ; 0.454      ;
; 8.439 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.735      ;
; 8.456 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.136      ; 4.707      ;
; 8.470 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.704      ;
; 8.484 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.692      ;
; 8.505 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.136      ; 4.658      ;
; 8.509 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.667      ;
; 8.523 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.651      ;
; 8.533 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.643      ;
; 8.540 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.136      ; 4.623      ;
; 8.558 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.618      ;
; 8.566 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.608      ;
; 8.568 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.608      ;
; 8.569 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.605      ;
; 8.569 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.605      ;
; 8.586 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.136      ; 4.577      ;
; 8.593 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.583      ;
; 8.600 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.574      ;
; 8.601 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.136      ; 4.562      ;
; 8.613 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.561      ;
; 8.614 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.562      ;
; 8.614 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.159      ; 4.572      ;
; 8.629 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.547      ;
; 8.636 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.538      ;
; 8.639 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.537      ;
; 8.642 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.557      ;
; 8.651 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.526      ;
; 8.653 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.521      ;
; 8.654 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.522      ;
; 8.656 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.159      ; 4.530      ;
; 8.662 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.512      ;
; 8.667 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.532      ;
; 8.667 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.510      ;
; 8.672 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.502      ;
; 8.676 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.159      ; 4.510      ;
; 8.682 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.495      ;
; 8.684 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.515      ;
; 8.688 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.488      ;
; 8.696 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.478      ;
; 8.697 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.477      ;
; 8.698 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.479      ;
; 8.699 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.475      ;
; 8.699 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.478      ;
; 8.703 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.159      ; 4.483      ;
; 8.704 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.495      ;
; 8.704 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.159      ; 4.482      ;
; 8.705 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.471      ;
; 8.707 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.136      ; 4.456      ;
; 8.709 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.490      ;
; 8.729 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.470      ;
; 8.730 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.447      ;
; 8.731 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.468      ;
; 8.732 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.467      ;
; 8.734 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.440      ;
; 8.735 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.442      ;
; 8.735 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.441      ;
; 8.737 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.439      ;
; 8.738 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.438      ;
; 8.743 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.431      ;
; 8.751 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.426      ;
; 8.754 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.422      ;
; 8.756 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.443      ;
; 8.757 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.172      ; 4.442      ;
; 8.758 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.416      ;
; 8.758 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.418      ;
; 8.760 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.416      ;
; 8.766 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.408      ;
; 8.770 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.404      ;
; 8.771 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.170      ; 4.426      ;
; 8.772 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.404      ;
; 8.773 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.170      ; 4.424      ;
; 8.778 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.399      ;
; 8.780 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.159      ; 4.406      ;
; 8.781 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.396      ;
; 8.783 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.150      ; 4.394      ;
; 8.783 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.147      ; 4.391      ;
; 8.787 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.149      ; 4.389      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.570 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.099     ; 1.193      ;
; 2.588 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.099     ; 1.175      ;
; 2.607 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.111      ;
; 2.619 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.099      ;
; 2.620 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.136     ; 1.106      ;
; 2.628 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.136     ; 1.098      ;
; 2.631 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.136     ; 1.095      ;
; 2.635 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.146     ; 1.081      ;
; 2.637 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.138     ; 1.087      ;
; 2.642 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.164     ; 1.056      ;
; 2.642 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.076      ;
; 2.644 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.136     ; 1.082      ;
; 2.645 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.143     ; 1.074      ;
; 2.653 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.146     ; 1.063      ;
; 2.655 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.063      ;
; 2.656 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.138     ; 1.068      ;
; 2.658 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.146     ; 1.058      ;
; 2.660 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.058      ;
; 2.670 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 1.086      ;
; 2.677 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.041      ;
; 2.681 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.124     ; 1.057      ;
; 2.681 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.099     ; 1.082      ;
; 2.687 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.099     ; 1.076      ;
; 2.696 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.099     ; 1.067      ;
; 2.710 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.106     ; 1.046      ;
; 2.723 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.143     ; 0.996      ;
; 2.724 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.138     ; 1.000      ;
; 2.731 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.142     ; 0.989      ;
; 2.733 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.138     ; 0.991      ;
; 2.740 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 1.041      ;
; 2.741 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.138     ; 0.983      ;
; 2.741 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.135     ; 0.986      ;
; 2.742 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.136     ; 0.984      ;
; 2.742 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.136     ; 0.984      ;
; 2.745 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.100     ; 1.017      ;
; 2.751 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.136     ; 0.975      ;
; 2.755 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.136     ; 0.971      ;
; 2.764 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 1.015      ;
; 2.789 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.134     ; 0.939      ;
; 2.807 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.087     ; 1.083      ;
; 2.814 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.142     ; 0.906      ;
; 2.819 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.166     ; 0.877      ;
; 2.838 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.069     ; 1.070      ;
; 2.838 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.099     ; 0.925      ;
; 2.845 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.124     ; 0.893      ;
; 2.846 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.122     ; 0.894      ;
; 2.846 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.935      ;
; 2.846 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.122     ; 0.894      ;
; 2.851 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.100     ; 0.911      ;
; 2.855 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.125     ; 0.882      ;
; 2.855 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.124     ; 0.883      ;
; 2.855 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.924      ;
; 2.858 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.923      ;
; 2.859 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.068     ; 1.050      ;
; 2.862 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.917      ;
; 2.863 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.918      ;
; 2.865 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.914      ;
; 2.865 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.080     ; 0.917      ;
; 2.866 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.100     ; 0.896      ;
; 2.868 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.080     ; 0.914      ;
; 2.869 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.105     ; 0.888      ;
; 2.873 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.100     ; 0.889      ;
; 2.874 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.907      ;
; 2.876 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.903      ;
; 2.877 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.902      ;
; 2.879 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.902      ;
; 2.879 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.100     ; 0.883      ;
; 2.882 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.100     ; 0.880      ;
; 2.882 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.105     ; 0.875      ;
; 2.888 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 0.891      ;
; 2.898 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.081     ; 0.883      ;
; 2.909 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.164     ; 0.789      ;
; 2.913 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.069     ; 0.995      ;
; 2.914 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.079     ; 0.869      ;
; 2.947 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.069     ; 0.961      ;
; 2.980 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.076     ; 0.921      ;
; 2.992 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.079     ; 0.906      ;
; 2.996 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.070     ; 0.911      ;
; 3.051 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.079     ; 0.732      ;
; 3.167 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.074     ; 0.736      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.844 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 1.395      ;
; 3.020 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 1.042      ;
; 3.026 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 1.212      ;
; 3.042 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 1.196      ;
; 3.042 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 1.196      ;
; 3.056 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 1.006      ;
; 3.084 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 1.154      ;
; 3.086 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.264      ; 1.155      ;
; 3.097 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 0.965      ;
; 3.102 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.180      ; 1.055      ;
; 3.104 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 1.134      ;
; 3.111 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.195      ; 0.946      ;
; 3.123 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 1.115      ;
; 3.129 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.204      ; 0.937      ;
; 3.134 ; spi_slave:spi_slave_rx_inst|rdata[15] ; tx_iq[15]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 1.105      ;
; 3.156 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 0.903      ;
; 3.161 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 0.884      ;
; 3.189 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.204      ; 0.877      ;
; 3.200 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.180      ; 0.957      ;
; 3.214 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.175      ; 0.938      ;
; 3.226 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.782      ;
; 3.230 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.778      ;
; 3.232 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.175      ; 0.920      ;
; 3.250 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 0.795      ;
; 3.253 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 0.792      ;
; 3.253 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.174      ; 0.898      ;
; 3.256 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 0.803      ;
; 3.257 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 0.981      ;
; 3.260 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.191      ; 0.793      ;
; 3.262 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 0.800      ;
; 3.265 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.249      ; 0.961      ;
; 3.265 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.193      ; 0.790      ;
; 3.266 ; spi_slave:spi_slave_rx_inst|rdata[27] ; tx_iq[27]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.246      ; 0.957      ;
; 3.269 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.204      ; 0.797      ;
; 3.269 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.193      ; 0.786      ;
; 3.270 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 0.775      ;
; 3.272 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.191      ; 0.781      ;
; 3.272 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 0.773      ;
; 3.274 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.193      ; 0.781      ;
; 3.275 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.187      ; 0.774      ;
; 3.276 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.187      ; 0.773      ;
; 3.277 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 0.768      ;
; 3.277 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.193      ; 0.778      ;
; 3.279 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.249      ; 0.947      ;
; 3.283 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.193      ; 0.772      ;
; 3.288 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.204      ; 0.778      ;
; 3.288 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.187      ; 0.761      ;
; 3.289 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 0.770      ;
; 3.290 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.193      ; 0.765      ;
; 3.292 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 0.767      ;
; 3.293 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.193      ; 0.762      ;
; 3.295 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 0.764      ;
; 3.296 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.195      ; 0.761      ;
; 3.297 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.195      ; 0.760      ;
; 3.299 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 0.760      ;
; 3.300 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.195      ; 0.757      ;
; 3.301 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.251      ; 0.927      ;
; 3.301 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.187      ; 0.748      ;
; 3.301 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.193      ; 0.754      ;
; 3.303 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 0.756      ;
; 3.304 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 0.755      ;
; 3.306 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.195      ; 0.751      ;
; 3.307 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 0.931      ;
; 3.310 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.187      ; 0.739      ;
; 3.315 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 0.923      ;
; 3.317 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.204      ; 0.864      ;
; 3.321 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.251      ; 0.907      ;
; 3.324 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 0.914      ;
; 3.332 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.676      ;
; 3.336 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 0.900      ;
; 3.339 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.210      ; 0.848      ;
; 3.343 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.210      ; 0.844      ;
; 3.346 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.251      ; 0.882      ;
; 3.349 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.210      ; 0.838      ;
; 3.356 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.652      ;
; 3.358 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; tx_iq[1]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.246      ; 0.865      ;
; 3.362 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 0.876      ;
; 3.363 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.249      ; 0.863      ;
; 3.365 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.249      ; 0.861      ;
; 3.367 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.249      ; 0.859      ;
; 3.368 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.640      ;
; 3.371 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.246      ; 0.852      ;
; 3.372 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.251      ; 0.856      ;
; 3.373 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.635      ;
; 3.374 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.634      ;
; 3.380 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.628      ;
; 3.380 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.249      ; 0.846      ;
; 3.382 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.191      ; 0.671      ;
; 3.389 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.251      ; 0.839      ;
; 3.398 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 0.831      ;
; 3.399 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.173      ; 0.751      ;
; 3.402 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.837      ;
; 3.403 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 0.826      ;
; 3.404 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.191      ; 0.649      ;
; 3.405 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.191      ; 0.648      ;
; 3.405 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.210      ; 0.782      ;
; 3.407 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.201      ; 0.771      ;
; 3.409 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 0.827      ;
; 3.410 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.150      ; 0.602      ;
; 3.411 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.191      ; 0.642      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.226 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.537      ; 4.070      ;
; 3.425 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.523      ; 3.762      ;
; 3.470 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.523      ; 3.811      ;
; 3.493 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.538      ; 3.709      ;
; 3.501 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.520      ; 3.777      ;
; 3.503 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.534      ; 3.695      ;
; 3.503 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.522      ; 3.777      ;
; 3.529 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.521      ; 3.754      ;
; 3.568 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.522      ; 3.713      ;
; 3.896 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.510      ; 3.281      ;
; 3.899 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.536      ; 3.395      ;
; 3.973 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.536      ; 3.227      ;
; 3.987 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.534      ; 3.305      ;
; 8.094 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.591      ; 4.256      ;
; 8.388 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.592      ; 3.868      ;
; 8.546 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.588      ; 3.706      ;
; 8.565 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.590      ; 3.783      ;
; 8.574 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.564      ; 3.657      ;
; 8.661 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.588      ; 3.685      ;
; 8.665 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.590      ; 3.589      ;
; 8.709 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.523      ; 3.478      ;
; 8.786 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.520      ; 3.492      ;
; 8.864 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.522      ; 3.417      ;
; 8.873 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.522      ; 3.407      ;
; 8.899 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.521      ; 3.384      ;
; 8.710 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.577      ; 3.625      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 9.587  ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.011     ; 4.982      ;
; 9.680  ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.011     ; 4.889      ;
; 9.797  ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.141     ; 4.642      ;
; 10.110 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -1.983     ; 4.487      ;
; 11.838 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.141     ; 2.601      ;
; 11.865 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.011     ; 2.704      ;
; 11.867 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.011     ; 2.702      ;
; 11.931 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.011     ; 2.638      ;
; 12.081 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.011     ; 2.488      ;
; 12.217 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -1.960     ; 2.403      ;
; 12.334 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -1.843     ; 2.403      ;
; 12.401 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -1.891     ; 2.288      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                         ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.399 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.277      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.463 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 2.245      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.120      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.581 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.311     ; 2.095      ;
; 97.666 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 2.232      ;
; 97.788 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.028     ; 2.171      ;
; 97.823 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 2.075      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.845 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 1.863      ;
; 97.848 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 2.050      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
; 97.855 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 2.092      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.818 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.090      ; 2.301      ;
; 2497.820 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 2.168      ;
; 2497.857 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.284      ; 2.456      ;
; 2497.897 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.043      ; 2.175      ;
; 2497.898 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.206      ; 2.337      ;
; 2497.932 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.080     ; 1.995      ;
; 2497.952 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 2.054      ;
; 2497.972 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 2.034      ;
; 2497.996 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.096      ; 2.129      ;
; 2497.999 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.044      ; 2.074      ;
; 2498.053 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.011      ; 1.987      ;
; 2498.072 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.113      ; 2.070      ;
; 2498.074 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.189      ; 2.144      ;
; 2498.081 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.050      ; 1.998      ;
; 2498.103 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 1.885      ;
; 2498.119 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.166     ; 1.722      ;
; 2498.145 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.257      ; 2.141      ;
; 2498.172 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.275      ; 2.132      ;
; 2498.173 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.202      ; 2.058      ;
; 2498.176 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.154      ; 2.007      ;
; 2498.180 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.029      ; 1.878      ;
; 2498.182 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.279      ; 2.126      ;
; 2498.191 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.793      ;
; 2498.193 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.150      ; 1.986      ;
; 2498.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.061      ; 1.891      ;
; 2498.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.029      ; 1.858      ;
; 2498.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 1.894      ;
; 2498.215 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.297      ; 2.111      ;
; 2498.219 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.061      ; 1.871      ;
; 2498.223 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 1.874      ;
; 2498.245 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.063      ; 1.847      ;
; 2498.248 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.723      ;
; 2498.273 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.010     ; 1.724      ;
; 2498.285 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.154      ; 1.898      ;
; 2498.288 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.174     ; 1.545      ;
; 2498.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.642      ;
; 2498.302 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.028     ; 1.699      ;
; 2498.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.028     ; 1.697      ;
; 2498.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 1.827      ;
; 2498.318 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 1.779      ;
; 2498.322 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 1.775      ;
; 2498.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.043      ; 1.727      ;
; 2498.347 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 1.777      ;
; 2498.348 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.011      ; 1.692      ;
; 2498.355 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 1.510      ;
; 2498.356 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.628      ;
; 2498.359 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.028     ; 1.642      ;
; 2498.363 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.031      ; 1.697      ;
; 2498.368 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 1.756      ;
; 2498.379 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.786      ;
; 2498.381 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.056      ; 1.704      ;
; 2498.399 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.063      ; 1.693      ;
; 2498.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.011      ; 1.638      ;
; 2498.412 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.011      ; 1.628      ;
; 2498.413 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.558      ;
; 2498.415 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.750      ;
; 2498.418 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.050      ; 1.661      ;
; 2498.419 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.043      ; 1.653      ;
; 2498.433 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.150      ; 1.746      ;
; 2498.438 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.010     ; 1.559      ;
; 2498.439 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.050      ; 1.640      ;
; 2498.458 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.010     ; 1.539      ;
; 2498.466 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.010     ; 1.531      ;
; 2498.469 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.056      ; 1.616      ;
; 2498.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.266      ; 1.816      ;
; 2498.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.049      ; 1.599      ;
; 2498.484 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 1.653      ;
; 2498.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.275      ; 1.809      ;
; 2498.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.049      ; 1.579      ;
; 2498.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 1.553      ;
; 2498.501 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.113      ; 1.641      ;
; 2498.502 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.063      ; 1.590      ;
; 2498.503 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.031      ; 1.557      ;
; 2498.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.010     ; 1.481      ;
; 2498.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 1.472      ;
; 2498.518 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.297      ; 1.808      ;
; 2498.519 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.044      ; 1.554      ;
; 2498.538 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.446      ;
; 2498.539 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.445      ;
; 2498.539 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.445      ;
; 2498.540 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.466      ;
; 2498.546 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.063      ; 1.546      ;
; 2498.550 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.056      ; 1.535      ;
; 2498.551 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.056      ; 1.534      ;
; 2498.553 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.113      ; 1.589      ;
; 2498.555 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 1.498      ;
; 2498.556 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.103      ; 1.576      ;
; 2498.559 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 1.538      ;
; 2498.564 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 1.489      ;
; 2498.566 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.031      ; 1.494      ;
; 2498.577 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.044      ; 1.496      ;
; 2498.578 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.063      ; 1.514      ;
; 2498.579 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.050      ; 1.500      ;
; 2498.579 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.063      ; 1.513      ;
; 2498.584 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.162     ; 1.261      ;
; 2498.590 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.061      ; 1.500      ;
; 2498.595 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.376      ;
; 2498.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.375      ;
; 2498.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.375      ;
; 2498.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.154      ; 1.587      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2602.157 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.923      ;
; 2602.157 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.923      ;
; 2602.157 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.923      ;
; 2602.157 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.923      ;
; 2602.157 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.923      ;
; 2602.157 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.923      ;
; 2602.157 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.923      ;
; 2602.157 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.923      ;
; 2602.157 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 1.923      ;
; 2602.412 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.665      ;
; 2602.412 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.665      ;
; 2602.412 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.665      ;
; 2602.412 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.665      ;
; 2602.412 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.665      ;
; 2602.412 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.665      ;
; 2602.412 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.665      ;
; 2602.412 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.665      ;
; 2602.412 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.665      ;
; 2603.318 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 0.762      ;
; 2603.474 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 0.606      ;
; 2603.475 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.073     ; 0.605      ;
; 5205.569 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.716      ;
; 5205.569 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.716      ;
; 5205.569 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.716      ;
; 5205.569 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.716      ;
; 5205.586 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.699      ;
; 5205.586 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.699      ;
; 5205.586 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.699      ;
; 5205.586 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.699      ;
; 5205.586 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.699      ;
; 5205.586 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.699      ;
; 5205.786 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.497      ;
; 5205.797 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.486      ;
; 5205.837 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.446      ;
; 5205.927 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.358      ;
; 5205.927 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.358      ;
; 5205.927 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.358      ;
; 5205.927 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.358      ;
; 5205.927 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.358      ;
; 5205.927 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.358      ;
; 5205.927 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.358      ;
; 5205.927 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.358      ;
; 5205.944 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.944 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.341      ;
; 5205.945 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.339      ;
; 5205.964 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.320      ;
; 5205.964 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.320      ;
; 5205.968 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.316      ;
; 5205.983 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.301      ;
; 5205.987 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.297      ;
; 5206.003 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.282      ;
; 5206.003 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.282      ;
; 5206.003 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.282      ;
; 5206.003 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.282      ;
; 5206.005 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.280      ;
; 5206.005 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.280      ;
; 5206.005 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.280      ;
; 5206.005 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.280      ;
; 5206.020 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.265      ;
; 5206.020 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.265      ;
; 5206.020 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.265      ;
; 5206.020 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.265      ;
; 5206.020 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.265      ;
; 5206.020 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.265      ;
; 5206.022 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.263      ;
; 5206.022 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.263      ;
; 5206.022 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.263      ;
; 5206.022 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.263      ;
; 5206.022 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.263      ;
; 5206.022 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.263      ;
; 5206.032 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.252      ;
; 5206.039 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.246      ;
; 5206.039 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.246      ;
; 5206.039 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.246      ;
; 5206.039 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.246      ;
; 5206.045 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.240      ;
; 5206.045 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.240      ;
; 5206.045 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.240      ;
; 5206.045 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.240      ;
; 5206.049 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.235      ;
; 5206.051 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.233      ;
; 5206.056 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.229      ;
; 5206.056 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.229      ;
; 5206.056 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.229      ;
; 5206.056 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.229      ;
; 5206.056 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.229      ;
; 5206.056 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.229      ;
; 5206.059 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.226      ;
; 5206.059 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.226      ;
; 5206.059 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.226      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33330.118 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.167      ;
; 33330.118 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.167      ;
; 33330.118 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.167      ;
; 33330.118 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.167      ;
; 33330.118 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.167      ;
; 33330.118 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.167      ;
; 33330.118 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.167      ;
; 33330.118 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.167      ;
; 33330.118 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.167      ;
; 33330.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.082      ;
; 33330.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.082      ;
; 33330.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.082      ;
; 33330.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.082      ;
; 33330.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.082      ;
; 33330.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.082      ;
; 33330.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.082      ;
; 33330.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.082      ;
; 33330.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.082      ;
; 33330.265 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.021      ;
; 33330.265 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.021      ;
; 33330.265 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.021      ;
; 33330.265 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.021      ;
; 33330.265 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.021      ;
; 33330.265 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.021      ;
; 33330.265 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.021      ;
; 33330.265 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.021      ;
; 33330.265 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 3.021      ;
; 33330.290 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.993      ;
; 33330.290 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.993      ;
; 33330.290 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.993      ;
; 33330.290 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.993      ;
; 33330.290 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.993      ;
; 33330.290 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.993      ;
; 33330.290 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.993      ;
; 33330.290 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.993      ;
; 33330.290 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.993      ;
; 33330.315 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.00000   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.971      ;
; 33330.358 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.928      ;
; 33330.358 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.928      ;
; 33330.358 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.928      ;
; 33330.358 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.928      ;
; 33330.358 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.928      ;
; 33330.358 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.928      ;
; 33330.358 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.928      ;
; 33330.358 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.928      ;
; 33330.358 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.928      ;
; 33330.376 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.908      ;
; 33330.376 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.908      ;
; 33330.376 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.908      ;
; 33330.376 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.908      ;
; 33330.376 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.908      ;
; 33330.376 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.908      ;
; 33330.376 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.908      ;
; 33330.376 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.908      ;
; 33330.376 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.908      ;
; 33330.378 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.00000   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.908      ;
; 33330.425 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.860      ;
; 33330.425 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.860      ;
; 33330.425 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.860      ;
; 33330.425 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.860      ;
; 33330.425 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.860      ;
; 33330.425 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.860      ;
; 33330.425 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.860      ;
; 33330.425 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.860      ;
; 33330.425 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.860      ;
; 33330.437 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.847      ;
; 33330.437 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.847      ;
; 33330.437 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.847      ;
; 33330.437 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.847      ;
; 33330.437 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.847      ;
; 33330.437 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.847      ;
; 33330.437 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.847      ;
; 33330.437 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.847      ;
; 33330.437 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.847      ;
; 33330.455 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.PREDOT  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.831      ;
; 33330.475 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.811      ;
; 33330.483 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.802      ;
; 33330.483 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.802      ;
; 33330.483 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.802      ;
; 33330.483 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.802      ;
; 33330.483 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.802      ;
; 33330.483 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.802      ;
; 33330.483 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.802      ;
; 33330.483 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.802      ;
; 33330.483 ; iambic:iambic_inst|delay[7]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.802      ;
; 33330.488 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.797      ;
; 33330.488 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.797      ;
; 33330.488 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.797      ;
; 33330.488 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.797      ;
; 33330.488 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.797      ;
; 33330.488 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.797      ;
; 33330.488 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.797      ;
; 33330.488 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.797      ;
; 33330.488 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.797      ;
; 33330.518 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDOT  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.768      ;
; 33330.530 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.754      ;
; 33330.530 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.754      ;
; 33330.530 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.754      ;
; 33330.530 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.754      ;
; 33330.530 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.754      ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.037 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                              ; rx1_freq[26]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.388      ; 0.539      ;
; 0.040 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                               ; tx_iq[3]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.396      ; 0.550      ;
; 0.043 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                              ; tx_iq[18]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 0.561      ;
; 0.047 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                              ; tx_iq[28]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.388      ; 0.549      ;
; 0.049 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                              ; tx_iq[29]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.388      ; 0.551      ;
; 0.071 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                              ; tx_iq[13]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.536      ;
; 0.073 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                               ; rx1_freq[8]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.538      ;
; 0.074 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                              ; tx_iq[20]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 0.592      ;
; 0.075 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                              ; tx_iq[12]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.540      ;
; 0.075 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                              ; rx1_freq[10]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.540      ;
; 0.081 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                              ; tx_iq[25]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 0.599      ;
; 0.081 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                              ; tx_iq[21]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 0.599      ;
; 0.092 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                               ; tx_iq[8]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.547      ;
; 0.092 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                              ; rx1_freq[11]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.557      ;
; 0.102 ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                              ; tx_iq[24]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.405      ; 0.621      ;
; 0.102 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                               ; tx_iq[4]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.394      ; 0.610      ;
; 0.119 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                              ; tx_iq[19]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 0.635      ;
; 0.121 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                              ; rx1_freq[19]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 0.637      ;
; 0.122 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                               ; tx_iq[2]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.385      ; 0.621      ;
; 0.130 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                              ; rx_gain[5]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.316      ; 0.560      ;
; 0.133 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                               ; tx_iq[0]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.385      ; 0.632      ;
; 0.137 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                              ; tx_gain[1]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.391      ; 0.642      ;
; 0.144 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                              ; rx1_freq[21]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.398      ; 0.656      ;
; 0.148 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                              ; tx_iq[11]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.613      ;
; 0.150 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                              ; rx1_freq[18]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 0.666      ;
; 0.152 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                              ; tx_iq[10]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.617      ;
; 0.157 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                              ; tx_iq[31]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.384      ; 0.655      ;
; 0.159 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                              ; tx_iq[30]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.385      ; 0.658      ;
; 0.164 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                               ; tx_iq[5]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.392      ; 0.670      ;
; 0.169 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                               ; rx1_freq[5]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 0.672      ;
; 0.176 ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                              ; tx_gain[4]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.318      ; 0.608      ;
; 0.181 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                               ; rx1_freq[6]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 0.641      ;
; 0.181 ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                              ; tx_gain[2]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.318      ; 0.613      ;
; 0.183 ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                              ; tx_gain[3]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.317      ; 0.614      ;
; 0.184 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                               ; rx1_freq[7]~_Duplicate_1                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.310      ; 0.401      ;
; 0.187 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                              ; rx1_freq[12]~_Duplicate_1                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.310      ; 0.405      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.190 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                              ; rx1_freq[12]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.655      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                              ; tx_gain[0]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.391      ; 0.697      ;
; 0.194 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                               ; tx_iq[7]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.353      ; 0.661      ;
; 0.194 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                              ; rx1_freq[13]~_Duplicate_1                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.310      ; 0.411      ;
; 0.199 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                               ; tx_iq[6]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.342      ; 0.655      ;
; 0.199 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                               ; rx1_freq[9]~_Duplicate_1                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.310      ; 0.416      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                              ; rx1_freq[11]~_Duplicate_1                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.310      ; 0.419      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                              ; rx1_freq[28]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.390      ; 0.713      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                               ; rx1_freq[2]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 0.716      ;
; 0.214 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.186      ; 0.504      ;
; 0.214 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                              ; rx1_freq[30]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.390      ; 0.718      ;
; 0.214 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.333      ;
; 0.215 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.497      ;
; 0.216 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.335      ;
; 0.217 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.336      ;
; 0.217 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.336      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                              ; rx1_freq[23]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.400      ; 0.731      ;
; 0.222 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                               ; rx1_freq[4]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 0.725      ;
; 0.222 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.177      ; 0.503      ;
; 0.222 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.504      ;
; 0.225 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.186      ; 0.515      ;
; 0.226 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.192      ; 0.522      ;
; 0.228 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                              ; rx1_freq[27]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.390      ; 0.732      ;
; 0.228 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                              ; tx_gain[5]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.316      ; 0.658      ;
; 0.229 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.180      ; 0.513      ;
; 0.230 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.182      ; 0.516      ;
; 0.231 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                              ; rx_gain[1]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.391      ; 0.736      ;
; 0.232 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                              ; rx_gain[0]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.391      ; 0.737      ;
; 0.232 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.514      ;
; 0.235 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.182      ; 0.521      ;
; 0.236 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.177      ; 0.517      ;
; 0.238 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.177      ; 0.519      ;
; 0.239 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                               ; rx1_freq[9]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.704      ;
; 0.240 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                              ; tx_iq[26]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.385      ; 0.739      ;
; 0.240 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.190      ; 0.534      ;
; 0.242 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                              ; rx1_freq[13]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.707      ;
; 0.244 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                               ; rx1_freq[3]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 0.747      ;
; 0.245 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                               ; tx_iq[9]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.351      ; 0.710      ;
; 0.246 ; spi_slave:spi_slave_rx_inst|rdata[38]                                                                              ; cw_fpga                                                                                                                          ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.388      ; 0.748      ;
; 0.247 ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                               ; tx_iq[1]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.385      ; 0.746      ;
; 0.249 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.192      ; 0.545      ;
; 0.250 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.190      ; 0.544      ;
; 0.253 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                               ; rx1_freq[4]~_Duplicate_1                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.353      ; 0.513      ;
; 0.254 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                              ; rx1_freq[20]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.398      ; 0.766      ;
; 0.254 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.373      ;
; 0.258 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                              ; rx1_freq[31]~_Duplicate_1                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 0.510      ;
; 0.260 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.380      ;
; 0.263 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.382      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                               ; rx1_freq[7]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 0.723      ;
; 0.274 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                              ; tx_iq[23]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.400      ; 0.788      ;
; 0.274 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                              ; rx1_freq[29]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.390      ; 0.778      ;
; 0.274 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.394      ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[9]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.386      ; 0.625      ;
; 0.144 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.234      ; 0.482      ;
; 0.147 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[2]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.225      ; 0.476      ;
; 0.149 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[1]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.225      ; 0.478      ;
; 0.162 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.386      ; 0.652      ;
; 0.166 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[6]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.386      ; 0.656      ;
; 0.167 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[7]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.386      ; 0.657      ;
; 0.198 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.045      ; 0.327      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.201 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[7]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.234      ; 0.540      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[7]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[7]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[7]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[7]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.045      ; 0.333      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[9]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[9]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[8] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[8]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[7] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[7]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[9]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[9]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[11]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[11]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[11]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[9]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[9]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[9]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[9]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][0]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][0]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][0]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][0]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[3]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe12a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe13a[1]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe12a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[1]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.335      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[4] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[4]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[7]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[7]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[3]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[3]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[10] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[10]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[7]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[7]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][1]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][1]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][1]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[3]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[3]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[11]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[11]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[11]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[6]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[6]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[10] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[10]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[4] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[4]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[11]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[0]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[9] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[9]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[10] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[10]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[7] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[7]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.154 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.080      ; 0.318      ;
; 0.154 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.080      ; 0.318      ;
; 0.177 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.317      ;
; 0.177 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.317      ;
; 0.178 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.318      ;
; 0.188 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.316      ;
; 0.189 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.319      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.319      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.326      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.313      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.315      ;
; 0.206 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.316      ;
; 0.207 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.076      ; 2.387      ;
; 0.207 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.076      ; 2.387      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.315      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.320      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.320      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.320      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.319      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.319      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.214 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.321      ;
; 0.214 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.321      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.327      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.327      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.327      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.327      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.326      ;
; 0.220 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.012      ; 0.316      ;
; 0.220 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.327      ;
; 0.221 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.012      ; 0.317      ;
; 0.221 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.012      ; 0.317      ;
; 0.221 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.328      ;
; 0.222 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.012      ; 0.318      ;
; 0.222 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.012      ; 0.318      ;
; 0.225 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.080      ; 0.389      ;
; 0.227 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.080      ; 0.391      ;
; 0.227 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.080      ; 0.391      ;
; 0.235 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.218      ; 0.537      ;
; 0.238 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.381      ;
; 0.245 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.388      ;
; 0.246 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.014     ; 0.316      ;
; 0.248 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.014     ; 0.318      ;
; 0.248 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.014     ; 0.318      ;
; 0.248 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.014     ; 0.318      ;
; 0.249 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.014     ; 0.319      ;
; 0.249 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.014     ; 0.319      ;
; 0.250 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.014     ; 0.320      ;
; 0.250 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.014     ; 0.320      ;
; 0.252 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.393      ;
; 0.254 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.393      ;
; 0.257 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.024     ; 0.317      ;
; 0.257 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.024     ; 0.317      ;
; 0.257 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.024     ; 0.317      ;
; 0.258 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.024     ; 0.318      ;
; 0.258 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.024     ; 0.318      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.163 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.500      ;
; 0.185 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.285 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.622      ;
; 0.290 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.627      ;
; 0.294 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.631      ;
; 0.296 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.631      ;
; 0.296 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.303 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.647      ;
; 0.311 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.648      ;
; 0.311 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.334 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.341 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.400 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.520      ;
; 0.417 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.752      ;
; 0.428 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.548      ;
; 0.429 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.766      ;
; 0.432 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.767      ;
; 0.434 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.434 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.435 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.435 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.436 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.557      ;
; 0.436 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.771      ;
; 0.437 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.558      ;
; 0.438 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.773      ;
; 0.439 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.560      ;
; 0.442 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.777      ;
; 0.445 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.447 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.784      ;
; 0.450 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.569      ;
; 0.450 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.785      ;
; 0.450 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.785      ;
; 0.453 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.315      ;
; 0.177 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.320      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.339      ;
; 0.216 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.421      ; 0.741      ;
; 0.220 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.409      ; 0.733      ;
; 0.223 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.421      ; 0.748      ;
; 0.223 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.317      ;
; 0.224 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.318      ;
; 0.230 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.409      ; 0.743      ;
; 0.245 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.387      ;
; 0.245 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.399      ; 0.748      ;
; 0.257 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.399      ;
; 0.258 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.408      ; 0.770      ;
; 0.259 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.399      ; 0.762      ;
; 0.259 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.387      ; 0.750      ;
; 0.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.387      ; 0.751      ;
; 0.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.400      ;
; 0.263 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.405      ;
; 0.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.021     ; 0.328      ;
; 0.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.021     ; 0.328      ;
; 0.270 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.408      ;
; 0.271 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.396      ; 0.771      ;
; 0.273 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.404      ; 0.781      ;
; 0.278 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.396      ; 0.778      ;
; 0.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.395      ;
; 0.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.394      ;
; 0.284 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.396      ;
; 0.291 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.402      ;
; 0.298 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.392      ;
; 0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.393      ;
; 0.300 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.442      ;
; 0.300 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.394      ;
; 0.301 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.395      ;
; 0.305 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.397      ;
; 0.305 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.416      ;
; 0.307 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.229      ; 0.640      ;
; 0.307 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.229      ; 0.640      ;
; 0.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.402      ;
; 0.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.402      ;
; 0.313 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.423      ;
; 0.316 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.333      ; 0.753      ;
; 0.318 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.345      ; 0.767      ;
; 0.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.436      ;
; 0.326 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.420      ;
; 0.326 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.439      ;
; 0.327 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.440      ;
; 0.330 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.440      ;
; 0.330 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.021     ; 0.393      ;
; 0.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.442      ;
; 0.337 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.431      ;
; 0.341 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.021     ; 0.404      ;
; 0.344 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.409      ; 0.857      ;
; 0.346 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.021     ; 0.409      ;
; 0.350 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.332      ; 0.786      ;
; 0.351 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.462      ;
; 0.354 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.345      ; 0.803      ;
; 0.355 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.350      ; 0.809      ;
; 0.363 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.413      ; 0.880      ;
; 0.365 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.315      ; 0.784      ;
; 0.367 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.315      ; 0.786      ;
; 0.368 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.350      ; 0.822      ;
; 0.368 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.426      ; 0.898      ;
; 0.370 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.426      ; 0.900      ;
; 0.374 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.413      ; 0.891      ;
; 0.375 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.327      ; 0.806      ;
; 0.376 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.021     ; 0.439      ;
; 0.377 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.387      ; 0.868      ;
; 0.377 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.515      ;
; 0.377 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.327      ; 0.808      ;
; 0.379 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.426      ; 0.909      ;
; 0.382 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.524      ;
; 0.384 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.497      ;
; 0.386 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.030      ; 0.500      ;
; 0.390 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 0.766      ;
; 0.392 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.503      ;
; 0.395 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 0.771      ;
; 0.396 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.332      ; 0.832      ;
; 0.399 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.333      ; 0.836      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 0.778      ;
; 0.407 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.538      ;
; 0.408 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.404      ; 0.916      ;
; 0.409 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.522      ;
; 0.414 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.408      ; 0.926      ;
; 0.414 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.408      ; 0.926      ;
; 0.414 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.413      ; 0.931      ;
; 0.418 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.235      ; 0.757      ;
; 0.419 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.404      ; 0.927      ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.202 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.321      ;
; 0.258 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.377      ;
; 0.268 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.387      ;
; 0.287 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.406      ;
; 0.306 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.319 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.438      ;
; 0.327 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.446      ;
; 0.332 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.451      ;
; 0.350 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.469      ;
; 0.386 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.505      ;
; 0.394 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.513      ;
; 0.413 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.532      ;
; 0.418 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.537      ;
; 0.455 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.580      ;
; 0.464 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.583      ;
; 0.466 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.586      ;
; 0.468 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.591      ;
; 0.504 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.623      ;
; 0.519 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.637      ;
; 0.519 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.640      ;
; 0.522 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.644      ;
; 0.526 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.645      ;
; 0.529 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.648      ;
; 0.530 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.649      ;
; 0.531 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.649      ;
; 0.532 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.651      ;
; 0.534 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.652      ;
; 0.534 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.652      ;
; 0.534 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.537 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.657      ;
; 0.538 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.547 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.666      ;
; 0.552 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.671      ;
; 0.555 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.674      ;
; 0.573 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.692      ;
; 0.585 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.704      ;
; 0.586 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.705      ;
; 0.587 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.706      ;
; 0.588 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.707      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.314      ;
; 0.233 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.352      ;
; 0.235 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.354      ;
; 0.235 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.354      ;
; 0.236 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.355      ;
; 0.293 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.421      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.312 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.431      ;
; 0.315 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.434      ;
; 0.321 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.440      ;
; 0.323 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.442      ;
; 0.355 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.306      ; 0.745      ;
; 0.362 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.481      ;
; 0.364 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.483      ;
; 0.378 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.497      ;
; 0.392 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.272      ; 0.748      ;
; 0.411 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.530      ;
; 0.414 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.533      ;
; 0.415 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.534      ;
; 0.438 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 0.561      ;
; 0.443 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.564      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.569      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.349 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.681      ; 3.135      ;
; 0.352 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.680      ; 3.137      ;
; 0.372 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.681      ; 3.158      ;
; 0.374 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.683      ; 3.162      ;
; 0.393 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.680      ; 3.178      ;
; 0.410 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.683      ; 3.198      ;
; 0.665 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.642      ; 3.412      ;
; 0.737 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.641      ; 3.483      ;
; 0.740 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.615      ; 3.460      ;
; 0.750 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.641      ; 3.496      ;
; 0.787 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.644      ; 3.536      ;
; 0.811 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.642      ; 3.558      ;
; 1.045 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.643      ; 3.793      ;
; 5.240 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.696      ; 3.061      ;
; 5.310 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.695      ; 3.130      ;
; 5.311 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.669      ; 3.105      ;
; 5.381 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.696      ; 3.202      ;
; 5.492 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.698      ; 3.315      ;
; 5.661 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.680      ; 3.466      ;
; 5.662 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.695      ; 3.482      ;
; 5.681 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.681      ; 3.487      ;
; 5.697 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.681      ; 3.503      ;
; 5.711 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.683      ; 3.519      ;
; 5.731 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.680      ; 3.536      ;
; 5.783 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.697      ; 3.605      ;
; 5.308 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.683      ; 3.116      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.463 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.044      ; 0.621      ;
; 0.615 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.046      ; 0.775      ;
; 0.618 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.039      ; 0.771      ;
; 0.628 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.041      ; 0.783      ;
; 0.650 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.047      ; 0.811      ;
; 0.673 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.047      ; 0.834      ;
; 0.684 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.054      ; 0.645      ;
; 0.728 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.049      ; 0.891      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.047      ; 0.898      ;
; 0.776 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.030      ; 0.920      ;
; 0.800 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.028     ; 0.679      ;
; 0.804 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.054      ; 0.765      ;
; 0.810 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.770      ;
; 0.819 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.776      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.783      ;
; 0.829 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.789      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 0.769      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.793      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.790      ;
; 0.834 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.794      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 0.772      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 0.777      ;
; 0.837 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.797      ;
; 0.837 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.797      ;
; 0.839 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.799      ;
; 0.841 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.798      ;
; 0.841 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 0.782      ;
; 0.842 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 0.783      ;
; 0.843 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.800      ;
; 0.846 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.803      ;
; 0.847 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 0.788      ;
; 0.850 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 0.791      ;
; 0.852 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.812      ;
; 0.859 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.010      ; 0.776      ;
; 0.859 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.009      ; 0.775      ;
; 0.863 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.010      ; 0.780      ;
; 0.865 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.013      ; 0.785      ;
; 0.867 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 0.809      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.013      ; 0.795      ;
; 0.889 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.006     ; 0.790      ;
; 0.898 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.030     ; 0.775      ;
; 0.908 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.001      ; 0.816      ;
; 0.923 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 0.864      ;
; 0.928 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.888      ;
; 0.934 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.001     ; 0.840      ;
; 0.936 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.000      ; 0.843      ;
; 0.937 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.000      ; 0.844      ;
; 0.939 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.001     ; 0.845      ;
; 0.940 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.897      ;
; 0.943 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.001     ; 0.849      ;
; 0.947 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.851      ;
; 0.951 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.855      ;
; 0.954 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.858      ;
; 0.954 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.006     ; 0.855      ;
; 0.961 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.007     ; 0.861      ;
; 0.978 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.028      ; 0.913      ;
; 0.984 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 0.926      ;
; 0.990 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 0.932      ;
; 0.996 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.010      ; 0.913      ;
; 1.003 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 0.945      ;
; 1.004 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.028      ; 0.939      ;
; 1.015 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.914      ;
; 1.023 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.922      ;
; 1.025 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.924      ;
; 1.029 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.000      ; 0.936      ;
; 1.034 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.011     ; 0.930      ;
; 1.036 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.940      ;
; 1.037 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.007     ; 0.937      ;
; 1.037 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.941      ;
; 1.038 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.007     ; 0.938      ;
; 1.038 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.011     ; 0.934      ;
; 1.042 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.010     ; 0.939      ;
; 1.044 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.000      ; 0.951      ;
; 1.046 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.027     ; 0.926      ;
; 1.046 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.000      ; 0.953      ;
; 1.049 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.000      ; 0.956      ;
; 1.053 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.952      ;
; 1.065 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 1.007      ;
; 1.067 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 1.009      ;
; 1.068 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.967      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 9.194  ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.831     ; 2.173      ;
; 9.253  ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.785     ; 2.278      ;
; 9.363  ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.897     ; 2.276      ;
; 9.478  ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.947     ; 2.341      ;
; 9.607  ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.947     ; 2.470      ;
; 9.656  ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.947     ; 2.519      ;
; 9.659  ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.947     ; 2.522      ;
; 9.699  ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.071     ; 2.438      ;
; 11.019 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.919     ; 3.910      ;
; 11.307 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.071     ; 4.046      ;
; 11.375 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.947     ; 4.238      ;
; 11.457 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.947     ; 4.320      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.004     ; 1.703      ;
; 2.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.004     ; 1.703      ;
; 2.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.004     ; 1.703      ;
; 2.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.004     ; 1.703      ;
; 2.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.004     ; 1.703      ;
; 2.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.004     ; 1.703      ;
; 2.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.004     ; 1.703      ;
; 2.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.004     ; 1.703      ;
; 2.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.004     ; 1.703      ;
; 2.288 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.704      ;
; 2.288 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.704      ;
; 2.288 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.704      ;
; 2.288 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.704      ;
; 2.288 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.704      ;
; 2.288 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.704      ;
; 2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.021      ; 1.705      ;
; 2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.021      ; 1.705      ;
; 2.307 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.036      ; 1.706      ;
; 2.307 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.036      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.037      ; 1.706      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.036      ; 1.704      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.036      ; 1.704      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.706      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.706      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.706      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.706      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.706      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.040      ; 1.704      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.706      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.320 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.049      ; 1.706      ;
; 2.327 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.056      ; 1.706      ;
; 2.327 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.056      ; 1.706      ;
; 2.327 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.056      ; 1.706      ;
; 2.327 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.056      ; 1.706      ;
; 2.327 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.056      ; 1.706      ;
; 2.327 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.056      ; 1.706      ;
; 2.327 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.056      ; 1.706      ;
; 2.327 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.056      ; 1.706      ;
; 2.327 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.056      ; 1.706      ;
; 2.328 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.057      ; 1.706      ;
; 2.328 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.057      ; 1.706      ;
; 2.328 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.057      ; 1.706      ;
; 2.344 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.089      ; 1.722      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.076      ; 1.703      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.076      ; 1.703      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.110      ; 1.721      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.110      ; 1.721      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.110      ; 1.721      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.110      ; 1.721      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.110      ; 1.721      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.110      ; 1.721      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.110      ; 1.721      ;
; 2.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.135      ; 1.708      ;
; 2.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.135      ; 1.708      ;
; 2.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.135      ; 1.708      ;
; 2.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.135      ; 1.708      ;
; 2.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.135      ; 1.708      ;
; 2.404 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.135      ; 1.708      ;
; 2.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.139      ; 1.707      ;
; 2.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.139      ; 1.707      ;
; 2.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.139      ; 1.707      ;
; 2.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.139      ; 1.707      ;
; 2.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.139      ; 1.707      ;
; 2.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.139      ; 1.707      ;
; 2.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.139      ; 1.707      ;
; 2.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.139      ; 1.707      ;
; 2.411 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.140      ; 1.706      ;
; 2.411 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.140      ; 1.706      ;
; 2.411 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.140      ; 1.706      ;
; 2.411 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.140      ; 1.706      ;
; 2.418 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.149      ; 1.708      ;
; 2.418 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.149      ; 1.708      ;
; 2.418 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.149      ; 1.708      ;
; 2.418 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.149      ; 1.708      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.231 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.052     ; 1.704      ;
; 98.233 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.047     ; 1.707      ;
; 98.233 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.047     ; 1.707      ;
; 98.233 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.047     ; 1.707      ;
; 98.236 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 1.706      ;
; 98.236 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 1.706      ;
; 98.236 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 1.706      ;
; 98.236 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 1.706      ;
; 98.236 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 1.706      ;
; 98.236 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 1.706      ;
; 98.437 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.155      ; 1.705      ;
; 98.466 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.186      ; 1.707      ;
; 98.466 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.186      ; 1.707      ;
; 98.466 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.186      ; 1.707      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.275 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 1.548      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.122      ; 1.549      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.463 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 1.556      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 1.563      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.485 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.956      ; 1.555      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.565      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.565      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.871      ; 1.548      ;
; 0.580 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.854      ; 1.548      ;
; 0.580 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.854      ; 1.548      ;
; 0.580 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.854      ; 1.548      ;
; 0.580 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.854      ; 1.548      ;
; 1.085 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.351      ; 1.550      ;
; 1.085 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.351      ; 1.550      ;
; 1.085 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.351      ; 1.550      ;
; 1.085 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.351      ; 1.550      ;
+-------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.172 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.295      ; 1.551      ;
; 1.172 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.295      ; 1.551      ;
; 1.172 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.295      ; 1.551      ;
; 1.202 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.263      ; 1.549      ;
; 1.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.026      ; 1.550      ;
; 1.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.026      ; 1.550      ;
; 1.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.026      ; 1.550      ;
; 1.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.026      ; 1.550      ;
; 1.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.026      ; 1.550      ;
; 1.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.026      ; 1.550      ;
; 1.443 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.551      ;
; 1.443 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.551      ;
; 1.443 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.551      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
; 1.446 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.549      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 37
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.324
Worst Case Available Settling Time: 21.552 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.251     ; 0.037 ; 0.493    ; 0.275   ; -2.666              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.498  ; 0.163 ; N/A      ; N/A     ; 2603.371            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.075 ; 0.188 ; N/A      ; N/A     ; 16665.870           ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 0.978     ; 0.349 ; N/A      ; N/A     ; 4.304               ;
;  ad9866_clk                                                  ; 2.214     ; 0.135 ; N/A      ; N/A     ; 5.465               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 94.403    ; 0.188 ; 96.152   ; 1.172   ; 49.222              ;
;  spi_ce0                                                     ; 2495.343  ; 0.172 ; N/A      ; N/A     ; 1249.035            ;
;  spi_ce1                                                     ; N/A       ; N/A   ; N/A      ; N/A     ; 1249.250            ;
;  spi_sck                                                     ; 0.251     ; 0.154 ; 0.493    ; 0.275   ; 30.977              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.567     ; 0.463 ; N/A      ; N/A     ; 1249.340            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 1.249     ; 0.037 ; N/A      ; N/A     ; 1249.364            ;
;  virt_ad9866_txclk                                           ; 4.816     ; 9.194 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; -5.332              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_ce0                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_txclk                                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pistrobe        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 302242     ; 0          ; 12         ; 12         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 12         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1592       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 354        ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 48         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 48         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_sck                                                     ; 0          ; 0          ; 48         ; 0          ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 80         ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 143        ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; 308        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 302242     ; 0          ; 12         ; 12         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 12         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1592       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 354        ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 48         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 48         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_sck                                                     ; 0          ; 0          ; 48         ; 0          ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 80         ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 143        ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; 308        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
;                                                             ; virt_ad9866_clk                                             ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_rxclk                                           ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_txclk                                           ; Virtual   ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; Constrained ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; Base      ; Constrained ;
; ad9866_rxclk                                                ; ad9866_rxclk                                                ; Base      ; Constrained ;
; ad9866_txclk                                                ; ad9866_txclk                                                ; Base      ; Constrained ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; Base      ; Constrained ;
; spi_ce[0]                                                   ; spi_ce0                                                     ; Base      ; Constrained ;
; spi_ce[1]                                                   ; spi_ce1                                                     ; Base      ; Constrained ;
; spi_sck                                                     ; spi_sck                                                     ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                           ; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Mon Apr 22 15:03:24 2019
Info: Command: quartus_sta radioberry -c radioberry-10CL016
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0lk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_tln1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_8g9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_8g9:dffpipe14|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(96): txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Warning (332049): Ignored set_max_delay at radioberry.sdc(96): Argument <to> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
    Info (332050): set_max_delay -from spi_slave:spi_slave_rx_inst|rdata[*]    -to txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Warning (332174): Ignored filter at radioberry.sdc(97): txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 97
Warning (332049): Ignored set_max_delay at radioberry.sdc(97): Argument <to> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 97
    Info (332050): set_max_delay -from spi_slave:spi_slave_rx_inst|rdata[*]    -to txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 97
Warning (332174): Ignored filter at radioberry.sdc(99): reset_handler:reset_handler_inst|reset~_Duplicate_1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 99
Warning (332049): Ignored set_max_delay at radioberry.sdc(99): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 99
    Info (332050): set_max_delay -from  reset_handler:reset_handler_inst|reset~_Duplicate_1    -to spi_slave:spi_slave_rx_inst|rdata[*] 5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 99
Warning (332049): Ignored set_max_delay at radioberry.sdc(100): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 100
    Info (332050): set_max_delay -from  reset_handler:reset_handler_inst|reset~_Duplicate_1    -to spi_slave:spi_slave_rx2_inst|treg[*] 5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 100
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.251               0.000 spi_sck 
    Info (332119):     0.567               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.012               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.275               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     2.300               0.000 ad9866_clk 
    Info (332119):     4.816               0.000 virt_ad9866_txclk 
    Info (332119):    94.403               0.000 clk_10mhz 
    Info (332119):  2495.343               0.000 spi_ce0 
    Info (332119):  2599.498               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33326.075               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.422               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.436               0.000 ad9866_clk 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.457               0.000 spi_sck 
    Info (332119):     0.466               0.000 spi_ce0 
    Info (332119):     0.958               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.531               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    12.360               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 spi_sck 
    Info (332119):    96.152               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.976
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.976               0.000 spi_sck 
    Info (332119):     2.778               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.421               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.759               0.000 ad9866_clk 
    Info (332119):    31.538               0.000 spi_sck 
    Info (332119):    49.539               0.000 clk_10mhz 
    Info (332119):  1249.340               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.371               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.510               0.000 spi_ce1 
    Info (332119):  1249.516               0.000 spi_ce0 
    Info (332119):  2603.371               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.870               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 37
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.324
    Info (332114): Worst Case Available Settling Time: 15.562 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.563               0.000 spi_sck 
    Info (332119):     0.577               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.978               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.249               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     2.706               0.000 ad9866_clk 
    Info (332119):     6.236               0.000 virt_ad9866_txclk 
    Info (332119):    94.686               0.000 clk_10mhz 
    Info (332119):  2495.533               0.000 spi_ce0 
    Info (332119):  2599.712               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33326.400               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 clk_10mhz 
    Info (332119):     0.404               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.415               0.000 ad9866_clk 
    Info (332119):     0.418               0.000 spi_sck 
    Info (332119):     0.425               0.000 spi_ce0 
    Info (332119):     0.899               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.515               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    11.607               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.906               0.000 spi_sck 
    Info (332119):    96.478               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.757               0.000 spi_sck 
    Info (332119):     2.461               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.304               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.775               0.000 ad9866_clk 
    Info (332119):    31.440               0.000 spi_sck 
    Info (332119):    49.428               0.000 clk_10mhz 
    Info (332119):  1249.364               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.373               0.000 spi_ce1 
    Info (332119):  1249.383               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.389               0.000 spi_ce0 
    Info (332119):  2603.436               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.935               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 37
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.324
    Info (332114): Worst Case Available Settling Time: 17.151 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.557               0.000 spi_sck 
    Info (332119):     2.214               0.000 ad9866_clk 
    Info (332119):     2.570               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.844               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     3.226               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     9.587               0.000 virt_ad9866_txclk 
    Info (332119):    97.399               0.000 clk_10mhz 
    Info (332119):  2497.818               0.000 spi_ce0 
    Info (332119):  2602.157               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33330.118               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.037
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.037               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.135               0.000 ad9866_clk 
    Info (332119):     0.154               0.000 spi_sck 
    Info (332119):     0.163               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.172               0.000 spi_ce0 
    Info (332119):     0.188               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.188               0.000 clk_10mhz 
    Info (332119):     0.349               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.463               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     9.194               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 2.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.270               0.000 spi_sck 
    Info (332119):    98.231               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.275               0.000 spi_sck 
    Info (332119):     1.172               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.563               0.000 ad9866_rxclk 
    Info (332119):     2.563               0.000 ad9866_txclk 
    Info (332119):     4.729               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.465               0.000 ad9866_clk 
    Info (332119):    30.977               0.000 spi_sck 
    Info (332119):    49.222               0.000 clk_10mhz 
    Info (332119):  1249.035               0.000 spi_ce0 
    Info (332119):  1249.250               0.000 spi_ce1 
    Info (332119):  1249.573               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.688               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2603.673               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.211               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 37
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.324
    Info (332114): Worst Case Available Settling Time: 21.552 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4887 megabytes
    Info: Processing ended: Mon Apr 22 15:03:35 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


