$date
	Fri May 23 23:24:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ EN $end
$scope module dut $end
$var wire 1 # D $end
$var wire 1 $ EN $end
$var wire 1 " Q $end
$var wire 1 ! Qn $end
$var wire 1 % R $end
$var wire 1 & S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#5
1#
#15
0#
#25
1#
#30
1"
0!
1%
1$
0#
#35
1!
0"
0%
1&
1#
#45
1"
0!
1%
0&
0#
#55
1!
0"
0%
1&
1#
#70
0&
0$
0#
#75
1#
#85
1"
0!
1%
1$
0#
#95
1!
0"
0%
1&
1#
#100
1"
0!
1%
0&
0#
#105
0%
0$
1#
#115
0#
#120
