static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_5 * V_5 ;\r\nT_3 * V_6 ;\r\nT_6 V_7 , V_8 ;\r\nT_1 * V_9 ;\r\nV_7 = F_2 ( V_1 , 6 ) ;\r\nV_8 = F_2 ( V_1 , 10 ) ;\r\nif ( ( V_7 == 0 ) == ( V_8 == 0 ) )\r\nreturn 12 ;\r\nF_3 ( V_2 -> V_10 , V_11 , L_1 ) ;\r\nif ( V_8 == 0 ) {\r\nF_3 ( V_2 -> V_10 , V_12 , L_2 ) ;\r\nV_5 = F_4 ( V_3 , V_13 , V_1 ,\r\n0 , 44 , L_3 ) ;\r\nV_6 = F_5 ( V_5 , V_14 ) ;\r\nF_6 ( V_6 , V_15 , V_1 ,\r\n0 , 4 , V_16 ) ;\r\nF_7 ( V_6 , V_17 , V_1 ,\r\n6 , 2 , V_7 ) ;\r\nV_9 = F_8 ( V_1 , 44 ) ;\r\nF_9 ( V_18 , V_7 , V_9 , V_2 ,\r\nV_3 ) ;\r\n}\r\nif ( V_7 == 0 ) {\r\nF_3 ( V_2 -> V_10 , V_12 , L_4 ) ;\r\nV_5 = F_4 ( V_3 , V_13 , V_1 ,\r\n0 , 56 , L_5 ) ;\r\nV_6 = F_5 ( V_5 , V_14 ) ;\r\nF_6 ( V_6 , V_15 , V_1 ,\r\n0 , 4 , V_16 ) ;\r\nF_7 ( V_6 , V_17 , V_1 ,\r\n10 , 2 , V_8 ) ;\r\nV_9 = F_8 ( V_1 , 56 ) ;\r\nF_9 ( V_18 , V_8 , V_9 , V_2 ,\r\nV_3 ) ;\r\n}\r\nreturn F_10 ( V_1 ) ;\r\n}\r\nvoid\r\nF_11 ( void )\r\n{\r\nstatic T_7 V_19 [] = {\r\n{ & V_15 ,\r\n{ L_6 , L_7 , V_20 , V_21 , NULL , 0x0 ,\r\nNULL , V_22 } } ,\r\n{ & V_17 ,\r\n{ L_8 , L_9 , V_23 , V_24 , F_12 ( V_25 ) , 0x0 ,\r\nNULL , V_22 } } ,\r\n} ;\r\nstatic T_8 * V_26 [] = {\r\n& V_14 ,\r\n} ;\r\nV_13 = F_13 ( L_2 ,\r\nL_1 , L_10 ) ;\r\nF_14 ( V_13 , V_19 , F_15 ( V_19 ) ) ;\r\nF_16 ( V_26 , F_15 ( V_26 ) ) ;\r\n}\r\nvoid\r\nF_17 ( void )\r\n{\r\nT_9 V_27 ;\r\nV_18 = F_18 ( L_11 ) ;\r\nV_27 = F_19 ( F_1 ,\r\nV_13 ) ;\r\nF_20 ( L_12 , V_28 , V_27 ) ;\r\n}
