# [doc = "Register `INT_EVENT1_IIDX` reader"] pub type R = crate :: R < INT_EVENT1_IIDX_SPEC > ; # [doc = "Field `INT_EVENT1_IIDX_STAT` reader - Interrupt index status"] pub type INT_EVENT1_IIDX_STAT_R = crate :: FieldReader < INT_EVENT1_IIDX_STAT_A > ; # [doc = "Interrupt index status\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u16)] pub enum INT_EVENT1_IIDX_STAT_A { # [doc = "0: NO_INTR"] INT_EVENT1_IIDX_STAT_NO_INTR = 0 , # [doc = "3: HIGHIFG"] INT_EVENT1_IIDX_STAT_HIGHIFG = 3 , # [doc = "4: LOWIFG"] INT_EVENT1_IIDX_STAT_LOWIFG = 4 , # [doc = "5: INIFG"] INT_EVENT1_IIDX_STAT_INIFG = 5 , # [doc = "9: MEMRESIFG0"] INT_EVENT1_IIDX_STAT_MEMRESIFG0 = 9 , } impl From < INT_EVENT1_IIDX_STAT_A > for u16 { # [inline (always)] fn from (variant : INT_EVENT1_IIDX_STAT_A) -> Self { variant as _ } } impl crate :: FieldSpec for INT_EVENT1_IIDX_STAT_A { type Ux = u16 ; } impl INT_EVENT1_IIDX_STAT_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Option < INT_EVENT1_IIDX_STAT_A > { match self . bits { 0 => Some (INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_NO_INTR) , 3 => Some (INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_HIGHIFG) , 4 => Some (INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_LOWIFG) , 5 => Some (INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_INIFG) , 9 => Some (INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_MEMRESIFG0) , _ => None , } } # [doc = "NO_INTR"] # [inline (always)] pub fn is_int_event1_iidx_stat_no_intr (& self) -> bool { * self == INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_NO_INTR } # [doc = "HIGHIFG"] # [inline (always)] pub fn is_int_event1_iidx_stat_highifg (& self) -> bool { * self == INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_HIGHIFG } # [doc = "LOWIFG"] # [inline (always)] pub fn is_int_event1_iidx_stat_lowifg (& self) -> bool { * self == INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_LOWIFG } # [doc = "INIFG"] # [inline (always)] pub fn is_int_event1_iidx_stat_inifg (& self) -> bool { * self == INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_INIFG } # [doc = "MEMRESIFG0"] # [inline (always)] pub fn is_int_event1_iidx_stat_memresifg0 (& self) -> bool { * self == INT_EVENT1_IIDX_STAT_A :: INT_EVENT1_IIDX_STAT_MEMRESIFG0 } } impl R { # [doc = "Bits 0:9 - Interrupt index status"] # [inline (always)] pub fn int_event1_iidx_stat (& self) -> INT_EVENT1_IIDX_STAT_R { INT_EVENT1_IIDX_STAT_R :: new ((self . bits & 0x03ff) as u16) } } # [doc = "Interrupt index\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`int_event1_iidx::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct INT_EVENT1_IIDX_SPEC ; impl crate :: RegisterSpec for INT_EVENT1_IIDX_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [`int_event1_iidx::R`](R) reader structure"] impl crate :: Readable for INT_EVENT1_IIDX_SPEC { } # [doc = "`reset()` method sets INT_EVENT1_IIDX to value 0"] impl crate :: Resettable for INT_EVENT1_IIDX_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }