{"vcs1":{"timestamp_begin":1678937725.109026135, "rt":0.38, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1678937725.547255467, "rt":0.40, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1678937726.006278379, "rt":0.23, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678937724.802093612}
{"VCS_COMP_START_TIME": 1678937724.802093612}
{"VCS_COMP_END_TIME": 1678937726.302886546}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338232}}
{"stitch_vcselab": {"peak_mem": 238956}}
