Saurabh N. Adya , Igor L. Markov , Paul G. Villarrubia, On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.311, November 09-13, 2003[doi>10.1109/ICCAD.2003.107]
Ameya Agnihotri , Mehmet Can YILDIZ , Ateen Khatkhate , Ajita Mathur , Satoshi Ono , Patrick H. Madden, Fractional Cut: Improved Recursive Bisection Placement, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.307, November 09-13, 2003[doi>10.1109/ICCAD.2003.72]
K. A. Berman and J. L. Paul. 2005. Algorithms: Sequential, Parallel and Distributed, Course Technology, Thomson Learning Inc.
P. H. Buffet, J. Natonio, R. A. Proctor, Y. H. Sun, and G. Yasar. 2000. Methodology for I/O cell placement and checking in ASIC designs using area-array power grid. In Proceedings of IEEE Custom Integrated Circuits Conference. 125--128.
Andrew E. Caldwell , Andrew B. Kahng , Igor L. Markov, Can recursive bisection alone produce routable placements?, Proceedings of the 37th Annual Design Automation Conference, p.477-482, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337549]
Z. W. Chen and J. T. Yan. 2011. Timing-constrained I/O buffer placement for flip-chip designs. In Proceedings of Design, Automation & Test in Europe. 619--624.
Mark de Berg , Otfried Cheong , Marc van Kreveld , Mark Overmars, Computational Geometry: Algorithms and Applications, Springer-Verlag TELOS, Santa Clara, CA, 2008
P. Dehkordi and D. W. Bouldin. 1993. Design for packageability: The impact of bonding technology on the size and layout of VLSI dies. In Proceedings of IEEE Multi-Chip Module Conference. 153--159.
Jia-Wei Fang , Yao-Wen Chang, Area-I/O flip-chip routing for chip-package co-design, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Jia-Wei Fang , Martin D. F. Wong , Yao-Wen Chang, Flip-chip routing with unified area-I/O pad assignments for package-board co-design, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630002]
H. Y. Hsieh and T. C. Wang. 2005. Simple yet effective algorithms for block and I/O buffer placement in flip-chip design. In Proceedings of IEEE International Symposium on Circuits and Systems. 1879--1882.
Ming-Fang Lai , Hung-Ming Chen, An Implementation of Performance-Driven Block and I/O Placement for Chip-Package Codesign, Proceedings of the 9th international symposium on Quality Electronic Design, p.604-607, March 17-19, 2008
Ren-Jie Lee , Hung-Ming Chen, A study of row-based area-array I/O design planning in concurrent chip-package design flow, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.2, p.1-19, March 2013[doi>10.1145/2442087.2442101]
Chih-Yang Peng , Wen-Chang Chao , Yao-Wen Chang , Jyh-Herng Wang, Simultaneous block and I/O buffer floorplanning for flip-chip design, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118357]
Cheng-Yu Wang , Wai-Kei Mak, Signal skew aware floorplanning and bumper signal assignment technique for flip-chip, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Jinjun Xiong , Yiu-Chung Wong , Egino Sarto , Lei He, Constraint driven I/O planning and placement for chip-package co-design, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118356]
Jin-Tai Yan , Zhi-Wei Chen, IO connection assignment and RDL routing for flip-chip designs, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
