{
  "design": {
    "design_info": {
      "boundary_crc": "0x74A8B49DFC6C32E5",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../RISC-V2p.gen/sources_1/bd/SharedRAM",
      "name": "SharedRAM",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "ports": {
      "DataAddress": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DataCE": {
        "type": "ce",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "Clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "SharedRAM_Clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "DataIn": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DataOut": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DataWrite": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "Reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "InstructionAddress": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "InstructionCE": {
        "type": "ce",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "InstructionOut": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "SharedRAM_blk_mem_gen_0_0",
        "xci_path": "ip/SharedRAM_blk_mem_gen_0_0/SharedRAM_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      }
    },
    "nets": {
      "Clock_1": {
        "ports": [
          "Clock",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb"
        ]
      },
      "DataAddress_1": {
        "ports": [
          "DataAddress",
          "blk_mem_gen_0/addra"
        ]
      },
      "DataCE_1": {
        "ports": [
          "DataCE",
          "blk_mem_gen_0/ena"
        ]
      },
      "DataIn_1": {
        "ports": [
          "DataIn",
          "blk_mem_gen_0/dina"
        ]
      },
      "DataWrite_1": {
        "ports": [
          "DataWrite",
          "blk_mem_gen_0/wea"
        ]
      },
      "InstructionAddress_1": {
        "ports": [
          "InstructionAddress",
          "blk_mem_gen_0/addrb"
        ]
      },
      "InstructionCE_1": {
        "ports": [
          "InstructionCE",
          "blk_mem_gen_0/enb"
        ]
      },
      "Reset_1": {
        "ports": [
          "Reset",
          "blk_mem_gen_0/rsta",
          "blk_mem_gen_0/rstb"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "DataOut"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "InstructionOut"
        ]
      }
    }
  }
}