119. Printing statistics.

=== and_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_and2_1                   1

   Chip area for module '\and_cell': 9.072000
     of which used for sequential elements: 0.000000 (0.00%)

=== dff_cell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  1
     sg13g2_tiehi                    1

   Chip area for module '\dff_cell': 54.432000
     of which used for sequential elements: 47.174400 (86.67%)

=== dffsr_cell ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     sg13g2_inv_1                    2
     sg13g2_sdfbbp_1                 1
     sg13g2_tielo                    2

   Area for cell type \sg13g2_sdfbbp_1 is unknown!

   Chip area for module '\dffsr_cell': 25.401600
     of which used for sequential elements: 0.000000 (0.00%)

=== mux_cell ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

   Chip area for module '\mux_cell': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== nand_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_nand2_1                  1

   Chip area for module '\nand_cell': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== not_cell ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_inv_1                    1

   Chip area for module '\not_cell': 5.443200
     of which used for sequential elements: 0.000000 (0.00%)

=== or_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_or2_1                    1

   Chip area for module '\or_cell': 9.072000
     of which used for sequential elements: 0.000000 (0.00%)

=== tt_um_wokwi_group_1 ===

   Number of wires:                690
   Number of wire bits:            725
   Number of public wires:         598
   Number of public wire bits:     633
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                688
     and_cell                       16
     dff_cell                       37
     dffsr_cell                      8
     mux_cell                        4
     nand_cell                      15
     not_cell                      430
     or_cell                        47
     sg13g2_a21o_1                   1
     sg13g2_a221oi_1                 2
     sg13g2_a22oi_1                 29
     sg13g2_and2_1                  15
     sg13g2_and3_1                   2
     sg13g2_and4_1                   5
     sg13g2_inv_1                    3
     sg13g2_nand2_1                  4
     sg13g2_nand2b_1                 3
     sg13g2_nand3_1                  5
     sg13g2_nand4_1                  5
     sg13g2_nor2_1                   2
     sg13g2_nor2b_1                  4
     sg13g2_o21ai_1                  2
     sg13g2_or2_1                    1
     sg13g2_or4_1                    1
     sg13g2_tielo                   24
     sg13g2_xnor2_1                  8
     xor_cell                       15

   Area for cell type \xor_cell is unknown!
   Area for cell type \or_cell is unknown!
   Area for cell type \and_cell is unknown!
   Area for cell type \dffsr_cell is unknown!
   Area for cell type \not_cell is unknown!
   Area for cell type \nand_cell is unknown!
   Area for cell type \dff_cell is unknown!
   Area for cell type \mux_cell is unknown!

   Chip area for module '\tt_um_wokwi_group_1': 1145.604600
     of which used for sequential elements: 0.000000 (0.00%)

=== xor_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_xor2_1                   1

   Chip area for module '\xor_cell': 14.515200
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   tt_um_wokwi_group_1               1
     and_cell                       16
     dff_cell                       37
     dffsr_cell                      8
     mux_cell                        4
     nand_cell                      15
     not_cell                      430
     or_cell                        47
     xor_cell                       15

   Number of wires:               2110
   Number of wire bits:           2145
   Number of public wires:        1949
   Number of public wire bits:    1984
   Number of ports:               1359
   Number of port bits:           1394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                757
     sg13g2_a21o_1                   1
     sg13g2_a221oi_1                 2
     sg13g2_a22oi_1                 29
     sg13g2_and2_1                  31
     sg13g2_and3_1                   2
     sg13g2_and4_1                   5
     sg13g2_dfrbp_1                 37
     sg13g2_inv_1                  449
     sg13g2_mux2_1                   4
     sg13g2_nand2_1                 19
     sg13g2_nand2b_1                 3
     sg13g2_nand3_1                  5
     sg13g2_nand4_1                  5
     sg13g2_nor2_1                   2
     sg13g2_nor2b_1                  4
     sg13g2_o21ai_1                  2
     sg13g2_or2_1                   48
     sg13g2_or4_1                    1
     sg13g2_sdfbbp_1                 8
     sg13g2_tiehi                   37
     sg13g2_tielo                   40
     sg13g2_xnor2_1                  8
     sg13g2_xor2_1                  15

   Chip area for top module '\tt_um_wokwi_group_1': 6674.081400
     of which used for sequential elements: 0.000000 (0.00%)

