Analysis & Synthesis report for tp
Mon May 14 20:56:28 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize
 12. State Machine - |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 13. State Machine - |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_state
 14. State Machine - |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_next
 15. State Machine - |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_state
 16. State Machine - |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_next
 17. Registers Protected by Synthesis
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 27. Source assignments for mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0
 28. Source assignments for mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated
 29. Source assignments for mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_psi1:auto_generated
 30. Source assignments for mp:u0|mp_uart_0:uart_0
 31. Source assignments for mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 34. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 35. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_003:cmd_demux_003
 36. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux
 37. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_001
 38. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 39. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_003
 40. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 41. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_005
 42. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_006:rsp_demux_006
 43. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_007
 44. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_008
 45. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_009
 46. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_010
 47. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_011
 48. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_012
 49. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_013
 50. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_014
 51. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_015
 52. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_016
 53. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_017
 54. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_018
 55. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for mp:u0|altera_reset_controller:rst_controller
 72. Source assignments for mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 73. Source assignments for mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 74. Source assignments for mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Source assignments for mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 77. Parameter Settings for User Entity Instance: mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo
 78. Parameter Settings for User Entity Instance: mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo
 79. Parameter Settings for User Entity Instance: mp:u0|altera_avalon_mailbox:mailbox_simple_0
 80. Parameter Settings for User Entity Instance: mp:u0|mp_onchip_memory2_0:onchip_memory2_0
 81. Parameter Settings for User Entity Instance: mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: mp:u0|mp_onchip_memory2_1:onchip_memory2_1
 83. Parameter Settings for User Entity Instance: mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: mp:u0|mp_pll_0:pll_0|altera_pll:altera_pll_i
 85. Parameter Settings for User Entity Instance: mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 86. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator
 87. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 88. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 89. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator
 90. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 91. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator
 92. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator
 93. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator
 94. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator
 95. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator
 96. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 97. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator
 98. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator
 99. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator
100. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator
101. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator
102. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator
103. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator
104. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
105. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
106. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
107. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
108. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator
109. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent
110. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
111. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
112. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent
113. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
114. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent
117. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent
120. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent
123. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent
126. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent
129. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
132. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
135. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent
136. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent
139. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent
142. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent
145. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent
148. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent
151. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent
154. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
157. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
160. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
163. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
166. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent
169. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router|mp_mm_interconnect_0_router_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001|mp_mm_interconnect_0_router_001_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_002:router_002|mp_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_003:router_003|mp_mm_interconnect_0_router_003_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_004|mp_mm_interconnect_0_router_004_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_005|mp_mm_interconnect_0_router_004_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_006|mp_mm_interconnect_0_router_006_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_007|mp_mm_interconnect_0_router_004_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_008|mp_mm_interconnect_0_router_008_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_009|mp_mm_interconnect_0_router_004_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_010:router_010|mp_mm_interconnect_0_router_010_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_011|mp_mm_interconnect_0_router_006_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_012|mp_mm_interconnect_0_router_006_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_013|mp_mm_interconnect_0_router_008_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_014|mp_mm_interconnect_0_router_006_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_015|mp_mm_interconnect_0_router_015_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_016|mp_mm_interconnect_0_router_015_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_017|mp_mm_interconnect_0_router_015_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_018|mp_mm_interconnect_0_router_018_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_019|mp_mm_interconnect_0_router_015_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_020|mp_mm_interconnect_0_router_015_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_021|mp_mm_interconnect_0_router_018_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_022:router_022|mp_mm_interconnect_0_router_022_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_data_master_limiter
195. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
196. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
197. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_instruction_master_limiter
198. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
199. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
200. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
201. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
202. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
203. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
204. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb
205. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
206. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb
207. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
208. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb
209. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
210. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb
211. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
212. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb
213. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
214. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb
215. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
216. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb
217. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
218. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
219. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
220. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
221. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
222. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
223. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
224. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb
225. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
226. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter
227. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
228. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter
229. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
230. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
231. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
232. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
233. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
234. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
235. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
236. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
237. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
238. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
239. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
240. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
241. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
242. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
243. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
244. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
245. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
246. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
247. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
248. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
249. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
250. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
251. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
252. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
253. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
254. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
255. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
256. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
257. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
258. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
259. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
260. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
261. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
262. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
263. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
264. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
265. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
266. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
267. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
268. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
269. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
270. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
271. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
272. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
273. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
274. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
275. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
276. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
277. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
278. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
279. Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
280. Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller
281. Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
282. Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
283. Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller_001
284. Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
285. Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
286. Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller_002
287. Parameter Settings for Inferred Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
288. scfifo Parameter Settings by Entity Instance
289. altsyncram Parameter Settings by Entity Instance
290. Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller_002"
291. Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
292. Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller_001"
293. Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
294. Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller"
295. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
296. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
297. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
298. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
299. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
300. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
301. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
302. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
303. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"
304. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
305. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"
306. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
307. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
308. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
309. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
310. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
311. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
312. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_022:router_022|mp_mm_interconnect_0_router_022_default_decode:the_default_decode"
313. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_018|mp_mm_interconnect_0_router_018_default_decode:the_default_decode"
314. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_015|mp_mm_interconnect_0_router_015_default_decode:the_default_decode"
315. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_010:router_010|mp_mm_interconnect_0_router_010_default_decode:the_default_decode"
316. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_008|mp_mm_interconnect_0_router_008_default_decode:the_default_decode"
317. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_006|mp_mm_interconnect_0_router_006_default_decode:the_default_decode"
318. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_004|mp_mm_interconnect_0_router_004_default_decode:the_default_decode"
319. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_003:router_003|mp_mm_interconnect_0_router_003_default_decode:the_default_decode"
320. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_002:router_002|mp_mm_interconnect_0_router_002_default_decode:the_default_decode"
321. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001|mp_mm_interconnect_0_router_001_default_decode:the_default_decode"
322. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router|mp_mm_interconnect_0_router_default_decode:the_default_decode"
323. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo"
324. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent"
325. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
326. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
327. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
328. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
329. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
330. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
331. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
332. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
333. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo"
334. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent"
335. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo"
336. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent"
337. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo"
338. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent"
339. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo"
340. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent"
341. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo"
342. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent"
343. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo"
344. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent"
345. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo"
346. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent"
347. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
348. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
349. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
350. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo"
351. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent"
352. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo"
353. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent"
354. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo"
355. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent"
356. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo"
357. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent"
358. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo"
359. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent"
360. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
361. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
362. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent"
363. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
364. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
365. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent"
366. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator"
367. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
368. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
369. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
370. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
371. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator"
372. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator"
373. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator"
374. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator"
375. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator"
376. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator"
377. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator"
378. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
379. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
380. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator"
381. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator"
382. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator"
383. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator"
384. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
385. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator"
386. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
387. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
388. Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator"
389. Port Connectivity Checks: "mp:u0|mp_uart_0:uart_0"
390. Port Connectivity Checks: "mp:u0|mp_pll_0:pll_0|altera_pll:altera_pll_i"
391. Port Connectivity Checks: "mp:u0|mp_pll_0:pll_0"
392. Port Connectivity Checks: "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu"
393. Port Connectivity Checks: "mp:u0|mp_nios2_gen2_1:nios2_gen2_1"
394. Port Connectivity Checks: "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu"
395. Port Connectivity Checks: "mp:u0|mp_nios2_gen2_0:nios2_gen2_0"
396. Port Connectivity Checks: "mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|mp_new_sdram_controller_0_input_efifo_module:the_mp_new_sdram_controller_0_input_efifo_module"
397. Port Connectivity Checks: "mp:u0|altera_avalon_mailbox:mailbox_simple_0"
398. Port Connectivity Checks: "mp:u0|mp_jtag_uart_0:jtag_uart_0"
399. Port Connectivity Checks: "mp:u0"
400. Post-Synthesis Netlist Statistics for Top Partition
401. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
402. Elapsed Time Per Partition
403. Analysis & Synthesis Messages
404. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 14 20:56:28 2018       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; tp                                          ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6655                                        ;
; Total pins                      ; 130                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,227,200                                   ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_top_level  ; tp                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/DE1_SoC_top_level.vhd                                                                                   ; yes             ; User VHDL File                               ; C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd                                                                 ;             ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/mp.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/mp.v                                                                     ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_mailbox.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_mailbox.v                                       ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_sc_fifo.v                                       ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_clock_crosser.v                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_clock_crosser.v                              ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv                                   ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter.sv                                ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter_uncmpr.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter_uncmpr.sv                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_uncompressor.sv                           ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_master_agent.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_master_agent.sv                                 ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_master_translator.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_master_translator.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_slave_agent.sv                                  ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_slave_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_slave_translator.sv                             ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_traffic_limiter.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_traffic_limiter.sv                              ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_width_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_width_adapter.sv                                ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_reset_controller.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_reset_controller.v                                     ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_reset_synchronizer.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_reset_synchronizer.v                                   ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_std_synchronizer_nocut.v                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_std_synchronizer_nocut.v                               ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_irq_mapper.sv                                              ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v                                              ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v                                        ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter.v                      ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_006.v                  ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux.sv                             ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_001.sv                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_002.sv                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_003.sv                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux.sv                               ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_002.sv                           ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_006.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_006.sv                           ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router.sv                                ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_001.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_002.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_003.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_004.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_006.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_008.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_010.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_010.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_015.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_015.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_018.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_018.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_022.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_022.sv                            ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux.sv                             ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux_002.sv                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux_006.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux_006.sv                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux.sv                               ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_001.sv                           ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_002.sv                           ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_003.sv                           ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mutex_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mutex_0.v                                                  ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_new_sdram_controller_0.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_new_sdram_controller_0.v                                   ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0.v                                             ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v                                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_tck.v                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_mult_cell.v                               ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_test_bench.v                              ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1.v                                             ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v                                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_sysclk.v                      ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_tck.v                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_wrapper.v                     ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_mult_cell.v                               ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_test_bench.v                              ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_0.hex                                       ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_0.v                                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_1.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_1.hex                                       ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_1.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_1.v                                         ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_performance_counter_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_performance_counter_0.v                                    ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pio_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pio_0.v                                                    ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pio_2.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pio_2.v                                                    ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pll_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pll_0.v                                                    ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v                                                   ; mp          ;
; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd                                              ; yes             ; Auto-Found VHDL File                         ; c:/temp/tp3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd                                              ; mp          ;
; scfifo.tdf                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                 ;             ;
; a_regfifo.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                              ;             ;
; a_dpfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;             ;
; a_i2fifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;             ;
; a_fffifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                               ;             ;
; a_f2fifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;             ;
; aglobal160.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                             ;             ;
; db/scfifo_3291.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/scfifo_3291.tdf                                                                ;             ;
; db/a_dpfifo_5771.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/a_dpfifo_5771.tdf                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/a_fefifo_7cf.tdf                                                               ;             ;
; db/cntr_vg7.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/cntr_vg7.tdf                                                                   ;             ;
; db/altsyncram_7pu1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_7pu1.tdf                                                            ;             ;
; db/cntr_jgb.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/cntr_jgb.tdf                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                        ;             ;
; altera_sld_agent_endpoint.vhd                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                              ;             ;
; altera_fabric_endpoint.vhd                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                 ;             ;
; altsyncram.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; a_rdenreg.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_spj1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_spj1.tdf                                                            ;             ;
; db/altsyncram_rgj1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_rgj1.tdf                                                            ;             ;
; db/altsyncram_pdj1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_pdj1.tdf                                                            ;             ;
; db/altsyncram_voi1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_voi1.tdf                                                            ;             ;
; altera_mult_add.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                        ;             ;
; db/altera_mult_add_37p2.v                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altera_mult_add_37p2.v                                                         ;             ;
; altera_mult_add_rtl.v                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                      ;             ;
; db/altsyncram_lpi1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_lpi1.tdf                                                            ;             ;
; db/altsyncram_4kl1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_4kl1.tdf                                                            ;             ;
; db/altsyncram_baj1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_baj1.tdf                                                            ;             ;
; altera_std_synchronizer.v                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                  ;             ;
; db/altsyncram_qid1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_qid1.tdf                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; db/altsyncram_osi1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_osi1.tdf                                                            ;             ;
; db/decode_8la.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/decode_8la.tdf                                                                 ;             ;
; db/mux_5hb.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/mux_5hb.tdf                                                                    ;             ;
; db/altsyncram_psi1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_psi1.tdf                                                            ;             ;
; altera_pll.v                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v                                               ;             ;
; sld_hub.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/slda4b0afb8/alt_sld_fab.v                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/alt_sld_fab.v                                                   ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab.v                            ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                     ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                  ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                             ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
; sld_rom_sr.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; db/altsyncram_40n1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_40n1.tdf                                                            ;             ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                               ;
+---------------------------------------------+-------------------------------------------------------------+
; Resource                                    ; Usage                                                       ;
+---------------------------------------------+-------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4524                                                        ;
;                                             ;                                                             ;
; Combinational ALUT usage for logic          ; 6891                                                        ;
;     -- 7 input functions                    ; 41                                                          ;
;     -- 6 input functions                    ; 1412                                                        ;
;     -- 5 input functions                    ; 1247                                                        ;
;     -- 4 input functions                    ; 1437                                                        ;
;     -- <=3 input functions                  ; 2754                                                        ;
;                                             ;                                                             ;
; Dedicated logic registers                   ; 6655                                                        ;
;                                             ;                                                             ;
; I/O pins                                    ; 130                                                         ;
; Total MLAB memory bits                      ; 0                                                           ;
; Total block memory bits                     ; 2227200                                                     ;
;                                             ;                                                             ;
; Total DSP Blocks                            ; 6                                                           ;
;                                             ;                                                             ;
; Total PLLs                                  ; 3                                                           ;
;     -- PLLs                                 ; 3                                                           ;
;                                             ;                                                             ;
; Maximum fan-out node                        ; mp:u0|mp_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 6381                                                        ;
; Total fan-out                               ; 66868                                                       ;
; Average fan-out                             ; 4.56                                                        ;
+---------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |DE1_SoC_top_level                                                                                                                      ; 6891 (1)          ; 6655 (0)     ; 2227200           ; 6          ; 130  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                       ; DE1_SoC_top_level                            ; work         ;
;    |mp:u0|                                                                                                                              ; 6756 (0)          ; 6566 (0)     ; 2227200           ; 6          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0                                                                                                                                                                                                                                                                                                                                                 ; mp                                           ; mp           ;
;       |Counter:prog_counter_0|                                                                                                          ; 93 (93)           ; 69 (69)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|Counter:prog_counter_0                                                                                                                                                                                                                                                                                                                          ; Counter                                      ; mp           ;
;       |Counter:prog_counter_1|                                                                                                          ; 93 (93)           ; 69 (69)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|Counter:prog_counter_1                                                                                                                                                                                                                                                                                                                          ; Counter                                      ; mp           ;
;       |Counter:prog_counter_2|                                                                                                          ; 99 (99)           ; 69 (69)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|Counter:prog_counter_2                                                                                                                                                                                                                                                                                                                          ; Counter                                      ; mp           ;
;       |altera_avalon_mailbox:mailbox_simple_0|                                                                                          ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                                                          ; altera_avalon_mailbox                        ; mp           ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                      ; mp           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; mp           ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                      ; mp           ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; mp           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                    ; mp           ;
;       |mp_jtag_uart_0:jtag_uart_0|                                                                                                      ; 114 (34)          ; 112 (13)     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                      ; mp_jtag_uart_0                               ; mp           ;
;          |alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|                                                                           ; 33 (33)           ; 59 (59)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                            ; work         ;
;          |mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|                                                                          ; 23 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                  ; mp_jtag_uart_0_scfifo_r                      ; mp           ;
;             |scfifo:rfifo|                                                                                                              ; 23 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                     ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 23 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                          ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 23 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                     ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 11 (5)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                        ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                             ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                               ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                     ; cntr_jgb                                     ; work         ;
;          |mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|                                                                          ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                  ; mp_jtag_uart_0_scfifo_w                      ; mp           ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                     ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                          ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                     ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                        ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                             ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                               ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                     ; cntr_jgb                                     ; work         ;
;       |mp_mm_interconnect_0:mm_interconnect_0|                                                                                          ; 1500 (0)          ; 1429 (0)     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                          ; mp_mm_interconnect_0                         ; mp           ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|                                                      ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|                                                        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|                                                                              ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|                                                                              ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                             ; 18 (18)           ; 26 (26)      ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                        ; mp           ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                    ; altsyncram                                   ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                     ; altsyncram_40n1                              ; work         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                               ; 33 (33)           ; 88 (88)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|                                                                     ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|                                                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|                                                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                                ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|                                                                                ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|                                                           ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|                                                           ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                        ; mp           ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)             ; 140 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser     ; mp           ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 140 (136)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser               ; mp           ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 5 (0)             ; 74 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser     ; mp           ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 74 (70)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser               ; mp           ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 5 (0)             ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser     ; mp           ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 76 (72)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser               ; mp           ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)             ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser     ; mp           ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 72 (68)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser               ; mp           ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 4 (0)             ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser     ; mp           ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 72 (68)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser               ; mp           ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 4 (0)             ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser     ; mp           ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 72 (68)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser               ; mp           ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 4 (0)             ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser     ; mp           ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 72 (68)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser               ; mp           ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; mp           ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)             ; 142 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser     ; mp           ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 142 (138)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser               ; mp           ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                           ; altera_std_synchronizer_nocut                ; mp           ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                           ; altera_std_synchronizer_nocut                ; mp           ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                   ; mp           ;
;          |altera_merlin_master_agent:nios2_gen2_1_data_master_agent|                                                                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                   ; mp           ;
;          |altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                    ; mp           ;
;          |altera_merlin_slave_agent:mutex_0_s1_agent|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                    ; mp           ;
;          |altera_merlin_slave_agent:mutex_1_s1_agent|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                    ; mp           ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                    ; 18 (11)           ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                    ; mp           ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7 (7)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor             ; mp           ;
;          |altera_merlin_slave_agent:onchip_memory2_1_s1_agent|                                                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                    ; mp           ;
;          |altera_merlin_slave_agent:pio_2_s1_agent|                                                                                     ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                    ; mp           ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|                                                 ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|                                                   ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:mutex_0_s1_translator|                                                                         ; 7 (7)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:mutex_1_s1_translator|                                                                         ; 7 (7)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|                                                       ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:onchip_memory2_1_s1_translator|                                                                ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:performance_counter_1_control_slave_translator|                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 4 (4)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                                                                           ; 7 (7)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:pio_2_s1_translator|                                                                           ; 7 (7)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator|                                                      ; 7 (7)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator|                                                      ; 10 (10)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator|                                                      ; 9 (9)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 6 (6)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator               ; mp           ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 14 (14)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                ; mp           ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 12 (12)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                ; mp           ;
;          |altera_merlin_traffic_limiter:nios2_gen2_1_data_master_limiter|                                                               ; 14 (14)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                ; mp           ;
;          |altera_merlin_traffic_limiter:nios2_gen2_1_instruction_master_limiter|                                                        ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                ; mp           ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                                      ; 51 (51)           ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                  ; mp           ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                                      ; 53 (53)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                  ; mp           ;
;          |mp_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                     ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                 ; mp_mm_interconnect_0_cmd_demux               ; mp           ;
;          |mp_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                             ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_cmd_demux_001           ; mp           ;
;          |mp_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_cmd_demux_002           ; mp           ;
;          |mp_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_cmd_demux_003           ; mp           ;
;          |mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                 ; 53 (49)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_cmd_mux_002             ; mp           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; altera_merlin_arbitrator                     ; mp           ;
;          |mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                                 ; 53 (49)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_cmd_mux_002             ; mp           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; altera_merlin_arbitrator                     ; mp           ;
;          |mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|                                                                                 ; 46 (41)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_cmd_mux_002             ; mp           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; altera_merlin_arbitrator                     ; mp           ;
;          |mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|                                                                                 ; 22 (17)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_cmd_mux_002             ; mp           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; altera_merlin_arbitrator                     ; mp           ;
;          |mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|                                                                                 ; 58 (54)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_cmd_mux_002             ; mp           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; altera_merlin_arbitrator                     ; mp           ;
;          |mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|                                                                                 ; 46 (41)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_cmd_mux_002             ; mp           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; altera_merlin_arbitrator                     ; mp           ;
;          |mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|                                                                                 ; 53 (49)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_cmd_mux_002             ; mp           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; altera_merlin_arbitrator                     ; mp           ;
;          |mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|                                                                                 ; 60 (56)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_cmd_mux_002             ; mp           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; altera_merlin_arbitrator                     ; mp           ;
;          |mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|                                                                                 ; 95 (85)           ; 9 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_cmd_mux_006             ; mp           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (7)            ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; altera_merlin_arbitrator                     ; mp           ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                  ; altera_merlin_arb_adder                      ; mp           ;
;          |mp_mm_interconnect_0_router:router|                                                                                           ; 37 (37)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                       ; mp_mm_interconnect_0_router                  ; mp           ;
;          |mp_mm_interconnect_0_router_001:router_001|                                                                                   ; 45 (45)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                               ; mp_mm_interconnect_0_router_001              ; mp           ;
;          |mp_mm_interconnect_0_router_002:router_002|                                                                                   ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                               ; mp_mm_interconnect_0_router_002              ; mp           ;
;          |mp_mm_interconnect_0_router_003:router_003|                                                                                   ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                               ; mp_mm_interconnect_0_router_003              ; mp           ;
;          |mp_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_rsp_demux_002           ; mp           ;
;          |mp_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_rsp_demux_002           ; mp           ;
;          |mp_mm_interconnect_0_rsp_demux_002:rsp_demux_007|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_007                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_rsp_demux_002           ; mp           ;
;          |mp_mm_interconnect_0_rsp_demux_002:rsp_demux_008|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_008                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_rsp_demux_002           ; mp           ;
;          |mp_mm_interconnect_0_rsp_demux_002:rsp_demux_009|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_009                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_rsp_demux_002           ; mp           ;
;          |mp_mm_interconnect_0_rsp_demux_002:rsp_demux_010|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_010                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_rsp_demux_002           ; mp           ;
;          |mp_mm_interconnect_0_rsp_demux_002:rsp_demux_014|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_014                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_rsp_demux_002           ; mp           ;
;          |mp_mm_interconnect_0_rsp_demux_002:rsp_demux_017|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_017                                                                                                                                                                                                                                                         ; mp_mm_interconnect_0_rsp_demux_002           ; mp           ;
;          |mp_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                         ; 158 (158)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                     ; mp_mm_interconnect_0_rsp_mux                 ; mp           ;
;          |mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                 ; 155 (155)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_rsp_mux_001             ; mp           ;
;          |mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                                 ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_rsp_mux_002             ; mp           ;
;          |mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                                                 ; 34 (34)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                                             ; mp_mm_interconnect_0_rsp_mux_003             ; mp           ;
;       |mp_mutex_0:mutex_0|                                                                                                              ; 15 (15)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mutex_0:mutex_0                                                                                                                                                                                                                                                                                                                              ; mp_mutex_0                                   ; mp           ;
;       |mp_mutex_0:mutex_1|                                                                                                              ; 15 (15)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_mutex_0:mutex_1                                                                                                                                                                                                                                                                                                                              ; mp_mutex_0                                   ; mp           ;
;       |mp_new_sdram_controller_0:new_sdram_controller_0|                                                                                ; 233 (180)         ; 250 (158)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                ; mp_new_sdram_controller_0                    ; mp           ;
;          |mp_new_sdram_controller_0_input_efifo_module:the_mp_new_sdram_controller_0_input_efifo_module|                                ; 53 (53)           ; 92 (92)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|mp_new_sdram_controller_0_input_efifo_module:the_mp_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                  ; mp_new_sdram_controller_0_input_efifo_module ; mp           ;
;       |mp_nios2_gen2_0:nios2_gen2_0|                                                                                                    ; 1534 (0)          ; 1752 (0)     ; 64448             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                    ; mp_nios2_gen2_0                              ; mp           ;
;          |mp_nios2_gen2_0_cpu:cpu|                                                                                                      ; 1534 (1360)       ; 1752 (1416)  ; 64448             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                            ; mp_nios2_gen2_0_cpu                          ; mp           ;
;             |mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht|                                                                    ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                     ; mp_nios2_gen2_0_cpu_bht_module               ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                            ; altsyncram_pdj1                              ; work         ;
;             |mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data|                                                            ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                             ; mp_nios2_gen2_0_cpu_dc_data_module           ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                    ; altsyncram_4kl1                              ; work         ;
;             |mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag|                                                              ; 0 (0)             ; 0 (0)        ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                               ; mp_nios2_gen2_0_cpu_dc_tag_module            ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_lpi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated                                                                                                                                                                      ; altsyncram_lpi1                              ; work         ;
;             |mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                         ; mp_nios2_gen2_0_cpu_dc_victim_module         ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                   ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                ; altsyncram_baj1                              ; work         ;
;             |mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data|                                                            ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                             ; mp_nios2_gen2_0_cpu_ic_data_module           ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                    ; altsyncram_spj1                              ; work         ;
;             |mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag|                                                              ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                               ; mp_nios2_gen2_0_cpu_ic_tag_module            ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                      ; altsyncram_rgj1                              ; work         ;
;             |mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|                                                           ; 0 (0)             ; 64 (0)       ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                            ; mp_nios2_gen2_0_cpu_mult_cell                ; mp           ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                     ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                        ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                     ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                        ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                     ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                        ; work         ;
;             |mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|                                                           ; 174 (8)           ; 272 (80)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                            ; mp_nios2_gen2_0_cpu_nios2_oci                ; mp           ;
;                |mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|                                    ; 63 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                        ; mp_nios2_gen2_0_cpu_debug_slave_wrapper      ; mp           ;
;                   |mp_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp_nios2_gen2_0_cpu_debug_slave_sysclk|                                   ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; mp_nios2_gen2_0_cpu_debug_slave_sysclk       ; mp           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                   |mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|                                         ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck                                                            ; mp_nios2_gen2_0_cpu_debug_slave_tck          ; mp           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy|                                                          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                       ; work         ;
;                |mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|                                          ; 11 (11)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                              ; mp_nios2_gen2_0_cpu_nios2_avalon_reg         ; mp           ;
;                |mp_nios2_gen2_0_cpu_nios2_oci_break:the_mp_nios2_gen2_0_cpu_nios2_oci_break|                                            ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_break:the_mp_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                ; mp_nios2_gen2_0_cpu_nios2_oci_break          ; mp           ;
;                |mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug|                                            ; 6 (6)             ; 9 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                ; mp_nios2_gen2_0_cpu_nios2_oci_debug          ; mp           ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                      ; work         ;
;                |mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|                                                  ; 84 (84)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                      ; mp_nios2_gen2_0_cpu_nios2_ocimem             ; mp           ;
;                   |mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram|                                          ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; mp_nios2_gen2_0_cpu_ociram_sp_ram_module     ; mp           ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                              ; work         ;
;             |mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a|                                            ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                             ; mp_nios2_gen2_0_cpu_register_bank_a_module   ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                    ; altsyncram_voi1                              ; work         ;
;             |mp_nios2_gen2_0_cpu_register_bank_b_module:mp_nios2_gen2_0_cpu_register_bank_b|                                            ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_b_module:mp_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                             ; mp_nios2_gen2_0_cpu_register_bank_b_module   ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_b_module:mp_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_b_module:mp_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                    ; altsyncram_voi1                              ; work         ;
;       |mp_nios2_gen2_1:nios2_gen2_1|                                                                                                    ; 1565 (0)          ; 1752 (0)     ; 64448             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1                                                                                                                                                                                                                                                                                                                    ; mp_nios2_gen2_1                              ; mp           ;
;          |mp_nios2_gen2_1_cpu:cpu|                                                                                                      ; 1565 (1393)       ; 1752 (1416)  ; 64448             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu                                                                                                                                                                                                                                                                                            ; mp_nios2_gen2_1_cpu                          ; mp           ;
;             |mp_nios2_gen2_1_cpu_bht_module:mp_nios2_gen2_1_cpu_bht|                                                                    ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_bht_module:mp_nios2_gen2_1_cpu_bht                                                                                                                                                                                                                                     ; mp_nios2_gen2_1_cpu_bht_module               ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_bht_module:mp_nios2_gen2_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_bht_module:mp_nios2_gen2_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                            ; altsyncram_pdj1                              ; work         ;
;             |mp_nios2_gen2_1_cpu_dc_data_module:mp_nios2_gen2_1_cpu_dc_data|                                                            ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_data_module:mp_nios2_gen2_1_cpu_dc_data                                                                                                                                                                                                                             ; mp_nios2_gen2_1_cpu_dc_data_module           ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_data_module:mp_nios2_gen2_1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_data_module:mp_nios2_gen2_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                    ; altsyncram_4kl1                              ; work         ;
;             |mp_nios2_gen2_1_cpu_dc_tag_module:mp_nios2_gen2_1_cpu_dc_tag|                                                              ; 0 (0)             ; 0 (0)        ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_tag_module:mp_nios2_gen2_1_cpu_dc_tag                                                                                                                                                                                                                               ; mp_nios2_gen2_1_cpu_dc_tag_module            ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_tag_module:mp_nios2_gen2_1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_lpi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_tag_module:mp_nios2_gen2_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated                                                                                                                                                                      ; altsyncram_lpi1                              ; work         ;
;             |mp_nios2_gen2_1_cpu_dc_victim_module:mp_nios2_gen2_1_cpu_dc_victim|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_victim_module:mp_nios2_gen2_1_cpu_dc_victim                                                                                                                                                                                                                         ; mp_nios2_gen2_1_cpu_dc_victim_module         ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_victim_module:mp_nios2_gen2_1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                   ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_victim_module:mp_nios2_gen2_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                ; altsyncram_baj1                              ; work         ;
;             |mp_nios2_gen2_1_cpu_ic_data_module:mp_nios2_gen2_1_cpu_ic_data|                                                            ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_data_module:mp_nios2_gen2_1_cpu_ic_data                                                                                                                                                                                                                             ; mp_nios2_gen2_1_cpu_ic_data_module           ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_data_module:mp_nios2_gen2_1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_data_module:mp_nios2_gen2_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                    ; altsyncram_spj1                              ; work         ;
;             |mp_nios2_gen2_1_cpu_ic_tag_module:mp_nios2_gen2_1_cpu_ic_tag|                                                              ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_tag_module:mp_nios2_gen2_1_cpu_ic_tag                                                                                                                                                                                                                               ; mp_nios2_gen2_1_cpu_ic_tag_module            ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_tag_module:mp_nios2_gen2_1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_tag_module:mp_nios2_gen2_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                      ; altsyncram_rgj1                              ; work         ;
;             |mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|                                                           ; 0 (0)             ; 64 (0)       ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell                                                                                                                                                                                                                            ; mp_nios2_gen2_1_cpu_mult_cell                ; mp           ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                     ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                        ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                     ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                        ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                     ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                        ; work         ;
;             |mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|                                                           ; 172 (8)           ; 272 (80)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci                                                                                                                                                                                                                            ; mp_nios2_gen2_1_cpu_nios2_oci                ; mp           ;
;                |mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|                                    ; 63 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper                                                                                                                                        ; mp_nios2_gen2_1_cpu_debug_slave_wrapper      ; mp           ;
;                   |mp_nios2_gen2_1_cpu_debug_slave_sysclk:the_mp_nios2_gen2_1_cpu_debug_slave_sysclk|                                   ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_sysclk:the_mp_nios2_gen2_1_cpu_debug_slave_sysclk                                                      ; mp_nios2_gen2_1_cpu_debug_slave_sysclk       ; mp           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_sysclk:the_mp_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_sysclk:the_mp_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                   |mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|                                         ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck                                                            ; mp_nios2_gen2_1_cpu_debug_slave_tck          ; mp           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:mp_nios2_gen2_1_cpu_debug_slave_phy|                                                          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_1_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                       ; work         ;
;                |mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|                                          ; 11 (11)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg                                                                                                                                              ; mp_nios2_gen2_1_cpu_nios2_avalon_reg         ; mp           ;
;                |mp_nios2_gen2_1_cpu_nios2_oci_break:the_mp_nios2_gen2_1_cpu_nios2_oci_break|                                            ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_break:the_mp_nios2_gen2_1_cpu_nios2_oci_break                                                                                                                                                ; mp_nios2_gen2_1_cpu_nios2_oci_break          ; mp           ;
;                |mp_nios2_gen2_1_cpu_nios2_oci_debug:the_mp_nios2_gen2_1_cpu_nios2_oci_debug|                                            ; 6 (6)             ; 9 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_debug:the_mp_nios2_gen2_1_cpu_nios2_oci_debug                                                                                                                                                ; mp_nios2_gen2_1_cpu_nios2_oci_debug          ; mp           ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_debug:the_mp_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                      ; work         ;
;                |mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|                                                  ; 82 (82)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem                                                                                                                                                      ; mp_nios2_gen2_1_cpu_nios2_ocimem             ; mp           ;
;                   |mp_nios2_gen2_1_cpu_ociram_sp_ram_module:mp_nios2_gen2_1_cpu_ociram_sp_ram|                                          ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|mp_nios2_gen2_1_cpu_ociram_sp_ram_module:mp_nios2_gen2_1_cpu_ociram_sp_ram                                                                           ; mp_nios2_gen2_1_cpu_ociram_sp_ram_module     ; mp           ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|mp_nios2_gen2_1_cpu_ociram_sp_ram_module:mp_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|mp_nios2_gen2_1_cpu_ociram_sp_ram_module:mp_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                              ; work         ;
;             |mp_nios2_gen2_1_cpu_register_bank_a_module:mp_nios2_gen2_1_cpu_register_bank_a|                                            ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_a_module:mp_nios2_gen2_1_cpu_register_bank_a                                                                                                                                                                                                             ; mp_nios2_gen2_1_cpu_register_bank_a_module   ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_a_module:mp_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_a_module:mp_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                    ; altsyncram_voi1                              ; work         ;
;             |mp_nios2_gen2_1_cpu_register_bank_b_module:mp_nios2_gen2_1_cpu_register_bank_b|                                            ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_b_module:mp_nios2_gen2_1_cpu_register_bank_b                                                                                                                                                                                                             ; mp_nios2_gen2_1_cpu_register_bank_b_module   ; mp           ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_b_module:mp_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_b_module:mp_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                    ; altsyncram_voi1                              ; work         ;
;       |mp_onchip_memory2_0:onchip_memory2_0|                                                                                            ; 38 (2)            ; 2 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                            ; mp_onchip_memory2_0                          ; mp           ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)            ; 2 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                  ; altsyncram                                   ; work         ;
;             |altsyncram_osi1:auto_generated|                                                                                            ; 36 (0)            ; 2 (2)        ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_osi1                              ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                ; decode_8la                                   ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                      ; mux_5hb                                      ; work         ;
;       |mp_onchip_memory2_1:onchip_memory2_1|                                                                                            ; 37 (1)            ; 2 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_1:onchip_memory2_1                                                                                                                                                                                                                                                                                                            ; mp_onchip_memory2_1                          ; mp           ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)            ; 2 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                  ; altsyncram                                   ; work         ;
;             |altsyncram_psi1:auto_generated|                                                                                            ; 36 (0)            ; 2 (2)        ; 1048576           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_psi1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_psi1                              ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_psi1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                ; decode_8la                                   ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_psi1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                      ; mux_5hb                                      ; work         ;
;       |mp_performance_counter_0:performance_counter_0|                                                                                  ; 635 (635)         ; 420 (420)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                                  ; mp_performance_counter_0                     ; mp           ;
;       |mp_performance_counter_0:performance_counter_1|                                                                                  ; 635 (635)         ; 420 (420)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_performance_counter_0:performance_counter_1                                                                                                                                                                                                                                                                                                  ; mp_performance_counter_0                     ; mp           ;
;       |mp_pio_0:pio_0|                                                                                                                  ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                  ; mp_pio_0                                     ; mp           ;
;       |mp_pio_0:pio_1|                                                                                                                  ; 19 (19)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_pio_0:pio_1                                                                                                                                                                                                                                                                                                                                  ; mp_pio_0                                     ; mp           ;
;       |mp_pio_2:pio_2|                                                                                                                  ; 12 (12)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_pio_2:pio_2                                                                                                                                                                                                                                                                                                                                  ; mp_pio_2                                     ; mp           ;
;       |mp_pll_0:pll_0|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                  ; mp_pll_0                                     ; mp           ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                          ; altera_pll                                   ; work         ;
;       |mp_uart_0:uart_0|                                                                                                                ; 89 (0)            ; 92 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                ; mp_uart_0                                    ; mp           ;
;          |mp_uart_0_regs:the_mp_uart_0_regs|                                                                                            ; 21 (21)           ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_uart_0:uart_0|mp_uart_0_regs:the_mp_uart_0_regs                                                                                                                                                                                                                                                                                              ; mp_uart_0_regs                               ; mp           ;
;          |mp_uart_0_rx:the_mp_uart_0_rx|                                                                                                ; 44 (44)           ; 37 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx                                                                                                                                                                                                                                                                                                  ; mp_uart_0_rx                                 ; mp           ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                              ; altera_std_synchronizer                      ; work         ;
;          |mp_uart_0_tx:the_mp_uart_0_tx|                                                                                                ; 24 (24)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|mp:u0|mp_uart_0:uart_0|mp_uart_0_tx:the_mp_uart_0_tx                                                                                                                                                                                                                                                                                                  ; mp_uart_0_tx                                 ; mp           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                   ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (1)           ; 89 (7)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                               ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)           ; 82 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (90)          ; 82 (53)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                      ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg              ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm            ; sld_shadow_jsm                               ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                    ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216    ; None                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_b_module:mp_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                    ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_bht_module:mp_nios2_gen2_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                    ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_data_module:mp_nios2_gen2_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                    ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_tag_module:mp_nios2_gen2_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216    ; None                    ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_victim_module:mp_nios2_gen2_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                    ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_data_module:mp_nios2_gen2_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                    ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_tag_module:mp_nios2_gen2_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None                    ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|mp_nios2_gen2_1_cpu_ociram_sp_ram_module:mp_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                    ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_a_module:mp_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                    ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_b_module:mp_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                    ;
; mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; mp_onchip_memory2_0.hex ;
; mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_psi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; mp_onchip_memory2_1.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                   ; IP Include File                      ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                            ;                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                        ;                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                              ;                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                            ;                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                              ;                                      ;
; N/A    ; Qsys                                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0                                                                                                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_irq_mapper                        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                 ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_irq_mapper                        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_irq_mapper:irq_mapper_001                                                                                                                                                                                                                                                                             ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_mailbox_simple             ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                   ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_mm_interconnect                   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                   ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                   ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|mp_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; error_adapter                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                                ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                             ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                         ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                    ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_width_adapter              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_width_adapter              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_master_agent               ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                         ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                    ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_master_translator          ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                 ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                            ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_master_agent               ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                             ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_master_translator          ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_master_agent               ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent                                                                                                                                                                                                         ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_data_master_limiter                                                                                                                                                                                                    ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_master_translator          ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                 ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator                                                                                                                                                                                            ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_master_agent               ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_instruction_master_limiter                                                                                                                                                                                             ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_master_translator          ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent                                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                                                                                                                ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router                                                                                                                                                                                                                                ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_005                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_007                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_009                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_011                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_012                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_013                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_014                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_015                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_016                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_017                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_018                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_019                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_020                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_021                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_router                     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_022:router_022                                                                                                                                                                                                                        ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                          ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_007                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_008                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_009                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_010                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_014                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_017                                                                                                                                                                                                                  ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                              ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_multiplexer                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                      ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_agent                ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                                                         ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_merlin_slave_translator           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_mutex                      ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mutex_0:mutex_0                                                                                                                                                                                                                                                                                       ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_mutex                      ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_mutex_0:mutex_1                                                                                                                                                                                                                                                                                       ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                         ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_nios2_gen2                        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                             ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                     ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht                                                                                                                                                                                              ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                      ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                        ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                  ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                      ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                        ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                      ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_b_module:mp_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                      ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                     ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                       ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_break:the_mp_nios2_gen2_0_cpu_nios2_oci_break                                                                                                         ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                           ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                         ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mp_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                       ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mp_nios2_gen2_0_cpu_nios2_oci_dtrace|mp_nios2_gen2_0_cpu_nios2_oci_td_mode:mp_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_fifo:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                           ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_fifo:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo|mp_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_mp_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_fifo:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo|mp_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_fifo:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo|mp_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_im:the_mp_nios2_gen2_0_cpu_nios2_oci_im                                                                                                               ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_itrace:the_mp_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                       ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_pib:the_mp_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                             ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                           ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem                                                                                                               ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                      ;
; Altera ; altera_nios2_gen2                        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1                                                                                                                                                                                                                                                                             ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu                                                                                                                                                                                                                                                     ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_bht_module:mp_nios2_gen2_1_cpu_bht                                                                                                                                                                                              ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_data_module:mp_nios2_gen2_1_cpu_dc_data                                                                                                                                                                                      ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_tag_module:mp_nios2_gen2_1_cpu_dc_tag                                                                                                                                                                                        ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_victim_module:mp_nios2_gen2_1_cpu_dc_victim                                                                                                                                                                                  ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_data_module:mp_nios2_gen2_1_cpu_ic_data                                                                                                                                                                                      ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_tag_module:mp_nios2_gen2_1_cpu_ic_tag                                                                                                                                                                                        ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_a_module:mp_nios2_gen2_1_cpu_register_bank_a                                                                                                                                                                      ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_b_module:mp_nios2_gen2_1_cpu_register_bank_b                                                                                                                                                                      ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci                                                                                                                                                                                     ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg                                                                                                       ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_break:the_mp_nios2_gen2_1_cpu_nios2_oci_break                                                                                                         ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_dbrk                                                                                                           ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_debug:the_mp_nios2_gen2_1_cpu_nios2_oci_debug                                                                                                         ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dtrace:the_mp_nios2_gen2_1_cpu_nios2_oci_dtrace                                                                                                       ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dtrace:the_mp_nios2_gen2_1_cpu_nios2_oci_dtrace|mp_nios2_gen2_1_cpu_nios2_oci_td_mode:mp_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_fifo:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo                                                                                                           ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_fifo:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo|mp_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt:the_mp_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_fifo:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo|mp_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc                 ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_fifo:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo|mp_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc             ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_im:the_mp_nios2_gen2_1_cpu_nios2_oci_im                                                                                                               ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_itrace:the_mp_nios2_gen2_1_cpu_nios2_oci_itrace                                                                                                       ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_pib:the_mp_nios2_gen2_1_cpu_nios2_oci_pib                                                                                                             ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk                                                                                                           ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem                                                                                                               ;                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|mp_nios2_gen2_1_cpu_ociram_sp_ram_module:mp_nios2_gen2_1_cpu_ociram_sp_ram                                    ;                                      ;
; Altera ; altera_avalon_onchip_memory2             ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_1:onchip_memory2_1                                                                                                                                                                                                                                                                     ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_performance_counter        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_performance_counter        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_performance_counter_0:performance_counter_1                                                                                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_pio                        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_pio_0:pio_0                                                                                                                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_pio                        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_pio_0:pio_1                                                                                                                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_pio                        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_pio_2:pio_2                                                                                                                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_pll                               ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_pll_0:pll_0                                                                                                                                                                                                                                                                                           ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_reset_controller                  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                   ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_reset_controller                  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_reset_controller                  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                               ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
; Altera ; altera_avalon_uart                       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|mp:u0|mp_uart_0:uart_0                                                                                                                                                                                                                                                                                         ; C:/Temp/TP3_2/tp3/hw/quartus/mp.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000   ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1             ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1             ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1             ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1             ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1             ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+----------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                   ;
+------------+------------+------------+------------+----------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                            ;
+------------+------------+------------+------------+----------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+----------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001     ;
+------------------+------------------+------------------+------------------+----------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                    ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                    ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                    ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                    ;
+------------------+------------------+------------------+------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_sysclk:the_mp_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_sysclk:the_mp_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_sysclk:the_mp_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_sysclk:the_mp_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_debug:the_mp_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_debug:the_mp_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; mp:u0|Counter:prog_counter_2|CompVal_next[0]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[0]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[1]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[1]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[2]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[2]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[3]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[3]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[4]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[4]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[5]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[5]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[6]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[6]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[7]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[8]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[9]        ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[10]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[11]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[12]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[13]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[14]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[15]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[16]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[17]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[18]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[19]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[20]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[21]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[22]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[23]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[24]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[25]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[26]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[27]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[28]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[29]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[30]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_0|CompVal_next[31]       ; mp:u0|Counter:prog_counter_0|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[7]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[8]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[9]        ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[10]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[11]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[12]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[13]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[14]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[15]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[16]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[17]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[18]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[19]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[20]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[21]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[22]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[23]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[24]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[25]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[26]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[27]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[28]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[29]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[30]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_2|CompVal_next[31]       ; mp:u0|Counter:prog_counter_2|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[0]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[1]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[2]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[3]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[4]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[5]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[6]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[7]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[8]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[9]        ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[10]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[11]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[12]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[13]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[14]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[15]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[16]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[17]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[18]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[19]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[20]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[21]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[22]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[23]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[24]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[25]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[26]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[27]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[28]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[29]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[30]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; mp:u0|Counter:prog_counter_1|CompVal_next[31]       ; mp:u0|Counter:prog_counter_1|CompVal_next[1] ; yes                    ;
; Number of user-specified and inferred latches = 96  ;                                              ;                        ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,87..89,105,107]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,87..89,105,107]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85,87..89,105,107]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85,87..89,105,107]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|locked[0,1]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|locked[0,1]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|locked[0,1]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|locked[0,1]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|locked[0,1]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|locked[0,1]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[0..3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_regs:the_mp_uart_0_regs|readdata[10..15]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_pio_2:pio_2|readdata[8..31]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_im:the_mp_nios2_gen2_1_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_im:the_mp_nios2_gen2_1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_im:the_mp_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_im:the_mp_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[0..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|pointer_reg[0..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[2..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|mask_reg[1..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_instruction_master_limiter|last_dest_id[4]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[4]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][67]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][86]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][85]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][89]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][88]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][87]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][89]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][88]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][87]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][86]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][85]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[2..31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[2..31]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[2..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0..3]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][89]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][88]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][87]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][86]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][85]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][67]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][89]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][88]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][87]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][86]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][85]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[12] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[11] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[10] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[20] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[21] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[22] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[23] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[24] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[25] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[19] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[26] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[27] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[28] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[29] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[30] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[31] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[18] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[17] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[16] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[15] ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[14] ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                    ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                    ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][72]                                                                                                                                                                         ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][109]                                                                                           ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][64]                                                                                                                                                                         ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][108]                                                                                           ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][70]                                                                                                                                                                         ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][109]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][109]                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][72]                                                                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][109]                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][64]                                                                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][109]                                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][109]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][109]                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][109]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][109]                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][71]                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][109]                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                               ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                           ; Merged with mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                              ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[1,6,10,12]                                                                                                                                                                                                             ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                    ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[9]                                                                                                                                                                                                                     ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[21]                                                                                                                                                                                                                    ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[22]                                                                                                                                                                                                                    ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[8]                                                                                                                                                                                                                     ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[5,19,21]                                                                                                                                                                                                               ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[4]                                                                                                                                                                                                                     ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0,4]                                                                                                                                                                                                                   ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[3,11,13]                                                                                                                                                                                                               ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14]                                                                                                                                                                                                                    ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[0,22]                                                                                                                                                                                                                  ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                    ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[2]                                                                                                                                                                                                                     ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[16,25]                                                                                                                                                                                                                 ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[5,12,15,20,24]                                                                                                                                                                                                         ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                                                                    ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[16,17]                                                                                                                                                                                                                 ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[3,13,23]                                                                                                                                                                                                               ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[25,26]                                                                                                                                                                                                                 ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[8,15,20,26]                                                                                                                                                                                                            ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[23]                                                                                                                                                                                                                    ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[7]                                                                                                                                                                                                                     ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[1,6]                                                                                                                                                                                                                   ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                    ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[19]                                                                                                                                                                                                                    ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[11,27]                                                                                                                                                                                                                 ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[7,9]                                                                                                                                                                                                                   ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[2]                                                                                                                                                                                                                     ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[10,14]                                                                                                                                                                                                                 ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_break:the_mp_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                  ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_break:the_mp_nios2_gen2_1_cpu_nios2_oci_break|trigger_state     ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                             ; Merged with mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                        ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[0]                                                                                                                                                                                                                                            ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[1]                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                                                                                                         ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][108]                                                                                           ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][109]                                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][109]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][109]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][71]                                                                                         ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                       ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|waitrequest_reset_override                                                                                                                                                  ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                       ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                       ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                       ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                           ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                             ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|clr_break_line                                                                                                                                                                                                                             ; Merged with mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][109]                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][109]                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][109]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                               ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][109]                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][72]                                                                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][109]                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][70]                                                                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][71]                                                                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][109]                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][109]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][109]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][109]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][109]                                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][109]                                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][109]                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][109]                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][64]                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                      ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][64]                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][109]                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                    ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[2]                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                    ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_instruction_master_limiter|last_channel[2]                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][109]                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                            ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                    ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[0]                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                           ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                          ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                              ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                           ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][64]                                                                                                                                                                         ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][108]                                                                                           ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][70]                                                                                                                                                                         ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][108]                                                                                           ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][71]                                                                                                                                                                         ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][108]                                                                                           ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][72]                                                                                                                                                                         ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][109]                                                                                           ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                          ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|D_ctrl_a_not_src                                                                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                                                          ; Merged with mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                      ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                                                          ; Merged with mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[1]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator|end_begintransfer                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|end_begintransfer                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][108]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][108]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|share_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|share_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|share_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|share_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|share_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|share_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                          ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][108]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][108]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                  ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                     ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                ;
; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[32..63]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[32..63]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_break:the_mp_nios2_gen2_1_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|share_count[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[32..63]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[32..63]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[32..63]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[32..63]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..27]                                                                                                           ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[32..63]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[32..63]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                        ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                           ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                 ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                    ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                  ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                     ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                              ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                        ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                           ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                       ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                  ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                     ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                              ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                             ; Merged with mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                     ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                           ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                           ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                     ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                   ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                           ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                           ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq0                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_ipending_reg_irq0                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                              ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_break:the_mp_nios2_gen2_1_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_break:the_mp_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                               ;
; Total Number of Removed Registers = 2120                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                ;
; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[63]                                                                                                                                                                                                                            ; Lost Fanouts                   ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[62],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[61],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[60],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[59],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[58],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[57],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[56],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[55],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[54],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[53],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[52],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[51],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[50],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[49],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[48],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[47],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[46],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[45],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[44],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[43],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[42],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[41],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[40],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[39],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[38],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[37],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[36],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[35],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[34],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[33],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_2[32]                                                                                                                                                                                                                              ;
; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[63]                                                                                                                                                                                                                            ; Lost Fanouts                   ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[62],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[61],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[60],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[59],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[58],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[57],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[56],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[55],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[54],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[53],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[52],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[51],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[50],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[49],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[48],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[47],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[46],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[45],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[44],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[43],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[42],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[41],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[40],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[39],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[38],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[37],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[36],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[35],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[34],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[33],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_2[32]                                                                                                                                                                                                                              ;
; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[63]                                                                                                                                                                                                                            ; Lost Fanouts                   ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[62],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[61],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[60],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[59],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[58],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[57],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[56],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[55],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[54],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[53],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[52],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[51],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[50],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[49],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[48],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[47],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[46],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[45],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[44],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[43],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[42],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[41],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[40],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[39],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[38],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[37],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[36],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[35],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[34],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[33],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_3[32]                                                                                                                                                                                                                              ;
; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[63]                                                                                                                                                                                                                            ; Lost Fanouts                   ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[62],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[61],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[60],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[59],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[58],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[57],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[56],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[55],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[54],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[53],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[52],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[51],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[50],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[49],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[48],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[47],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[46],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[45],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[44],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[43],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[42],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[41],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[40],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[39],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[38],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[37],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[36],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[35],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[34],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[33],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_3[32]                                                                                                                                                                                                                              ;
; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[63]                                                                                                                                                                                                                            ; Lost Fanouts                   ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[62],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[61],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[60],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[59],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[58],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[57],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[56],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[55],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[54],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[53],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[52],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[51],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[50],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[49],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[48],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[47],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[46],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[45],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[44],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[43],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[42],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[41],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[40],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[39],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[38],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[37],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[36],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[35],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[34],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[33],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_1[32]                                                                                                                                                                                                                              ;
; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[63]                                                                                                                                                                                                                            ; Lost Fanouts                   ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[62],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[61],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[60],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[59],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[58],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[57],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[56],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[55],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[54],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[53],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[52],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[51],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[50],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[49],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[48],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[47],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[46],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[45],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[44],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[43],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[42],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[41],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[40],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[39],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[38],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[37],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[36],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[35],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[34],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[33],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_1|event_counter_0[32]                                                                                                                                                                                                                              ;
; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[63]                                                                                                                                                                                                                            ; Lost Fanouts                   ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[62],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[61],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[60],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[59],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[58],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[57],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[56],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[55],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[54],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[53],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[52],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[51],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[50],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[49],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[48],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[47],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[46],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[45],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[44],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[43],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[42],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[41],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[40],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[39],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[38],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[37],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[36],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[35],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[34],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[33],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_1[32]                                                                                                                                                                                                                              ;
; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[63]                                                                                                                                                                                                                            ; Lost Fanouts                   ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[62],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[61],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[60],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[59],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[58],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[57],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[56],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[55],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[54],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[53],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[52],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[51],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[50],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[49],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[48],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[47],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[46],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[45],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[44],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[43],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[42],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[41],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[40],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[39],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[38],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[37],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[36],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[35],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[34],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[33],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_performance_counter_0:performance_counter_0|event_counter_0[32]                                                                                                                                                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[22]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[22],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[22],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[22]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[21]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[21],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[21],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[21]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[20]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[20],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[20],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[20]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[19]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[19],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[19],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[19]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[18]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[18],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[18],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[18]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[17]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[17],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[17],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[17]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[16]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[16],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[16],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[16]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[15]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[15],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[15],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[15]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[13]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[13],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[13],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[13]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[12]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[12],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[12],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[12]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[11]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[11],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[11],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[11]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[10]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[10],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[10]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[9]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[9],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[9],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[9]                                                                                                                                                          ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[8]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[8],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[8],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[8]                                                                                                                                                          ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[7]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[7],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[7],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[7]                                                                                                                                                          ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[6]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[6],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[6]                                                                                                                                                          ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[5]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[5],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[5],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[5]                                                                                                                                                          ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[4]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[4],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[4],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[4]                                                                                                                                                          ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[3]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[3],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[3]                                                                                                                                                          ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[2]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[2],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[2]                                                                                                                                                          ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[1]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[1]                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[3],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|share_count[0]                                                                                                                                                                                              ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|share_count_zero_flag,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[14]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[14],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[14],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[14]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[31]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[31],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[31],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[31]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[30]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[30],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[30],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[30]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[29]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[29],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[29],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[29]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[28]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[28],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[28],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[28]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[27]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[27],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[27],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[27]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[26]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[26],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[26],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[26]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[25]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[25],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[25],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[25]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[24]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[24],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[24],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[24]                                                                                                                                                         ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[23]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[23],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|altera_avalon_mailbox:mailbox_simple_0|readdata_with_waitstate[23],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[23]                                                                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[1]                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                    ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[0]                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[2]                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                   ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                      ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][67]                                                                                                                                                                       ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][67],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][89]                                                                                                                                                                     ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][89],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][89],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][86],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][86],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                      ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                      ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_regs:the_mp_uart_0_regs|readdata[15]                                                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_regs:the_mp_uart_0_regs|readdata[14]                                                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_regs:the_mp_uart_0_regs|readdata[13]                                                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_regs:the_mp_uart_0_regs|readdata[12]                                                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_regs:the_mp_uart_0_regs|readdata[11]                                                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_regs:the_mp_uart_0_regs|readdata[10]                                                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[31]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[31]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[30]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[30]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[29]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[29]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[28]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[28]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[27]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[27]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[26]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[26]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[25]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[25]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[24]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[24]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[23]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[23]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[22]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[22]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[21]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[21]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[20]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[20]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[19]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[19]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[18]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[18]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[17]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[17]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[16]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[16]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[15]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[15]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[14]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[14]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[13]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[13]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[12]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[12]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[11]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[11]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[10]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[10]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[8]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[8]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_break:the_mp_nios2_gen2_1_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_pio_2:pio_2|readdata[9]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[9]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                      ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][86]                                                                                                                                                                       ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][86]                                                                                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][85]                                                                                                                                                                       ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][85]                                                                                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][89]                                                                                                                                                                       ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][89]                                                                                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][88]                                                                                                                                                                       ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][88]                                                                                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][87]                                                                                                                                                                       ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][87]                                                                                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                              ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][88]                                                                                                                                                                     ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][88]                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][87]                                                                                                                                                                     ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][87]                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][86]                                                                                                                                                                     ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][86]                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][85]                                                                                                                                                                     ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][85]                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                        ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                    ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                      ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                      ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                            ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                              ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                                                     ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                           ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                             ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                              ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][108]                                                                                                                                                                    ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][108]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                            ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                              ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                            ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                              ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                          ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                   ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                         ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                     ; Stuck at VCC                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|share_count[0]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                     ; Stuck at VCC                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|share_count[0]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                     ; Stuck at VCC                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|share_count[0]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                     ; Stuck at VCC                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|share_count[0]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                     ; Stuck at VCC                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|share_count[0]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                     ; Stuck at VCC                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|share_count[0]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                     ; Stuck at VCC                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                     ; Stuck at VCC                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][108]                                                                                                                                                                      ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][108]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                      ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                       ; Stuck at GND                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                      ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                      ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                         ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                          ; Lost Fanouts                   ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                             ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|DRsize.101 ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6655  ;
; Number of registers using Synchronous Clear  ; 1487  ;
; Number of registers using Synchronous Load   ; 608   ;
; Number of registers using Asynchronous Clear ; 5916  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4613  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                 ; 2       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                 ; 1       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                 ; 2       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                 ; 2       ;
; mp:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                         ; 97      ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                               ; 11      ;
; mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 667     ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                                                 ; 2       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                                                 ; 2       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                                 ; 2       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                                                 ; 2       ;
; mp:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                ; 1       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_tx:the_mp_uart_0_tx|txd                                                                                                                                                                                                                                                                        ; 1       ;
; mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                                       ; 2       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                                                                      ; 2       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                                                                      ; 2       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                                       ; 2       ;
; mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                                       ; 2       ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                 ; 5       ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; 11      ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                             ; 1       ;
; mp:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                ; 2       ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                             ; 4       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                         ; 8       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_tx:the_mp_uart_0_tx|pre_txd                                                                                                                                                                                                                                                                    ; 2       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 3       ;
; mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                         ; 8       ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                          ; 3       ;
; mp:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                ; 1       ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                             ; 1       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                         ; 2       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                         ; 2       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                         ; 2       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                         ; 2       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                         ; 2       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                         ; 2       ;
; mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                        ; 3       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                  ; 1       ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                             ; 1       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_tx:the_mp_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                   ; 6       ;
; mp:u0|mp_uart_0:uart_0|mp_uart_0_tx:the_mp_uart_0_tx|tx_shift_empty                                                                                                                                                                                                                                                             ; 2       ;
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                                             ; 2       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                  ; 1       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[25]                                                                                                                                                                                                                                               ; 1       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                ; 1       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                               ; 1       ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                 ; 1       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                ; 1       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                               ; 1       ;
; mp:u0|mp_mutex_0:mutex_0|reset_reg                                                                                                                                                                                                                                                                                              ; 1       ;
; mp:u0|mp_mutex_0:mutex_1|reset_reg                                                                                                                                                                                                                                                                                              ; 1       ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; 1       ;
; mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                         ; 1       ;
; mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; 1       ;
; mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 67                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                             ; Megafunction                                                                                                            ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[0]                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                    ;
; 11:1               ; 30 bits   ; 210 LEs       ; 0 LEs                ; 210 LEs                ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator|av_readdata_pre[12]                                                                                                                                                                                                                 ;
; 11:1               ; 30 bits   ; 210 LEs       ; 0 LEs                ; 210 LEs                ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                                                                                                                                                                 ;
; 11:1               ; 30 bits   ; 210 LEs       ; 0 LEs                ; 210 LEs                ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                                                                                                                                 ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|dc_data_rd_port_addr[3]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_psi1:auto_generated|mux_5hb:mux2|l2_w4_n0_mux_dataout                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated|mux_5hb:mux2|l2_w15_n0_mux_dataout                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_003:router_003|src_channel[1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_logic_result[15]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_logic_result[1]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router|src_data[94]                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|D_src2_reg[4]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|D_src2_reg[17]                                                                                                                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                                                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001|src_channel[11]                                                                                                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001|src_channel[1]                                                                                                                                                                                                                                                   ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router|src_data[92]                                                                                                                                                                                                                                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_pipe_flush_waddr[25]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|dc_data_wr_port_data[29]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|dc_data_wr_port_data[23]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[23]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_wr_data_unfiltered[27]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_slow_inst_result[15]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_slow_inst_result[5]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_pio_0:pio_0|data_out[7]                                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[19]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[2]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|d_address_tag_field[12]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                     ;
; 1:1                ; 14 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|Counter:prog_counter_0|Mux39                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|d_address_tag_field[4]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                     ;
; 1:1                ; 13 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|Counter:prog_counter_1|Mux48                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|sr[36]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|sr[34]                                                        ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|sr[3]                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck|sr[22]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                        ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                              ;
; 1:1                ; 9 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|Counter:prog_counter_0|Mux60                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_010:router_010|src_channel[0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                   ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_break:the_mp_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_pio_0:pio_1|data_out[5]                                                                                                                                                                                                                                                                                                                         ;
; 1:1                ; 19 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|Counter:prog_counter_1|Mux61                                                                                                                                                                                                                                                                                                                       ;
; 1:1                ; 9 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|Counter:prog_counter_0|Mux51                                                                                                                                                                                                                                                                                                                       ;
; 1:1                ; 31 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|Counter:prog_counter_2|Mux59                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_break:the_mp_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_uart_0:uart_0|mp_uart_0_tx:the_mp_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|M_rot[13]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|E_rot_step1[30]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|M_rot[15]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|E_rot_step1[6]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|mp_new_sdram_controller_0_input_efifo_module:the_mp_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|active_addr[5]                                                                                                                                                                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                                                                                                                                                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|Selector24                                                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|Selector27                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------------+
; Assignment                  ; Value ; From ; To                               ;
+-----------------------------+-------+------+----------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                  ;
+-----------------------------+-------+------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_psi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------+
; Source assignments for mp:u0|mp_uart_0:uart_0   ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_003:cmd_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_006:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_014 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_017 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux_018 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                              ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                              ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for mp:u0|altera_reset_controller:rst_controller       ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|altera_avalon_mailbox:mailbox_simple_0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DWIDTH         ; 32    ; Signed Integer                                                   ;
; AWIDTH         ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------+----------------------------------------------+
; Parameter Name ; Value                   ; Type                                         ;
+----------------+-------------------------+----------------------------------------------+
; INIT_FILE      ; mp_onchip_memory2_0.hex ; String                                       ;
+----------------+-------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                               ;
+------------------------------------+-------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                            ;
; WIDTH_A                            ; 32                      ; Signed Integer                                     ;
; WIDTHAD_A                          ; 15                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 32768                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                            ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; INIT_FILE                          ; mp_onchip_memory2_0.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 32768                   ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_osi1         ; Untyped                                            ;
+------------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_onchip_memory2_1:onchip_memory2_1 ;
+----------------+-------------------------+----------------------------------------------+
; Parameter Name ; Value                   ; Type                                         ;
+----------------+-------------------------+----------------------------------------------+
; INIT_FILE      ; mp_onchip_memory2_1.hex ; String                                       ;
+----------------+-------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                               ;
+------------------------------------+-------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                            ;
; WIDTH_A                            ; 32                      ; Signed Integer                                     ;
; WIDTHAD_A                          ; 15                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 32768                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                            ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; INIT_FILE                          ; mp_onchip_memory2_1.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 32768                   ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_psi1         ; Untyped                                            ;
+------------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------+
; Parameter Name                       ; Value                  ; Type                      ;
+--------------------------------------+------------------------+---------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                    ;
; fractional_vco_multiplier            ; false                  ; String                    ;
; pll_type                             ; General                ; String                    ;
; pll_subtype                          ; General                ; String                    ;
; number_of_clocks                     ; 3                      ; Signed Integer            ;
; operation_mode                       ; direct                 ; String                    ;
; deserialization_factor               ; 4                      ; Signed Integer            ;
; data_rate                            ; 0                      ; Signed Integer            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer            ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                    ;
; phase_shift0                         ; 0 ps                   ; String                    ;
; duty_cycle0                          ; 50                     ; Signed Integer            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                    ;
; phase_shift1                         ; 0 ps                   ; String                    ;
; duty_cycle1                          ; 50                     ; Signed Integer            ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                    ;
; phase_shift2                         ; -3750 ps               ; String                    ;
; duty_cycle2                          ; 50                     ; Signed Integer            ;
; output_clock_frequency3              ; 0 MHz                  ; String                    ;
; phase_shift3                         ; 0 ps                   ; String                    ;
; duty_cycle3                          ; 50                     ; Signed Integer            ;
; output_clock_frequency4              ; 0 MHz                  ; String                    ;
; phase_shift4                         ; 0 ps                   ; String                    ;
; duty_cycle4                          ; 50                     ; Signed Integer            ;
; output_clock_frequency5              ; 0 MHz                  ; String                    ;
; phase_shift5                         ; 0 ps                   ; String                    ;
; duty_cycle5                          ; 50                     ; Signed Integer            ;
; output_clock_frequency6              ; 0 MHz                  ; String                    ;
; phase_shift6                         ; 0 ps                   ; String                    ;
; duty_cycle6                          ; 50                     ; Signed Integer            ;
; output_clock_frequency7              ; 0 MHz                  ; String                    ;
; phase_shift7                         ; 0 ps                   ; String                    ;
; duty_cycle7                          ; 50                     ; Signed Integer            ;
; output_clock_frequency8              ; 0 MHz                  ; String                    ;
; phase_shift8                         ; 0 ps                   ; String                    ;
; duty_cycle8                          ; 50                     ; Signed Integer            ;
; output_clock_frequency9              ; 0 MHz                  ; String                    ;
; phase_shift9                         ; 0 ps                   ; String                    ;
; duty_cycle9                          ; 50                     ; Signed Integer            ;
; output_clock_frequency10             ; 0 MHz                  ; String                    ;
; phase_shift10                        ; 0 ps                   ; String                    ;
; duty_cycle10                         ; 50                     ; Signed Integer            ;
; output_clock_frequency11             ; 0 MHz                  ; String                    ;
; phase_shift11                        ; 0 ps                   ; String                    ;
; duty_cycle11                         ; 50                     ; Signed Integer            ;
; output_clock_frequency12             ; 0 MHz                  ; String                    ;
; phase_shift12                        ; 0 ps                   ; String                    ;
; duty_cycle12                         ; 50                     ; Signed Integer            ;
; output_clock_frequency13             ; 0 MHz                  ; String                    ;
; phase_shift13                        ; 0 ps                   ; String                    ;
; duty_cycle13                         ; 50                     ; Signed Integer            ;
; output_clock_frequency14             ; 0 MHz                  ; String                    ;
; phase_shift14                        ; 0 ps                   ; String                    ;
; duty_cycle14                         ; 50                     ; Signed Integer            ;
; output_clock_frequency15             ; 0 MHz                  ; String                    ;
; phase_shift15                        ; 0 ps                   ; String                    ;
; duty_cycle15                         ; 50                     ; Signed Integer            ;
; output_clock_frequency16             ; 0 MHz                  ; String                    ;
; phase_shift16                        ; 0 ps                   ; String                    ;
; duty_cycle16                         ; 50                     ; Signed Integer            ;
; output_clock_frequency17             ; 0 MHz                  ; String                    ;
; phase_shift17                        ; 0 ps                   ; String                    ;
; duty_cycle17                         ; 50                     ; Signed Integer            ;
; clock_name_0                         ;                        ; String                    ;
; clock_name_1                         ;                        ; String                    ;
; clock_name_2                         ;                        ; String                    ;
; clock_name_3                         ;                        ; String                    ;
; clock_name_4                         ;                        ; String                    ;
; clock_name_5                         ;                        ; String                    ;
; clock_name_6                         ;                        ; String                    ;
; clock_name_7                         ;                        ; String                    ;
; clock_name_8                         ;                        ; String                    ;
; clock_name_global_0                  ; false                  ; String                    ;
; clock_name_global_1                  ; false                  ; String                    ;
; clock_name_global_2                  ; false                  ; String                    ;
; clock_name_global_3                  ; false                  ; String                    ;
; clock_name_global_4                  ; false                  ; String                    ;
; clock_name_global_5                  ; false                  ; String                    ;
; clock_name_global_6                  ; false                  ; String                    ;
; clock_name_global_7                  ; false                  ; String                    ;
; clock_name_global_8                  ; false                  ; String                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer            ;
; m_cnt_bypass_en                      ; false                  ; String                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer            ;
; n_cnt_bypass_en                      ; false                  ; String                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en0                     ; false                  ; String                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en1                     ; false                  ; String                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en2                     ; false                  ; String                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en3                     ; false                  ; String                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en4                     ; false                  ; String                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en5                     ; false                  ; String                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en6                     ; false                  ; String                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en7                     ; false                  ; String                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en8                     ; false                  ; String                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en9                     ; false                  ; String                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en10                    ; false                  ; String                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en11                    ; false                  ; String                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en12                    ; false                  ; String                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en13                    ; false                  ; String                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en14                    ; false                  ; String                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en15                    ; false                  ; String                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en16                    ; false                  ; String                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer            ;
; c_cnt_bypass_en17                    ; false                  ; String                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer            ;
; pll_vco_div                          ; 1                      ; Signed Integer            ;
; pll_slf_rst                          ; false                  ; String                    ;
; pll_bw_sel                           ; low                    ; String                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                    ;
; pll_cp_current                       ; 0                      ; Signed Integer            ;
; pll_bwctrl                           ; 0                      ; Signed Integer            ;
; pll_fractional_division              ; 1                      ; Signed Integer            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                    ;
; mimic_fbclk_type                     ; gclk                   ; String                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer            ;
; refclk1_frequency                    ; 0 MHz                  ; String                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                    ;
+--------------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                  ;
; ID                        ; 2     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 3     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router|mp_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001|mp_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_002:router_002|mp_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_003:router_003|mp_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_004|mp_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_005|mp_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_006|mp_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_007|mp_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_008|mp_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_009|mp_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_010:router_010|mp_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_011|mp_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_012|mp_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_013|mp_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_014|mp_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_015|mp_mm_interconnect_0_router_015_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_016|mp_mm_interconnect_0_router_015_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_017|mp_mm_interconnect_0_router_015_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_018|mp_mm_interconnect_0_router_018_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_019|mp_mm_interconnect_0_router_015_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_020|mp_mm_interconnect_0_router_015_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_021|mp_mm_interconnect_0_router_018_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_022:router_022|mp_mm_interconnect_0_router_022_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                       ;
; VALID_WIDTH               ; 19    ; Signed Integer                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                       ;
; VALID_WIDTH               ; 19    ; Signed Integer                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                              ;
; VALID_WIDTH               ; 19    ; Signed Integer                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                              ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                              ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                              ;
; VALID_WIDTH               ; 19    ; Signed Integer                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                              ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                              ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                 ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 19    ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                            ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                            ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                            ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                            ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                            ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                            ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                               ;
+---------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                     ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                     ;
+---------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mp:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+-------+-----------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                      ;
+---------------------------+-------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                    ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                            ;
+---------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                  ;
; Entity Instance                           ; mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                  ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                   ;
+----------+-------+----------+-------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------+
; Port           ; Type  ; Severity ; Details                              ;
+----------------+-------+----------+--------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                         ;
; reset_in3      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                         ;
; reset_in4      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                         ;
; reset_in5      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                         ;
; reset_in6      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                         ;
; reset_in7      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                         ;
; reset_in8      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                         ;
; reset_in9      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                         ;
; reset_in10     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                         ;
; reset_in11     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                         ;
; reset_in12     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                         ;
; reset_in13     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                         ;
; reset_in14     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                         ;
; reset_in15     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                         ;
+----------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                             ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_022:router_022|mp_mm_interconnect_0_router_022_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_018|mp_mm_interconnect_0_router_018_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_015|mp_mm_interconnect_0_router_015_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_010:router_010|mp_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_008|mp_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_006|mp_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_004|mp_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_003:router_003|mp_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_002:router_002|mp_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001|mp_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router|mp_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_1_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_1_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_2_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_2_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prog_counter_1_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prog_counter_1_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_2_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_uart_0:uart_0"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_pll_0:pll_0"    ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu"                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; instr_retired ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_nios2_gen2_1:nios2_gen2_1" ;
+---------------+--------+----------+----------------------------+
; Port          ; Type   ; Severity ; Details                    ;
+---------------+--------+----------+----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected     ;
+---------------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu"                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; instr_retired ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------+
; Port          ; Type   ; Severity ; Details                    ;
+---------------+--------+----------+----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected     ;
+---------------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|mp_new_sdram_controller_0_input_efifo_module:the_mp_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|altera_avalon_mailbox:mailbox_simple_0" ;
+-----------+--------+----------+------------------------------------------+
; Port      ; Type   ; Severity ; Details                                  ;
+-----------+--------+----------+------------------------------------------+
; irq_space ; Output ; Info     ; Explicitly unconnected                   ;
+-----------+--------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0|mp_jtag_uart_0:jtag_uart_0"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mp:u0"                                                                                                             ;
+-------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pio_0_external_connection_export[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pio_1_external_connection_export[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6566                        ;
;     CLR               ; 1477                        ;
;     CLR SCLR          ; 169                         ;
;     CLR SCLR SLD      ; 90                          ;
;     CLR SLD           ; 29                          ;
;     ENA               ; 261                         ;
;     ENA CLR           ; 2764                        ;
;     ENA CLR SCLR      ; 976                         ;
;     ENA CLR SCLR SLD  ; 86                          ;
;     ENA CLR SLD       ; 290                         ;
;     ENA SCLR          ; 122                         ;
;     ENA SCLR SLD      ; 37                          ;
;     ENA SLD           ; 18                          ;
;     SLD               ; 56                          ;
;     plain             ; 191                         ;
; arriav_io_obuf        ; 88                          ;
; arriav_lcell_comb     ; 6762                        ;
;     arith             ; 1256                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 1055                        ;
;         2 data inputs ; 132                         ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 3                           ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 5466                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 521                         ;
;         3 data inputs ; 854                         ;
;         4 data inputs ; 1417                        ;
;         5 data inputs ; 1221                        ;
;         6 data inputs ; 1387                        ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 211                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 762                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.02                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 89                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 134                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 133                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 31                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 26                                       ;
;         6 data inputs ; 25                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.60                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:21     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon May 14 20:54:17 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tp -c tp
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "mp.qsys"
Info (12250): 2018.05.14.20:54:32 Progress: Loading quartus/mp.qsys
Info (12250): 2018.05.14.20:54:32 Progress: Reading input file
Info (12250): 2018.05.14.20:54:32 Progress: Adding clk_0 [clock_source 16.0]
Info (12250): 2018.05.14.20:54:33 Progress: Parameterizing module clk_0
Info (12250): 2018.05.14.20:54:33 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Info (12250): 2018.05.14.20:54:33 Progress: Parameterizing module jtag_uart_0
Info (12250): 2018.05.14.20:54:33 Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 16.0]
Info (12250): 2018.05.14.20:54:33 Progress: Parameterizing module mailbox_simple_0
Info (12250): 2018.05.14.20:54:33 Progress: Adding mutex_0 [altera_avalon_mutex 16.0]
Info (12250): 2018.05.14.20:54:33 Progress: Parameterizing module mutex_0
Info (12250): 2018.05.14.20:54:33 Progress: Adding mutex_1 [altera_avalon_mutex 16.0]
Info (12250): 2018.05.14.20:54:33 Progress: Parameterizing module mutex_1
Info (12250): 2018.05.14.20:54:33 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 16.0]
Info (12250): 2018.05.14.20:54:33 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2018.05.14.20:54:33 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2018.05.14.20:54:34 Progress: Adding nios2_gen2_1 [altera_nios2_gen2 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module nios2_gen2_1
Info (12250): 2018.05.14.20:54:34 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2018.05.14.20:54:34 Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module onchip_memory2_1
Info (12250): 2018.05.14.20:54:34 Progress: Adding performance_counter_0 [altera_avalon_performance_counter 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module performance_counter_0
Info (12250): 2018.05.14.20:54:34 Progress: Adding performance_counter_1 [altera_avalon_performance_counter 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module performance_counter_1
Info (12250): 2018.05.14.20:54:34 Progress: Adding pio_0 [altera_avalon_pio 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module pio_0
Info (12250): 2018.05.14.20:54:34 Progress: Adding pio_1 [altera_avalon_pio 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module pio_1
Info (12250): 2018.05.14.20:54:34 Progress: Adding pio_2 [altera_avalon_pio 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module pio_2
Info (12250): 2018.05.14.20:54:34 Progress: Adding pll_0 [altera_pll 16.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module pll_0
Info (12250): 2018.05.14.20:54:34 Progress: Adding prog_counter_0 [prog_counter 1.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module prog_counter_0
Info (12250): 2018.05.14.20:54:34 Progress: Adding prog_counter_1 [prog_counter 1.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module prog_counter_1
Info (12250): 2018.05.14.20:54:34 Progress: Adding prog_counter_2 [prog_counter 1.0]
Info (12250): 2018.05.14.20:54:34 Progress: Parameterizing module prog_counter_2
Info (12250): 2018.05.14.20:54:34 Progress: Adding uart_0 [altera_avalon_uart 16.0]
Info (12250): 2018.05.14.20:54:35 Progress: Parameterizing module uart_0
Info (12250): 2018.05.14.20:54:35 Progress: Building connections
Info (12250): 2018.05.14.20:54:35 Progress: Parameterizing connections
Info (12250): 2018.05.14.20:54:35 Progress: Validating
Info (12250): 2018.05.14.20:54:37 Progress: Done reading input file
Info (12250): Mp.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Mp.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info (12250): Mp.mutex_1: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info (12250): Mp.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Mp.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): Mp.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Warning (12251): Mp.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info (12250): Mp: Generating mp "mp" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_006.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_006.sink2
Info (12250): Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_006.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src2 and rsp_mux_002.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src3 and rsp_mux_003.sink1
Warning (12251): Prog_counter_2.interrupt_sender: Cannot connect reset for irq_fanout_001.receiver
Info (12250): Jtag_uart_0: Starting RTL generation for module 'mp_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mp_jtag_uart_0 --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0001_jtag_uart_0_gen//mp_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'mp_jtag_uart_0'
Info (12250): Jtag_uart_0: "mp" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Mailbox_simple_0: "mp" instantiated altera_avalon_mailbox_simple "mailbox_simple_0"
Info (12250): Mutex_0: Starting RTL generation for module 'mp_mutex_0'
Info (12250): Mutex_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=mp_mutex_0 --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0003_mutex_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0003_mutex_0_gen//mp_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Mutex_0: Done RTL generation for module 'mp_mutex_0'
Info (12250): Mutex_0: "mp" instantiated altera_avalon_mutex "mutex_0"
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'mp_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=mp_new_sdram_controller_0 --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0004_new_sdram_controller_0_gen//mp_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'mp_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "mp" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Nios2_gen2_0: "mp" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Nios2_gen2_1: "mp" instantiated altera_nios2_gen2 "nios2_gen2_1"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'mp_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mp_onchip_memory2_0 --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0005_onchip_memory2_0_gen//mp_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'mp_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "mp" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Onchip_memory2_1: Starting RTL generation for module 'mp_onchip_memory2_1'
Info (12250): Onchip_memory2_1:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mp_onchip_memory2_1 --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0006_onchip_memory2_1_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0006_onchip_memory2_1_gen//mp_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_1: Done RTL generation for module 'mp_onchip_memory2_1'
Info (12250): Onchip_memory2_1: "mp" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info (12250): Performance_counter_0: Starting RTL generation for module 'mp_performance_counter_0'
Info (12250): Performance_counter_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=mp_performance_counter_0 --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0007_performance_counter_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0007_performance_counter_0_gen//mp_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Performance_counter_0: Done RTL generation for module 'mp_performance_counter_0'
Info (12250): Performance_counter_0: "mp" instantiated altera_avalon_performance_counter "performance_counter_0"
Info (12250): Pio_0: Starting RTL generation for module 'mp_pio_0'
Info (12250): Pio_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mp_pio_0 --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0008_pio_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0008_pio_0_gen//mp_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'mp_pio_0'
Info (12250): Pio_0: "mp" instantiated altera_avalon_pio "pio_0"
Info (12250): Pio_2: Starting RTL generation for module 'mp_pio_2'
Info (12250): Pio_2:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mp_pio_2 --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0009_pio_2_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0009_pio_2_gen//mp_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_2: Done RTL generation for module 'mp_pio_2'
Info (12250): Pio_2: "mp" instantiated altera_avalon_pio "pio_2"
Info (12250): Pll_0: "mp" instantiated altera_pll "pll_0"
Info (12250): Prog_counter_0: "mp" instantiated prog_counter "prog_counter_0"
Info (12250): Uart_0: Starting RTL generation for module 'mp_uart_0'
Info (12250): Uart_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mp_uart_0 --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0012_uart_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0012_uart_0_gen//mp_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'mp_uart_0'
Info (12250): Uart_0: "mp" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "mp" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "mp" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "mp" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'mp_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mp_nios2_gen2_0_cpu --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0015_cpu_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0015_cpu_gen//mp_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2018.05.14 20:55:06 (*) Starting Nios II generation
Info (12250): Cpu: # 2018.05.14 20:55:06 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2018.05.14 20:55:07 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/
Info (12250): Cpu: # 2018.05.14 20:55:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2018.05.14 20:55:07 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2018.05.14 20:55:07 (*)   Plaintext license not found.
Info (12250): Cpu: # 2018.05.14 20:55:07 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2018.05.14 20:55:08 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/
Info (12250): Cpu: # 2018.05.14 20:55:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2018.05.14 20:55:08 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2018.05.14 20:55:08 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2018.05.14 20:55:08 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2018.05.14 20:55:08 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2018.05.14 20:55:08 (*)     Testbench
Info (12250): Cpu: # 2018.05.14 20:55:08 (*)     Instruction decoding
Info (12250): Cpu: # 2018.05.14 20:55:08 (*)       Instruction fields
Info (12250): Cpu: # 2018.05.14 20:55:09 (*)       Instruction decodes
Info (12250): Cpu: # 2018.05.14 20:55:09 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2018.05.14 20:55:09 (*)       Instruction controls
Info (12250): Cpu: # 2018.05.14 20:55:09 (*)     Pipeline frontend
Info (12250): Cpu: # 2018.05.14 20:55:09 (*)     Pipeline backend
Info (12250): Cpu: # 2018.05.14 20:55:11 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2018.05.14 20:55:12 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2018.05.14 20:55:13 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'mp_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu: Starting RTL generation for module 'mp_nios2_gen2_1_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mp_nios2_gen2_1_cpu --dir=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0016_cpu_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/tabourin/AppData/Local/Temp/alt7665_1515713798670927457.dir/0016_cpu_gen//mp_nios2_gen2_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2018.05.14 20:55:14 (*) Starting Nios II generation
Info (12250): Cpu: # 2018.05.14 20:55:14 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2018.05.14 20:55:14 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/
Info (12250): Cpu: # 2018.05.14 20:55:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2018.05.14 20:55:14 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2018.05.14 20:55:14 (*)   Plaintext license not found.
Info (12250): Cpu: # 2018.05.14 20:55:14 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2018.05.14 20:55:15 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/
Info (12250): Cpu: # 2018.05.14 20:55:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2018.05.14 20:55:15 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2018.05.14 20:55:16 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2018.05.14 20:55:16 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2018.05.14 20:55:16 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2018.05.14 20:55:16 (*)     Testbench
Info (12250): Cpu: # 2018.05.14 20:55:16 (*)     Instruction decoding
Info (12250): Cpu: # 2018.05.14 20:55:16 (*)       Instruction fields
Info (12250): Cpu: # 2018.05.14 20:55:16 (*)       Instruction decodes
Info (12250): Cpu: # 2018.05.14 20:55:17 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2018.05.14 20:55:17 (*)       Instruction controls
Info (12250): Cpu: # 2018.05.14 20:55:17 (*)     Pipeline frontend
Info (12250): Cpu: # 2018.05.14 20:55:17 (*)     Pipeline backend
Info (12250): Cpu: # 2018.05.14 20:55:19 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2018.05.14 20:55:20 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2018.05.14 20:55:21 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'mp_nios2_gen2_1_cpu'
Info (12250): Cpu: "nios2_gen2_1" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_1_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_1_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info (12250): Router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info (12250): Router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info (12250): Router_022: "mm_interconnect_0" instantiated altera_merlin_router "router_022"
Info (12250): Nios2_gen2_1_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_1_data_master_limiter"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_sc_fifo.v
Info (12250): New_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv
Info (12250): New_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info (12250): Mp: Done "mp" with 58 modules, 104 files
Info (12249): Finished elaborating Qsys system entity "mp.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /temp/tp3_2/tp3/hw/hdl/prog_counter.vhd
    Info (12022): Found design unit 1: Counter-rtl File: C:/Temp/TP3_2/tp3/hw/hdl/prog_counter.vhd Line: 25
    Info (12023): Found entity 1: Counter File: C:/Temp/TP3_2/tp3/hw/hdl/prog_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /temp/tp3_2/tp3/hw/hdl/de1_soc_top_level.vhd
    Info (12022): Found design unit 1: DE1_SoC_top_level-rtl File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 165
    Info (12023): Found entity 1: DE1_SoC_top_level File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/mp.v
    Info (12023): Found entity 1: mp File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_avalon_mailbox.v
    Info (12023): Found entity 1: altera_avalon_mailbox File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_mailbox.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/mp/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_std_synchronizer_nocut.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_irq_mapper.sv
    Info (12023): Found entity 1: mp_irq_mapper File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/mp/submodules/mp_jtag_uart_0.v
    Info (12023): Found entity 1: mp_jtag_uart_0_sim_scfifo_w File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: mp_jtag_uart_0_scfifo_w File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: mp_jtag_uart_0_sim_scfifo_r File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: mp_jtag_uart_0_scfifo_r File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: mp_jtag_uart_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0.v
    Info (12023): Found entity 1: mp_mm_interconnect_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: mp_mm_interconnect_0_avalon_st_adapter File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: mp_mm_interconnect_0_avalon_st_adapter_006 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_cmd_demux File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_cmd_demux_001 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_cmd_demux_002 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_cmd_demux_003 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_cmd_mux File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_cmd_mux_002 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_006.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_cmd_mux_006 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_006.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_001_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_001 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_002_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_002 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_003_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_003 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_004_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_004 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_006_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_006 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_008_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_008 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_010_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_010 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_015.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_015_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_015.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_015 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_015.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_018.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_018_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_018.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_018 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_018.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_router_022.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_router_022_default_decode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_022.sv Line: 45
    Info (12023): Found entity 2: mp_mm_interconnect_0_router_022 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_022.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_rsp_demux File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_rsp_demux_002 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux_006.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_rsp_demux_006 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_demux_006.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_rsp_mux File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_rsp_mux_001 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_rsp_mux_002 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_003.sv
    Info (12023): Found entity 1: mp_mm_interconnect_0_rsp_mux_003 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_mutex_0.v
    Info (12023): Found entity 1: mp_mutex_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mutex_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mp/submodules/mp_new_sdram_controller_0.v
    Info (12023): Found entity 1: mp_new_sdram_controller_0_input_efifo_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: mp_new_sdram_controller_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_new_sdram_controller_0.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_0.v
    Info (12023): Found entity 1: mp_nios2_gen2_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: mp_nios2_gen2_0_cpu_ic_data_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: mp_nios2_gen2_0_cpu_ic_tag_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 88
    Info (12023): Found entity 3: mp_nios2_gen2_0_cpu_bht_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 156
    Info (12023): Found entity 4: mp_nios2_gen2_0_cpu_register_bank_a_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 224
    Info (12023): Found entity 5: mp_nios2_gen2_0_cpu_register_bank_b_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 289
    Info (12023): Found entity 6: mp_nios2_gen2_0_cpu_dc_tag_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 354
    Info (12023): Found entity 7: mp_nios2_gen2_0_cpu_dc_data_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 419
    Info (12023): Found entity 8: mp_nios2_gen2_0_cpu_dc_victim_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 487
    Info (12023): Found entity 9: mp_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 554
    Info (12023): Found entity 10: mp_nios2_gen2_0_cpu_nios2_oci_break File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 699
    Info (12023): Found entity 11: mp_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 991
    Info (12023): Found entity 12: mp_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 1251
    Info (12023): Found entity 13: mp_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 1439
    Info (12023): Found entity 14: mp_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 1623
    Info (12023): Found entity 15: mp_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 1690
    Info (12023): Found entity 16: mp_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 1771
    Info (12023): Found entity 17: mp_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 1842
    Info (12023): Found entity 18: mp_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 1884
    Info (12023): Found entity 19: mp_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 1930
    Info (12023): Found entity 20: mp_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2415
    Info (12023): Found entity 21: mp_nios2_gen2_0_cpu_nios2_oci_im File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2437
    Info (12023): Found entity 22: mp_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2506
    Info (12023): Found entity 23: mp_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2522
    Info (12023): Found entity 24: mp_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2614
    Info (12023): Found entity 25: mp_nios2_gen2_0_cpu_nios2_ocimem File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2678
    Info (12023): Found entity 26: mp_nios2_gen2_0_cpu_nios2_oci File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2858
    Info (12023): Found entity 27: mp_nios2_gen2_0_cpu File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3406
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: mp_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: mp_nios2_gen2_0_cpu_debug_slave_tck File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: mp_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: mp_nios2_gen2_0_cpu_mult_cell File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: mp_nios2_gen2_0_cpu_test_bench File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_1.v
    Info (12023): Found entity 1: mp_nios2_gen2_1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v
    Info (12023): Found entity 1: mp_nios2_gen2_1_cpu_ic_data_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 21
    Info (12023): Found entity 2: mp_nios2_gen2_1_cpu_ic_tag_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 88
    Info (12023): Found entity 3: mp_nios2_gen2_1_cpu_bht_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 156
    Info (12023): Found entity 4: mp_nios2_gen2_1_cpu_register_bank_a_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 224
    Info (12023): Found entity 5: mp_nios2_gen2_1_cpu_register_bank_b_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 289
    Info (12023): Found entity 6: mp_nios2_gen2_1_cpu_dc_tag_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 354
    Info (12023): Found entity 7: mp_nios2_gen2_1_cpu_dc_data_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 419
    Info (12023): Found entity 8: mp_nios2_gen2_1_cpu_dc_victim_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 487
    Info (12023): Found entity 9: mp_nios2_gen2_1_cpu_nios2_oci_debug File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 554
    Info (12023): Found entity 10: mp_nios2_gen2_1_cpu_nios2_oci_break File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 699
    Info (12023): Found entity 11: mp_nios2_gen2_1_cpu_nios2_oci_xbrk File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 991
    Info (12023): Found entity 12: mp_nios2_gen2_1_cpu_nios2_oci_dbrk File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 1251
    Info (12023): Found entity 13: mp_nios2_gen2_1_cpu_nios2_oci_itrace File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 1439
    Info (12023): Found entity 14: mp_nios2_gen2_1_cpu_nios2_oci_td_mode File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 1623
    Info (12023): Found entity 15: mp_nios2_gen2_1_cpu_nios2_oci_dtrace File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 1690
    Info (12023): Found entity 16: mp_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 1771
    Info (12023): Found entity 17: mp_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 1842
    Info (12023): Found entity 18: mp_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 1884
    Info (12023): Found entity 19: mp_nios2_gen2_1_cpu_nios2_oci_fifo File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 1930
    Info (12023): Found entity 20: mp_nios2_gen2_1_cpu_nios2_oci_pib File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2415
    Info (12023): Found entity 21: mp_nios2_gen2_1_cpu_nios2_oci_im File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2437
    Info (12023): Found entity 22: mp_nios2_gen2_1_cpu_nios2_performance_monitors File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2506
    Info (12023): Found entity 23: mp_nios2_gen2_1_cpu_nios2_avalon_reg File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2522
    Info (12023): Found entity 24: mp_nios2_gen2_1_cpu_ociram_sp_ram_module File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2614
    Info (12023): Found entity 25: mp_nios2_gen2_1_cpu_nios2_ocimem File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2678
    Info (12023): Found entity 26: mp_nios2_gen2_1_cpu_nios2_oci File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2858
    Info (12023): Found entity 27: mp_nios2_gen2_1_cpu File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3406
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: mp_nios2_gen2_1_cpu_debug_slave_sysclk File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: mp_nios2_gen2_1_cpu_debug_slave_tck File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: mp_nios2_gen2_1_cpu_debug_slave_wrapper File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_1_cpu_mult_cell.v
    Info (12023): Found entity 1: mp_nios2_gen2_1_cpu_mult_cell File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_nios2_gen2_1_cpu_test_bench.v
    Info (12023): Found entity 1: mp_nios2_gen2_1_cpu_test_bench File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_onchip_memory2_0.v
    Info (12023): Found entity 1: mp_onchip_memory2_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_onchip_memory2_1.v
    Info (12023): Found entity 1: mp_onchip_memory2_1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_performance_counter_0.v
    Info (12023): Found entity 1: mp_performance_counter_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_performance_counter_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_pio_0.v
    Info (12023): Found entity 1: mp_pio_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_pio_2.v
    Info (12023): Found entity 1: mp_pio_2 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pio_2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mp/submodules/mp_pll_0.v
    Info (12023): Found entity 1: mp_pll_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pll_0.v Line: 2
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/mp/submodules/mp_uart_0.v
    Info (12023): Found entity 1: mp_uart_0_tx File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v Line: 21
    Info (12023): Found entity 2: mp_uart_0_rx_stimulus_source File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v Line: 193
    Info (12023): Found entity 3: mp_uart_0_rx File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v Line: 286
    Info (12023): Found entity 4: mp_uart_0_regs File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v Line: 544
    Info (12023): Found entity 5: mp_uart_0 File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v Line: 789
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/mp/submodules/prog_counter.vhd
    Info (12022): Found design unit 1: Counter-rtl File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 25
    Info (12023): Found entity 1: Counter File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 6
Warning (10037): Verilog HDL or VHDL warning at mp_new_sdram_controller_0.v(316): conditional expression evaluates to a constant File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_new_sdram_controller_0.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at mp_new_sdram_controller_0.v(326): conditional expression evaluates to a constant File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_new_sdram_controller_0.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at mp_new_sdram_controller_0.v(336): conditional expression evaluates to a constant File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_new_sdram_controller_0.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at mp_new_sdram_controller_0.v(680): conditional expression evaluates to a constant File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_new_sdram_controller_0.v Line: 680
Info (12127): Elaborating entity "DE1_SoC_top_level" for the top level hierarchy
Critical Warning (10920): VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(190): port or argument "pio_0_external_connection_export" has 1/8 unassociated elements File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 190
Critical Warning (10920): VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(190): port or argument "pio_1_external_connection_export" has 1/8 unassociated elements File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 190
Info (12128): Elaborating entity "mp" for hierarchy "mp:u0" File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 190
Info (12128): Elaborating entity "mp_jtag_uart_0" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 201
Info (12128): Elaborating entity "mp_jtag_uart_0_scfifo_w" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 137
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 137
Info (12133): Instantiated megafunction "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Temp/TP3_2/tp3/hw/quartus/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Temp/TP3_2/tp3/hw/quartus/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Temp/TP3_2/tp3/hw/quartus/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Temp/TP3_2/tp3/hw/quartus/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Temp/TP3_2/tp3/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Temp/TP3_2/tp3/hw/quartus/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Temp/TP3_2/tp3/hw/quartus/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Temp/TP3_2/tp3/hw/quartus/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_w:the_mp_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Temp/TP3_2/tp3/hw/quartus/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "mp_jtag_uart_0_scfifo_r" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|mp_jtag_uart_0_scfifo_r:the_mp_jtag_uart_0_scfifo_r" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 564
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 564
Info (12133): Instantiated megafunction "mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_jtag_uart_0.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "mp:u0|mp_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mp_jtag_uart_0_alt_jtag_atlantic" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "altera_avalon_mailbox" for hierarchy "mp:u0|altera_avalon_mailbox:mailbox_simple_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 222
Info (12128): Elaborating entity "mp_mutex_0" for hierarchy "mp:u0|mp_mutex_0:mutex_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 233
Info (12128): Elaborating entity "mp_new_sdram_controller_0" for hierarchy "mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 267
Info (12128): Elaborating entity "mp_new_sdram_controller_0_input_efifo_module" for hierarchy "mp:u0|mp_new_sdram_controller_0:new_sdram_controller_0|mp_new_sdram_controller_0_input_efifo_module:the_mp_new_sdram_controller_0_input_efifo_module" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_new_sdram_controller_0.v Line: 296
Info (12128): Elaborating entity "mp_nios2_gen2_0" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 298
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_test_bench" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_test_bench:the_mp_nios2_gen2_0_cpu_test_bench" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 5974
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_ic_data_module" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 6976
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 60
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 60
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 60
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_spj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_data_module:mp_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 7042
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 127
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 127
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 127
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_rgj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_ic_tag_module:mp_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_bht_module" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 7240
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 195
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 195
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 195
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_pdj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_bht_module:mp_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 8188
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 260
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 260
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 260
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_voi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_a_module:mp_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_register_bank_b_module:mp_nios2_gen2_0_cpu_register_bank_b" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 8206
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_mult_cell" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 8791
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_mult_cell.v Line: 62
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_mult_cell.v Line: 62
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_mult_cell.v Line: 62
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altera_mult_add_37p2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Temp/TP3_2/tp3/hw/quartus/db/altera_mult_add_37p2.v Line: 117
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Temp/TP3_2/tp3/hw/quartus/db/altera_mult_add_37p2.v Line: 117
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/altera_mult_add_37p2.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_mult_cell:the_mp_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 9213
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 390
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 390
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 390
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_b" = "19"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf
    Info (12023): Found entity 1: altsyncram_lpi1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_lpi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lpi1" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_tag_module:mp_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_dc_data_module" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 9279
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 458
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 458
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 458
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_4kl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_data_module:mp_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 9391
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 526
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 526
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 526
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_dc_victim_module:mp_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 10223
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3077
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 623
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 623
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_debug:the_mp_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 623
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_break:the_mp_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3107
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3130
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3157
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_itrace:the_mp_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3196
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mp_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3211
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mp_nios2_gen2_0_cpu_nios2_oci_dtrace|mp_nios2_gen2_0_cpu_nios2_oci_td_mode:mp_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 1739
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_fifo:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3226
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_fifo:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo|mp_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_mp_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2048
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_fifo:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo|mp_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2057
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_fifo:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo|mp_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_mp_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2066
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_pib:the_mp_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_oci_im:the_mp_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3245
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3264
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2828
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2653
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2653
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 2653
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_nios2_ocimem:the_mp_nios2_gen2_0_cpu_nios2_ocimem|mp_nios2_gen2_0_cpu_ociram_sp_ram_module:mp_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3386
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_tck:the_mp_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "mp_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|mp_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12133): Instantiated megafunction "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "mp:u0|mp_nios2_gen2_0:nios2_gen2_0|mp_nios2_gen2_0_cpu:cpu|mp_nios2_gen2_0_cpu_nios2_oci:the_mp_nios2_gen2_0_cpu_nios2_oci|mp_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "mp_nios2_gen2_1" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 329
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1.v Line: 69
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_test_bench" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_test_bench:the_mp_nios2_gen2_1_cpu_test_bench" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 5974
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_ic_data_module" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_data_module:mp_nios2_gen2_1_cpu_ic_data" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 6976
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_ic_tag_module" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_ic_tag_module:mp_nios2_gen2_1_cpu_ic_tag" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 7042
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_bht_module" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_bht_module:mp_nios2_gen2_1_cpu_bht" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 7240
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_register_bank_a_module" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_a_module:mp_nios2_gen2_1_cpu_register_bank_a" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 8188
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_register_bank_b_module" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_register_bank_b_module:mp_nios2_gen2_1_cpu_register_bank_b" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 8206
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_mult_cell" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_mult_cell:the_mp_nios2_gen2_1_cpu_mult_cell" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 8791
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_dc_tag_module" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_tag_module:mp_nios2_gen2_1_cpu_dc_tag" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 9213
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_dc_data_module" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_data_module:mp_nios2_gen2_1_cpu_dc_data" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 9279
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_dc_victim_module" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_dc_victim_module:mp_nios2_gen2_1_cpu_dc_victim" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 9391
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 10223
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_debug" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_debug:the_mp_nios2_gen2_1_cpu_nios2_oci_debug" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3077
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_break" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_break:the_mp_nios2_gen2_1_cpu_nios2_oci_break" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3107
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_xbrk" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_xbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_xbrk" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3130
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_dbrk" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dbrk:the_mp_nios2_gen2_1_cpu_nios2_oci_dbrk" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3157
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_itrace" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_itrace:the_mp_nios2_gen2_1_cpu_nios2_oci_itrace" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3196
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_dtrace" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dtrace:the_mp_nios2_gen2_1_cpu_nios2_oci_dtrace" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3211
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_td_mode" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_dtrace:the_mp_nios2_gen2_1_cpu_nios2_oci_dtrace|mp_nios2_gen2_1_cpu_nios2_oci_td_mode:mp_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 1739
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_fifo" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_fifo:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3226
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_fifo:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo|mp_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt:the_mp_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2048
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_fifo:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo|mp_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2057
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_fifo:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo|mp_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc:the_mp_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2066
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_pib" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_pib:the_mp_nios2_gen2_1_cpu_nios2_oci_pib" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3231
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_oci_im" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_oci_im:the_mp_nios2_gen2_1_cpu_nios2_oci_im" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3245
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_avalon_reg" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_avalon_reg:the_mp_nios2_gen2_1_cpu_nios2_avalon_reg" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3264
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_nios2_ocimem" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3284
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_ociram_sp_ram_module" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_nios2_ocimem:the_mp_nios2_gen2_1_cpu_nios2_ocimem|mp_nios2_gen2_1_cpu_ociram_sp_ram_module:mp_nios2_gen2_1_cpu_ociram_sp_ram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 2828
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_debug_slave_wrapper" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3386
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_debug_slave_tck" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_tck:the_mp_nios2_gen2_1_cpu_debug_slave_tck" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "mp_nios2_gen2_1_cpu_debug_slave_sysclk" for hierarchy "mp:u0|mp_nios2_gen2_1:nios2_gen2_1|mp_nios2_gen2_1_cpu:cpu|mp_nios2_gen2_1_cpu_nios2_oci:the_mp_nios2_gen2_1_cpu_nios2_oci|mp_nios2_gen2_1_cpu_debug_slave_wrapper:the_mp_nios2_gen2_1_cpu_debug_slave_wrapper|mp_nios2_gen2_1_cpu_debug_slave_sysclk:the_mp_nios2_gen2_1_cpu_debug_slave_sysclk" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "mp_onchip_memory2_0" for hierarchy "mp:u0|mp_onchip_memory2_0:onchip_memory2_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 342
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "mp_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osi1.tdf
    Info (12023): Found entity 1: altsyncram_osi1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_osi1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_osi1" for hierarchy "mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Temp/TP3_2/tp3/hw/quartus/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated|decode_8la:decode3" File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_osi1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Temp/TP3_2/tp3/hw/quartus/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "mp:u0|mp_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_osi1:auto_generated|mux_5hb:mux2" File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_osi1.tdf Line: 45
Info (12128): Elaborating entity "mp_onchip_memory2_1" for hierarchy "mp:u0|mp_onchip_memory2_1:onchip_memory2_1" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 355
Info (12128): Elaborating entity "altsyncram" for hierarchy "mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_1.v Line: 66
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_1.v Line: 66
Info (12133): Instantiated megafunction "mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_onchip_memory2_1.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "mp_onchip_memory2_1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_psi1.tdf
    Info (12023): Found entity 1: altsyncram_psi1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_psi1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_psi1" for hierarchy "mp:u0|mp_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_psi1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mp_performance_counter_0" for hierarchy "mp:u0|mp_performance_counter_0:performance_counter_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 365
Info (12128): Elaborating entity "mp_pio_0" for hierarchy "mp:u0|mp_pio_0:pio_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 386
Info (12128): Elaborating entity "mp_pio_2" for hierarchy "mp:u0|mp_pio_2:pio_2" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 408
Info (12128): Elaborating entity "mp_pll_0" for hierarchy "mp:u0|mp_pll_0:pll_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 417
Info (12128): Elaborating entity "altera_pll" for hierarchy "mp:u0|mp_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pll_0.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pll_0.v Line: 91
Info (12133): Instantiated megafunction "mp:u0|mp_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_pll_0.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "-3750 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Counter" for hierarchy "mp:u0|Counter:prog_counter_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 429
Warning (10631): VHDL Process Statement warning at prog_counter.vhd(79): inferring latch(es) for signal or variable "CompVal_next", which holds its previous value in one or more paths through the process File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[0]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[1]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[2]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[3]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[4]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[5]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[6]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[7]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[8]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[9]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[10]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[11]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[12]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[13]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[14]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[15]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[16]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[17]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[18]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[19]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[20]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[21]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[22]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[23]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[24]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[25]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[26]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[27]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[28]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[29]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[30]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (10041): Inferred latch for "CompVal_next[31]" at prog_counter.vhd(79) File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/prog_counter.vhd Line: 79
Info (12128): Elaborating entity "mp_uart_0" for hierarchy "mp:u0|mp_uart_0:uart_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 468
Info (12128): Elaborating entity "mp_uart_0_tx" for hierarchy "mp:u0|mp_uart_0:uart_0|mp_uart_0_tx:the_mp_uart_0_tx" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v Line: 862
Info (12128): Elaborating entity "mp_uart_0_rx" for hierarchy "mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v Line: 880
Info (12128): Elaborating entity "mp_uart_0_rx_stimulus_source" for hierarchy "mp:u0|mp_uart_0:uart_0|mp_uart_0_rx:the_mp_uart_0_rx|mp_uart_0_rx_stimulus_source:the_mp_uart_0_rx_stimulus_source" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v Line: 363
Info (12128): Elaborating entity "mp_uart_0_regs" for hierarchy "mp:u0|mp_uart_0:uart_0|mp_uart_0_regs:the_mp_uart_0_regs" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_uart_0.v Line: 911
Info (12128): Elaborating entity "mp_mm_interconnect_0" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 622
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 1666
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 1786
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 1910
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prog_counter_1_avalon_slave_0_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 1974
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 2102
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 2166
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 2230
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 2294
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_1_s1_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 2358
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 2422
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 2486
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 2678
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 2934
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 3062
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 3143
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 3224
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 3305
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 3386
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 3470
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 3511
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 4220
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 4261
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 4302
Info (12128): Elaborating entity "mp_mm_interconnect_0_router" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 5818
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router:router|mp_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_001" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 5834
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_001_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_001:router_001|mp_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_001.sv Line: 190
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_002" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_002:router_002" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 5850
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_002_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_002:router_002|mp_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_003" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_003:router_003" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 5866
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_003_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_003:router_003|mp_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_003.sv Line: 182
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_004" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_004" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 5882
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_004_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_004:router_004|mp_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_006" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_006" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 5914
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_006_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_006:router_006|mp_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_008" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_008" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 5946
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_008_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_008:router_008|mp_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_010" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_010:router_010" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 5978
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_010_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_010:router_010|mp_mm_interconnect_0_router_010_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_010.sv Line: 178
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_015" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_015" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6058
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_015_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_015:router_015|mp_mm_interconnect_0_router_015_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_015.sv Line: 173
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_018" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_018" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6106
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_018_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_018:router_018|mp_mm_interconnect_0_router_018_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_018.sv Line: 178
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_022" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_022:router_022" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6170
Info (12128): Elaborating entity "mp_mm_interconnect_0_router_022_default_decode" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_router_022:router_022|mp_mm_interconnect_0_router_022_default_decode:the_default_decode" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_router_022.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_1_data_master_limiter" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6220
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6420
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "mp_mm_interconnect_0_cmd_demux" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6497
Info (12128): Elaborating entity "mp_mm_interconnect_0_cmd_demux_001" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6580
Info (12128): Elaborating entity "mp_mm_interconnect_0_cmd_demux_002" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6609
Info (12128): Elaborating entity "mp_mm_interconnect_0_cmd_demux_003" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_demux_003:cmd_demux_003" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6644
Info (12128): Elaborating entity "mp_mm_interconnect_0_cmd_mux" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6661
Info (12128): Elaborating entity "mp_mm_interconnect_0_cmd_mux_002" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6701
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mp_mm_interconnect_0_cmd_mux_006" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 6793
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_cmd_mux_006.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mp_mm_interconnect_0_rsp_demux" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7050
Info (12128): Elaborating entity "mp_mm_interconnect_0_rsp_demux_002" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7090
Info (12128): Elaborating entity "mp_mm_interconnect_0_rsp_demux_006" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_demux_006:rsp_demux_006" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7182
Info (12128): Elaborating entity "mp_mm_interconnect_0_rsp_mux" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7499
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mp_mm_interconnect_0_rsp_mux_001" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7582
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_001.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mp_mm_interconnect_0_rsp_mux_002" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7611
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_002.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mp_mm_interconnect_0_rsp_mux_003" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7646
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_rsp_mux_003.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7712
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7778
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 7812
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "mp_mm_interconnect_0_avalon_st_adapter" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 8079
Info (12128): Elaborating entity "mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mp_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "mp_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0.v Line: 8253
Info (12128): Elaborating entity "mp_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|mp_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|mp_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "mp_irq_mapper" for hierarchy "mp:u0|mp_irq_mapper:irq_mapper" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 632
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mp:u0|altera_reset_controller:rst_controller" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 705
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mp:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mp:u0|altera_reset_controller:rst_controller_001" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 768
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mp:u0|altera_reset_controller:rst_controller_002" File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/mp.v Line: 831
Warning (12020): Port "jdo" on the entity instantiation of "the_mp_nios2_gen2_1_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_1_cpu.v Line: 3196
Warning (12020): Port "jdo" on the entity instantiation of "the_mp_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/mp/submodules/mp_nios2_gen2_0_cpu.v Line: 3196
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.05.14.20:55:50 Progress: Loading slda4b0afb8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 167
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Temp/TP3_2/tp3/hw/quartus/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "mp:u0|mp_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Temp/TP3_2/tp3/hw/quartus/db/altsyncram_40n1.tdf Line: 28
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[1]" and its non-tri-state driver. File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[1]~synth" File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 46
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 691 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Temp/TP3_2/tp3/hw/quartus/output_files/tp.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[2]" File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[3]" File: C:/Temp/TP3_2/tp3/hw/hdl/DE1_SoC_top_level.vhd Line: 72
Info (21057): Implemented 11510 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 88 bidirectional pins
    Info (21061): Implemented 10604 logic cells
    Info (21064): Implemented 762 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 1296 megabytes
    Info: Processing ended: Mon May 14 20:56:28 2018
    Info: Elapsed time: 00:02:11
    Info: Total CPU time (on all processors): 00:02:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Temp/TP3_2/tp3/hw/quartus/output_files/tp.map.smsg.


