git clone --depth 1 --no-tags https://github.com/faezekeshmiri/-Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745925603
git clone --depth 1 --no-tags https://github.com/Aditikushwah/behavioral-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742083361
git clone --depth 1 --no-tags https://github.com/nastaran-nekounam/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745653445
git clone --depth 1 --no-tags https://github.com/rishabh4749/DualEdge_TriggeredFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745901780
git clone --depth 1 --no-tags https://github.com/omarzalahh/DATA_Synchronization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746221794
git clone --depth 1 --no-tags https://github.com/AmirhosseinKoochakian2003/CE223-DigitalSystemsDesign-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747233702
git clone --depth 1 --no-tags https://github.com/edwardhumi/FootballPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746655766
git clone --depth 1 --no-tags https://github.com/chetanyed/PROjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744044894
git clone --depth 1 --no-tags https://github.com/ErfanXH/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744461244
git clone --depth 1 --no-tags https://github.com/avdssrk/Square-root-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744479022
git clone --depth 1 --no-tags https://github.com/tarobuns/UCR-CS161L-Lab01-ClocksAndTestBenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748410677
git clone --depth 1 --no-tags https://github.com/Hariharan112/Comp-Arch-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747079954
git clone --depth 1 --no-tags https://github.com/kagandikmen/Single-Cycle-RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744561806
git clone --depth 1 --no-tags https://github.com/johnymeng/241project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744860509
git clone --depth 1 --no-tags https://github.com/LTKNgan/RV32IM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744771247
git clone --depth 1 --no-tags https://github.com/Little0witch/5_Sem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742790549
git clone --depth 1 --no-tags https://github.com/Unlimitosu/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746516838
git clone --depth 1 --no-tags https://github.com/H0risans/FPGA-Edge-detection-module-based-on-sobel-operator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743447944
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/Debouncing_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746383443
git clone --depth 1 --no-tags https://github.com/ArjunSasidaran/Four-Input-Combination-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745241955
git clone --depth 1 --no-tags https://github.com/develone/verilator-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742906688
git clone --depth 1 --no-tags https://github.com/aurora324/SUSTECH-CS207-FINAL-PROJECT-Digital-Logic-Yifan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740047397
git clone --depth 1 --no-tags https://github.com/iversonshao/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747705113
git clone --depth 1 --no-tags https://github.com/JYan-YaJ/Stopwatcht_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747096139
git clone --depth 1 --no-tags https://github.com/canyu0/cs_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740431513
git clone --depth 1 --no-tags https://github.com/whensungoesdown/soc2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745856917
git clone --depth 1 --no-tags https://github.com/CYx-HHH/verilogbase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748287685
git clone --depth 1 --no-tags https://github.com/NukasaniVignatha/G16_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741107876
git clone --depth 1 --no-tags https://github.com/matheus-guidoni/Multiplicador8Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739726085
git clone --depth 1 --no-tags https://github.com/Hrushi-0606/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740581891
git clone --depth 1 --no-tags https://github.com/jeffdi/sony_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740835219
git clone --depth 1 --no-tags https://github.com/Yourmungand/ToVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740966742
git clone --depth 1 --no-tags https://github.com/AnoushkaTripathi/Processor-Design-from-scratch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741544411
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/Design_UART_TX_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741279889
git clone --depth 1 --no-tags https://github.com/Ever-glow/Watch-Sec-Min-Hour-Day.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741635289
git clone --depth 1 --no-tags https://github.com/ngkhatu/Logic_Design_Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742114179
git clone --depth 1 --no-tags https://github.com/MeganTsou/EECS_Lab-SpMDV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741523655
git clone --depth 1 --no-tags https://github.com/Ghanshyam1409/Digital_CLK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741798439
git clone --depth 1 --no-tags https://github.com/rishabh4749/3bit_LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742705524
git clone --depth 1 --no-tags https://github.com/Adnepukan/chisel-systolic-mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742804330
git clone --depth 1 --no-tags https://github.com/rishabh4749/MUX_Gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742723947
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/Mod-2-5-10-Counter-Using-7490-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742756474
git clone --depth 1 --no-tags https://github.com/Abhinav-863/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742728698
git clone --depth 1 --no-tags https://github.com/rroykuo/AAML-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740727805
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/789.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743182904
git clone --depth 1 --no-tags https://github.com/mtnkrc/CustomInstructionSetCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743725680
git clone --depth 1 --no-tags https://github.com/AdwaithRK/NewVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745129047
git clone --depth 1 --no-tags https://github.com/develone/tang-nano-notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745260038
git clone --depth 1 --no-tags https://github.com/VyshnaviChilukamukku/Synthesis-Verification-of-Router-1X3-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746240162
git clone --depth 1 --no-tags https://github.com/TsaiMingZhe/Simple-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746170744
git clone --depth 1 --no-tags https://github.com/Pritham13/ADLD_assgignment_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742573987
git clone --depth 1 --no-tags https://github.com/LudoProvost/VGA-controller-basic-shape-rendering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745621334
git clone --depth 1 --no-tags https://github.com/sabrinaahsiaa/Tic_Tac_Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746963831
git clone --depth 1 --no-tags https://github.com/kaamya-k/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747617836
git clone --depth 1 --no-tags https://github.com/P72i1ip/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747797455
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/Rom-15-15-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747254677
git clone --depth 1 --no-tags https://github.com/syrup999/FPGA_DAC7811.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747173997
git clone --depth 1 --no-tags https://github.com/Ashwin-Sarathi/Quantum-Computing-Emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747453578
git clone --depth 1 --no-tags https://github.com/And9686/cortex-m0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742625812
git clone --depth 1 --no-tags https://github.com/Lena-2023/counter2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741483643
git clone --depth 1 --no-tags https://github.com/Hitesh-K18/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743835223
git clone --depth 1 --no-tags https://github.com/Niyathi3011/Verilog_Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745250340
git clone --depth 1 --no-tags https://github.com/RobertChen998/HDLbits-solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740211707
git clone --depth 1 --no-tags https://github.com/ESN2024/TAIBI_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742445659
git clone --depth 1 --no-tags https://github.com/elec374/elec374test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748260608
git clone --depth 1 --no-tags https://github.com/RedRightH/Multiplier_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746140670
git clone --depth 1 --no-tags https://github.com/wei-shen-wang/Computer-aided_VLSI_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742280631
git clone --depth 1 --no-tags https://github.com/Weinihsiang/WhackaButton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741233950
git clone --depth 1 --no-tags https://github.com/imhonghong/TY_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746524860
git clone --depth 1 --no-tags https://github.com/henrynvn09/m152a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744288321
git clone --depth 1 --no-tags https://github.com/HLingLu/EECS598_Formal_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747471675
git clone --depth 1 --no-tags https://github.com/googleguru/OpenROAD-GUI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745429226
git clone --depth 1 --no-tags https://github.com/thongzenka/LSI_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745619939
git clone --depth 1 --no-tags https://github.com/AnoushkaTripathi/Radix4BoothMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745554181
git clone --depth 1 --no-tags https://github.com/rishabh4749/4State_1Input_Simple_Moore_Syn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744977789
git clone --depth 1 --no-tags https://github.com/edgarigl/libsystemctlm-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744681873
git clone --depth 1 --no-tags https://github.com/sifferman/fpnew_sv2v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744725829
git clone --depth 1 --no-tags https://github.com/nskspb/Trachtenberg_Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745966650
git clone --depth 1 --no-tags https://github.com/u66u/fpga1612.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746219162
git clone --depth 1 --no-tags https://github.com/minhsun-c/SingleCycleMIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746288153
git clone --depth 1 --no-tags https://github.com/97changmin/FORTEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746624829
git clone --depth 1 --no-tags https://github.com/tim21525/SOC-final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746609666
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/dual_edge_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746415171
git clone --depth 1 --no-tags https://github.com/musakartalengin/MatlabGui-FloatingPointUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746740298
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_Final-Project-SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746743360
git clone --depth 1 --no-tags https://github.com/aligrand/verilog-switchLevel-homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747181000
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ChipDev-ReversingBit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747168501
git clone --depth 1 --no-tags https://github.com/davesplace/verilog_fundamentals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745654100
git clone --depth 1 --no-tags https://github.com/23373/TLV2548.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748105807
git clone --depth 1 --no-tags https://github.com/rohx17/COMMAND-CONTROL-ROBOT-ON-FIELD-PROGRAMMABLE-GATE-ARRAY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747980879
git clone --depth 1 --no-tags https://github.com/Cengizhan18/caravel_f1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748120394
git clone --depth 1 --no-tags https://github.com/ljqljqljq8/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747238464
git clone --depth 1 --no-tags https://github.com/Ashwin4514/Modified_AES256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741657674
git clone --depth 1 --no-tags https://github.com/putoze/2021_Spring_IC_LAB_Public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740011217
git clone --depth 1 --no-tags https://github.com/WajeehaTahir/anti_theft_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745648387
git clone --depth 1 --no-tags https://github.com/SelahattinAbakay/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740064746
git clone --depth 1 --no-tags https://github.com/VirtiMehta/EE214.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739934810
git clone --depth 1 --no-tags https://github.com/skibo/RiscVToo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739975754
