// Seed: 1466799333
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wor id_3;
  output wire id_2;
  output supply1 id_1;
  assign id_3 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  wire  id_4;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  always @(posedge -1) begin : LABEL_0
    $signed(53);
    ;
  end
endmodule
module module_2 #(
    parameter id_1 = 32'd22,
    parameter id_4 = 32'd17,
    parameter id_6 = 32'd15
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_3
  );
  input logic [7:0] id_2;
  output wire _id_1;
  logic [-1 : id_1] _id_6;
  ;
  parameter id_7 = -1;
endmodule
