{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:44:38 2018 " "Info: Processing started: Fri Jan 05 23:44:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_SHIFT -c CPU_SHIFT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_SHIFT -c CPU_SHIFT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[0\]\$latch " "Warning: Node \"Data_out\[0\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[1\]\$latch " "Warning: Node \"Data_out\[1\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[2\]\$latch " "Warning: Node \"Data_out\[2\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[3\]\$latch " "Warning: Node \"Data_out\[3\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[4\]\$latch " "Warning: Node \"Data_out\[4\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[5\]\$latch " "Warning: Node \"Data_out\[5\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[6\]\$latch " "Warning: Node \"Data_out\[6\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[7\]\$latch " "Warning: Node \"Data_out\[7\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "FL_BUS " "Info: Assuming node \"FL_BUS\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "F_BUS " "Info: Assuming node \"F_BUS\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "FR_BUS " "Info: Assuming node \"FR_BUS\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Data_out\[7\]~16 " "Info: Detected gated clock \"Data_out\[7\]~16\" as buffer" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data_out\[7\]~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Data_out\[5\]\$latch Data_in\[4\] F_BUS 2.894 ns register " "Info: tsu for register \"Data_out\[5\]\$latch\" (data pin = \"Data_in\[4\]\", clock pin = \"F_BUS\") is 2.894 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.152 ns + Longest pin register " "Info: + Longest pin to register delay is 6.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns Data_in\[4\] 1 PIN PIN_U16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 2; PIN Node = 'Data_in\[4\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.079 ns) + CELL(0.346 ns) 5.242 ns Data_out\[5\]~22 2 COMB LCCOMB_X2_Y8_N24 1 " "Info: 2: + IC(4.079 ns) + CELL(0.346 ns) = 5.242 ns; Loc. = LCCOMB_X2_Y8_N24; Fanout = 1; COMB Node = 'Data_out\[5\]~22'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { Data_in[4] Data_out[5]~22 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.154 ns) 6.152 ns Data_out\[5\]\$latch 3 REG LCCOMB_X2_Y12_N16 1 " "Info: 3: + IC(0.756 ns) + CELL(0.154 ns) = 6.152 ns; Loc. = LCCOMB_X2_Y12_N16; Fanout = 1; REG Node = 'Data_out\[5\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { Data_out[5]~22 Data_out[5]$latch } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.317 ns ( 21.41 % ) " "Info: Total cell delay = 1.317 ns ( 21.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.835 ns ( 78.59 % ) " "Info: Total interconnect delay = 4.835 ns ( 78.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { Data_in[4] Data_out[5]~22 Data_out[5]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.152 ns" { Data_in[4] {} Data_in[4]~combout {} Data_out[5]~22 {} Data_out[5]$latch {} } { 0.000ns 0.000ns 4.079ns 0.756ns } { 0.000ns 0.817ns 0.346ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.570 ns + " "Info: + Micro setup delay of destination is 0.570 ns" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F_BUS destination 3.828 ns - Shortest register " "Info: - Shortest clock path from clock \"F_BUS\" to destination register is 3.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns F_BUS 1 CLK PIN_P19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P19; Fanout = 9; CLK Node = 'F_BUS'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F_BUS } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.225 ns) 1.765 ns Data_out\[7\]~16 2 COMB LCCOMB_X2_Y8_N2 1 " "Info: 2: + IC(0.730 ns) + CELL(0.225 ns) = 1.765 ns; Loc. = LCCOMB_X2_Y8_N2; Fanout = 1; COMB Node = 'Data_out\[7\]~16'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { F_BUS Data_out[7]~16 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.000 ns) 2.885 ns Data_out\[7\]~16clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.120 ns) + CELL(0.000 ns) = 2.885 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'Data_out\[7\]~16clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { Data_out[7]~16 Data_out[7]~16clkctrl } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.053 ns) 3.828 ns Data_out\[5\]\$latch 4 REG LCCOMB_X2_Y12_N16 1 " "Info: 4: + IC(0.890 ns) + CELL(0.053 ns) = 3.828 ns; Loc. = LCCOMB_X2_Y12_N16; Fanout = 1; REG Node = 'Data_out\[5\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { Data_out[7]~16clkctrl Data_out[5]$latch } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.088 ns ( 28.42 % ) " "Info: Total cell delay = 1.088 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.740 ns ( 71.58 % ) " "Info: Total interconnect delay = 2.740 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.828 ns" { F_BUS Data_out[7]~16 Data_out[7]~16clkctrl Data_out[5]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.828 ns" { F_BUS {} F_BUS~combout {} Data_out[7]~16 {} Data_out[7]~16clkctrl {} Data_out[5]$latch {} } { 0.000ns 0.000ns 0.730ns 1.120ns 0.890ns } { 0.000ns 0.810ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { Data_in[4] Data_out[5]~22 Data_out[5]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.152 ns" { Data_in[4] {} Data_in[4]~combout {} Data_out[5]~22 {} Data_out[5]$latch {} } { 0.000ns 0.000ns 4.079ns 0.756ns } { 0.000ns 0.817ns 0.346ns 0.154ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.828 ns" { F_BUS Data_out[7]~16 Data_out[7]~16clkctrl Data_out[5]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.828 ns" { F_BUS {} F_BUS~combout {} Data_out[7]~16 {} Data_out[7]~16clkctrl {} Data_out[5]$latch {} } { 0.000ns 0.000ns 0.730ns 1.120ns 0.890ns } { 0.000ns 0.810ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "FR_BUS Data_out\[6\] Data_out\[6\]\$latch 8.220 ns register " "Info: tco from clock \"FR_BUS\" to destination pin \"Data_out\[6\]\" through register \"Data_out\[6\]\$latch\" is 8.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FR_BUS source 4.285 ns + Longest register " "Info: + Longest clock path from clock \"FR_BUS\" to source register is 4.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns FR_BUS 1 CLK PIN_T16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T16; Fanout = 8; CLK Node = 'FR_BUS'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FR_BUS } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.228 ns) 2.168 ns Data_out\[7\]~16 2 COMB LCCOMB_X2_Y8_N2 1 " "Info: 2: + IC(1.123 ns) + CELL(0.228 ns) = 2.168 ns; Loc. = LCCOMB_X2_Y8_N2; Fanout = 1; COMB Node = 'Data_out\[7\]~16'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { FR_BUS Data_out[7]~16 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.000 ns) 3.288 ns Data_out\[7\]~16clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.120 ns) + CELL(0.000 ns) = 3.288 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'Data_out\[7\]~16clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { Data_out[7]~16 Data_out[7]~16clkctrl } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.053 ns) 4.285 ns Data_out\[6\]\$latch 4 REG LCCOMB_X2_Y8_N4 1 " "Info: 4: + IC(0.944 ns) + CELL(0.053 ns) = 4.285 ns; Loc. = LCCOMB_X2_Y8_N4; Fanout = 1; REG Node = 'Data_out\[6\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Data_out[7]~16clkctrl Data_out[6]$latch } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.098 ns ( 25.62 % ) " "Info: Total cell delay = 1.098 ns ( 25.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns ( 74.38 % ) " "Info: Total interconnect delay = 3.187 ns ( 74.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { FR_BUS Data_out[7]~16 Data_out[7]~16clkctrl Data_out[6]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.285 ns" { FR_BUS {} FR_BUS~combout {} Data_out[7]~16 {} Data_out[7]~16clkctrl {} Data_out[6]$latch {} } { 0.000ns 0.000ns 1.123ns 1.120ns 0.944ns } { 0.000ns 0.817ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.935 ns + Longest register pin " "Info: + Longest register to pin delay is 3.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data_out\[6\]\$latch 1 REG LCCOMB_X2_Y8_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y8_N4; Fanout = 1; REG Node = 'Data_out\[6\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[6]$latch } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(2.154 ns) 3.935 ns Data_out\[6\] 2 PIN PIN_R2 0 " "Info: 2: + IC(1.781 ns) + CELL(2.154 ns) = 3.935 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'Data_out\[6\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { Data_out[6]$latch Data_out[6] } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 54.74 % ) " "Info: Total cell delay = 2.154 ns ( 54.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.781 ns ( 45.26 % ) " "Info: Total interconnect delay = 1.781 ns ( 45.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { Data_out[6]$latch Data_out[6] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.935 ns" { Data_out[6]$latch {} Data_out[6] {} } { 0.000ns 1.781ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { FR_BUS Data_out[7]~16 Data_out[7]~16clkctrl Data_out[6]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.285 ns" { FR_BUS {} FR_BUS~combout {} Data_out[7]~16 {} Data_out[7]~16clkctrl {} Data_out[6]$latch {} } { 0.000ns 0.000ns 1.123ns 1.120ns 0.944ns } { 0.000ns 0.817ns 0.228ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { Data_out[6]$latch Data_out[6] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.935 ns" { Data_out[6]$latch {} Data_out[6] {} } { 0.000ns 1.781ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Data_out\[6\]\$latch F_BUS FR_BUS -0.685 ns register " "Info: th for register \"Data_out\[6\]\$latch\" (data pin = \"F_BUS\", clock pin = \"FR_BUS\") is -0.685 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FR_BUS destination 4.285 ns + Longest register " "Info: + Longest clock path from clock \"FR_BUS\" to destination register is 4.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns FR_BUS 1 CLK PIN_T16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T16; Fanout = 8; CLK Node = 'FR_BUS'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FR_BUS } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.228 ns) 2.168 ns Data_out\[7\]~16 2 COMB LCCOMB_X2_Y8_N2 1 " "Info: 2: + IC(1.123 ns) + CELL(0.228 ns) = 2.168 ns; Loc. = LCCOMB_X2_Y8_N2; Fanout = 1; COMB Node = 'Data_out\[7\]~16'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { FR_BUS Data_out[7]~16 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.000 ns) 3.288 ns Data_out\[7\]~16clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.120 ns) + CELL(0.000 ns) = 3.288 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'Data_out\[7\]~16clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { Data_out[7]~16 Data_out[7]~16clkctrl } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.053 ns) 4.285 ns Data_out\[6\]\$latch 4 REG LCCOMB_X2_Y8_N4 1 " "Info: 4: + IC(0.944 ns) + CELL(0.053 ns) = 4.285 ns; Loc. = LCCOMB_X2_Y8_N4; Fanout = 1; REG Node = 'Data_out\[6\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Data_out[7]~16clkctrl Data_out[6]$latch } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.098 ns ( 25.62 % ) " "Info: Total cell delay = 1.098 ns ( 25.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns ( 74.38 % ) " "Info: Total interconnect delay = 3.187 ns ( 74.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { FR_BUS Data_out[7]~16 Data_out[7]~16clkctrl Data_out[6]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.285 ns" { FR_BUS {} FR_BUS~combout {} Data_out[7]~16 {} Data_out[7]~16clkctrl {} Data_out[6]$latch {} } { 0.000ns 0.000ns 1.123ns 1.120ns 0.944ns } { 0.000ns 0.817ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.970 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns F_BUS 1 CLK PIN_P19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P19; Fanout = 9; CLK Node = 'F_BUS'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F_BUS } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.674 ns) + CELL(0.053 ns) 4.537 ns Data_out\[6\]~23 2 COMB LCCOMB_X2_Y8_N22 1 " "Info: 2: + IC(3.674 ns) + CELL(0.053 ns) = 4.537 ns; Loc. = LCCOMB_X2_Y8_N22; Fanout = 1; COMB Node = 'Data_out\[6\]~23'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.727 ns" { F_BUS Data_out[6]~23 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.225 ns) 4.970 ns Data_out\[6\]\$latch 3 REG LCCOMB_X2_Y8_N4 1 " "Info: 3: + IC(0.208 ns) + CELL(0.225 ns) = 4.970 ns; Loc. = LCCOMB_X2_Y8_N4; Fanout = 1; REG Node = 'Data_out\[6\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { Data_out[6]~23 Data_out[6]$latch } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_SHIFT/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.088 ns ( 21.89 % ) " "Info: Total cell delay = 1.088 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.882 ns ( 78.11 % ) " "Info: Total interconnect delay = 3.882 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { F_BUS Data_out[6]~23 Data_out[6]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { F_BUS {} F_BUS~combout {} Data_out[6]~23 {} Data_out[6]$latch {} } { 0.000ns 0.000ns 3.674ns 0.208ns } { 0.000ns 0.810ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { FR_BUS Data_out[7]~16 Data_out[7]~16clkctrl Data_out[6]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.285 ns" { FR_BUS {} FR_BUS~combout {} Data_out[7]~16 {} Data_out[7]~16clkctrl {} Data_out[6]$latch {} } { 0.000ns 0.000ns 1.123ns 1.120ns 0.944ns } { 0.000ns 0.817ns 0.228ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { F_BUS Data_out[6]~23 Data_out[6]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { F_BUS {} F_BUS~combout {} Data_out[6]~23 {} Data_out[6]$latch {} } { 0.000ns 0.000ns 3.674ns 0.208ns } { 0.000ns 0.810ns 0.053ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:44:38 2018 " "Info: Processing ended: Fri Jan 05 23:44:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
