Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 791176a22a7d4e00b20ea2dae4dd7b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot parser_bd_wrapper_behav xil_defaultlib.parser_bd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Muaz/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/imports/Parser/sensor_parser.sv" Line 1. Module hcsr04_sensor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.parser_bd_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.parser_bd_clk_wiz_0_0
Compiling module xil_defaultlib.hcsr04_sensor
Compiling module xil_defaultlib.parser_bd_hcsr04_sensor_0_0
Compiling module xil_defaultlib.parser_bd_ila_0_0
Compiling module xil_defaultlib.parser_bd
Compiling module xil_defaultlib.parser_bd_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot parser_bd_wrapper_behav
