// Seed: 1633944076
program module_0;
  wire id_1;
  assign id_1 = id_1;
endprogram
module module_1;
  parameter id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd39,
    parameter id_3 = 32'd96,
    parameter id_4 = 32'd4,
    parameter id_5 = 32'd38
) (
    input  wire _id_0,
    output tri1 id_1
);
  wire [id_0 : 1] _id_3, _id_4;
  assign id_1 = -1'b0;
  logic _id_5 = -1, id_6;
  always #1 if (1) id_6 = id_0;
  module_0 modCall_1 ();
  logic [7:0] id_7;
  wire [id_5 : 1] id_8;
  assign id_6 = id_0;
  logic [7:0] id_9;
  generate
    supply0 id_10;
    wire id_11;
  endgenerate
  always
    if (-1)
      `define pp_12 0
  wire id_13;
  assign id_9[id_3] = -1;
  assign id_10 = -1;
endmodule
