{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 16:44:25 2017 " "Info: Processing started: Tue Jun 20 16:44:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main-project -c main-project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main-project -c main-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../xram/mram/nram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../xram/mram/nram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nram-SYN " "Info: Found design unit 1: nram-SYN" {  } { { "../xram/mram/nram.vhd" "" { Text "G:/ComputerFinal/xram/mram/nram.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 nram " "Info: Found entity 1: nram" {  } { { "../xram/mram/nram.vhd" "" { Text "G:/ComputerFinal/xram/mram/nram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../COUNTER-PLUS/COUNTER-PLUS.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../COUNTER-PLUS/COUNTER-PLUS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER-PLUS " "Info: Found entity 1: COUNTER-PLUS" {  } { { "../COUNTER-PLUS/COUNTER-PLUS.bdf" "" { Schematic "G:/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../xram/mram/A_Reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../xram/mram/A_Reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A_Reg " "Info: Found entity 1: A_Reg" {  } { { "../xram/mram/A_Reg.bdf" "" { Schematic "G:/ComputerFinal/xram/mram/A_Reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MBR2/MBR2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../MBR2/MBR2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR2 " "Info: Found entity 1: MBR2" {  } { { "../MBR2/MBR2.bdf" "" { Schematic "G:/ComputerFinal/MBR2/MBR2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../xram/dram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../xram/dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram-SYN " "Info: Found design unit 1: dram-SYN" {  } { { "../xram/dram.vhd" "" { Text "G:/ComputerFinal/xram/dram.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dram " "Info: Found entity 1: dram" {  } { { "../xram/dram.vhd" "" { Text "G:/ComputerFinal/xram/dram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../xram/XRAM.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../xram/XRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XRAM " "Info: Found entity 1: XRAM" {  } { { "../xram/XRAM.bdf" "" { Schematic "G:/ComputerFinal/xram/XRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../T-COUNTER/T-COUNTER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../T-COUNTER/T-COUNTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T-COUNTER " "Info: Found entity 1: T-COUNTER" {  } { { "../T-COUNTER/T-COUNTER.bdf" "" { Schematic "G:/ComputerFinal/T-COUNTER/T-COUNTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SELECT-TWO/SELECT-TWO.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SELECT-TWO/SELECT-TWO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECT-TWO " "Info: Found entity 1: SELECT-TWO" {  } { { "../SELECT-TWO/SELECT-TWO.bdf" "" { Schematic "G:/ComputerFinal/SELECT-TWO/SELECT-TWO.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SELECT-THREE/SELECT-THREE.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SELECT-THREE/SELECT-THREE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECT-THREE " "Info: Found entity 1: SELECT-THREE" {  } { { "../SELECT-THREE/SELECT-THREE.bdf" "" { Schematic "G:/ComputerFinal/SELECT-THREE/SELECT-THREE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SELECT-FOUR/SELECT-FOUR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SELECT-FOUR/SELECT-FOUR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECT-FOUR " "Info: Found entity 1: SELECT-FOUR" {  } { { "../SELECT-FOUR/SELECT-FOUR.bdf" "" { Schematic "G:/ComputerFinal/SELECT-FOUR/SELECT-FOUR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SELECT-FIVE/SELECT-FIVE.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SELECT-FIVE/SELECT-FIVE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECT-FIVE " "Info: Found entity 1: SELECT-FIVE" {  } { { "../SELECT-FIVE/SELECT-FIVE.bdf" "" { Schematic "G:/ComputerFinal/SELECT-FIVE/SELECT-FIVE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../R-REGISTER/R-REGISTER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../R-REGISTER/R-REGISTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 R-REGISTER " "Info: Found entity 1: R-REGISTER" {  } { { "../R-REGISTER/R-REGISTER.bdf" "" { Schematic "G:/ComputerFinal/R-REGISTER/R-REGISTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../PC/PC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../PC/PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../OR8/OR08.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../OR8/OR08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR08 " "Info: Found entity 1: OR08" {  } { { "../OR8/OR08.bdf" "" { Schematic "G:/ComputerFinal/OR8/OR08.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../NOT08/NOT08.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../NOT08/NOT08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NOT08 " "Info: Found entity 1: NOT08" {  } { { "../NOT08/NOT08.bdf" "" { Schematic "G:/ComputerFinal/NOT08/NOT08.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../logicProcess/logicProcess.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../logicProcess/logicProcess.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logicProcess " "Info: Found entity 1: logicProcess" {  } { { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../logicPr2/logicPr2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../logicPr2/logicPr2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logicPr2 " "Info: Found entity 1: logicPr2" {  } { { "../logicPr2/logicPr2.bdf" "" { Schematic "G:/ComputerFinal/logicPr2/logicPr2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR/IR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IR/IR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../IR/IR.bdf" "" { Schematic "G:/ComputerFinal/IR/IR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../B-REGISTER/B-REGISTER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../B-REGISTER/B-REGISTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B-REGISTER " "Info: Found entity 1: B-REGISTER" {  } { { "../B-REGISTER/B-REGISTER.bdf" "" { Schematic "G:/ComputerFinal/B-REGISTER/B-REGISTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../A-REGISTER/A-REGISTER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../A-REGISTER/A-REGISTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A-REGISTER " "Info: Found entity 1: A-REGISTER" {  } { { "../A-REGISTER/A-REGISTER.bdf" "" { Schematic "G:/ComputerFinal/A-REGISTER/A-REGISTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../AND08/AND08.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../AND08/AND08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND08 " "Info: Found entity 1: AND08" {  } { { "../AND08/AND08.bdf" "" { Schematic "G:/ComputerFinal/AND08/AND08.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main-project.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main-project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main-project " "Info: Found entity 1: main-project" {  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main-project " "Info: Elaborating entity \"main-project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK B-REGISTER inst1 " "Warning: Port \"CLK\" of type B-REGISTER and instance \"inst1\" is missing source signal" {  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1024 1472 1568 1248 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK MBR2 inst18 " "Warning: Port \"CLK\" of type MBR2 and instance \"inst18\" is missing source signal" {  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 760 1472 1568 984 "inst18" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T-COUNTER T-COUNTER:inst16 " "Info: Elaborating entity \"T-COUNTER\" for hierarchy \"T-COUNTER:inst16\"" {  } { { "main-project.bdf" "inst16" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 896 -248 -128 1024 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 T-COUNTER:inst16\|74163:inst " "Info: Elaborating entity \"74163\" for hierarchy \"T-COUNTER:inst16\|74163:inst\"" {  } { { "../T-COUNTER/T-COUNTER.bdf" "inst" { Schematic "G:/ComputerFinal/T-COUNTER/T-COUNTER.bdf" { { 104 328 448 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "T-COUNTER:inst16\|74163:inst " "Info: Elaborated megafunction instantiation \"T-COUNTER:inst16\|74163:inst\"" {  } { { "../T-COUNTER/T-COUNTER.bdf" "" { Schematic "G:/ComputerFinal/T-COUNTER/T-COUNTER.bdf" { { 104 328 448 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 T-COUNTER:inst16\|74163:inst\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"T-COUNTER:inst16\|74163:inst\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "T-COUNTER:inst16\|74163:inst\|f74163:sub T-COUNTER:inst16\|74163:inst " "Info: Elaborated megafunction instantiation \"T-COUNTER:inst16\|74163:inst\|f74163:sub\", which is child of megafunction instantiation \"T-COUNTER:inst16\|74163:inst\"" {  } { { "74163.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "../T-COUNTER/T-COUNTER.bdf" "" { Schematic "G:/ComputerFinal/T-COUNTER/T-COUNTER.bdf" { { 104 328 448 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 T-COUNTER:inst16\|74163:inst1 " "Info: Elaborating entity \"74163\" for hierarchy \"T-COUNTER:inst16\|74163:inst1\"" {  } { { "../T-COUNTER/T-COUNTER.bdf" "inst1" { Schematic "G:/ComputerFinal/T-COUNTER/T-COUNTER.bdf" { { 368 328 448 552 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "T-COUNTER:inst16\|74163:inst1 " "Info: Elaborated megafunction instantiation \"T-COUNTER:inst16\|74163:inst1\"" {  } { { "../T-COUNTER/T-COUNTER.bdf" "" { Schematic "G:/ComputerFinal/T-COUNTER/T-COUNTER.bdf" { { 368 328 448 552 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicProcess logicProcess:inst17 " "Info: Elaborating entity \"logicProcess\" for hierarchy \"logicProcess:inst17\"" {  } { { "main-project.bdf" "inst17" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 712 -24 72 1064 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR logicProcess:inst17\|IR:inst31 " "Info: Elaborating entity \"IR\" for hierarchy \"logicProcess:inst17\|IR:inst31\"" {  } { { "../logicProcess/logicProcess.bdf" "inst31" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { -504 -96 0 -184 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 logicProcess:inst17\|IR:inst31\|74138:inst " "Info: Elaborating entity \"74138\" for hierarchy \"logicProcess:inst17\|IR:inst31\|74138:inst\"" {  } { { "../IR/IR.bdf" "inst" { Schematic "G:/ComputerFinal/IR/IR.bdf" { { 64 296 416 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "logicProcess:inst17\|IR:inst31\|74138:inst " "Info: Elaborated megafunction instantiation \"logicProcess:inst17\|IR:inst31\|74138:inst\"" {  } { { "../IR/IR.bdf" "" { Schematic "G:/ComputerFinal/IR/IR.bdf" { { 64 296 416 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicPr2 logicProcess:inst17\|logicPr2:inst " "Info: Elaborating entity \"logicPr2\" for hierarchy \"logicProcess:inst17\|logicPr2:inst\"" {  } { { "../logicProcess/logicProcess.bdf" "inst" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 0 152 248 576 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 logicProcess:inst17\|logicPr2:inst\|74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"logicProcess:inst17\|logicPr2:inst\|74139:inst\"" {  } { { "../logicPr2/logicPr2.bdf" "inst" { Schematic "G:/ComputerFinal/logicPr2/logicPr2.bdf" { { 424 168 288 584 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "logicProcess:inst17\|logicPr2:inst\|74139:inst " "Info: Elaborated megafunction instantiation \"logicProcess:inst17\|logicPr2:inst\|74139:inst\"" {  } { { "../logicPr2/logicPr2.bdf" "" { Schematic "G:/ComputerFinal/logicPr2/logicPr2.bdf" { { 424 168 288 584 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74377 74377:MBR " "Info: Elaborating entity \"74377\" for hierarchy \"74377:MBR\"" {  } { { "main-project.bdf" "MBR" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 112 1472 1576 304 "MBR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74377:MBR " "Info: Elaborated megafunction instantiation \"74377:MBR\"" {  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 112 1472 1576 304 "MBR" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT-TWO SELECT-TWO:inst13 " "Info: Elaborating entity \"SELECT-TWO\" for hierarchy \"SELECT-TWO:inst13\"" {  } { { "main-project.bdf" "inst13" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 464 1744 1872 784 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR2 MBR2:inst18 " "Info: Elaborating entity \"MBR2\" for hierarchy \"MBR2:inst18\"" {  } { { "main-project.bdf" "inst18" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 760 1472 1568 984 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT-FIVE SELECT-FIVE:inst19 " "Info: Elaborating entity \"SELECT-FIVE\" for hierarchy \"SELECT-FIVE:inst19\"" {  } { { "main-project.bdf" "inst19" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 72 2688 2816 840 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 SELECT-FIVE:inst19\|74151:inst " "Info: Elaborating entity \"74151\" for hierarchy \"SELECT-FIVE:inst19\|74151:inst\"" {  } { { "../SELECT-FIVE/SELECT-FIVE.bdf" "inst" { Schematic "G:/ComputerFinal/SELECT-FIVE/SELECT-FIVE.bdf" { { 80 288 408 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SELECT-FIVE:inst19\|74151:inst " "Info: Elaborated megafunction instantiation \"SELECT-FIVE:inst19\|74151:inst\"" {  } { { "../SELECT-FIVE/SELECT-FIVE.bdf" "" { Schematic "G:/ComputerFinal/SELECT-FIVE/SELECT-FIVE.bdf" { { 80 288 408 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 SELECT-FIVE:inst19\|74151:inst\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"SELECT-FIVE:inst19\|74151:inst\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SELECT-FIVE:inst19\|74151:inst\|f74151:sub SELECT-FIVE:inst19\|74151:inst " "Info: Elaborated megafunction instantiation \"SELECT-FIVE:inst19\|74151:inst\|f74151:sub\", which is child of megafunction instantiation \"SELECT-FIVE:inst19\|74151:inst\"" {  } { { "74151.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "../SELECT-FIVE/SELECT-FIVE.bdf" "" { Schematic "G:/ComputerFinal/SELECT-FIVE/SELECT-FIVE.bdf" { { 80 288 408 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R-REGISTER R-REGISTER:inst3 " "Info: Elaborating entity \"R-REGISTER\" for hierarchy \"R-REGISTER:inst3\"" {  } { { "main-project.bdf" "inst3" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 352 2072 2168 576 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND08 AND08:inst21 " "Info: Elaborating entity \"AND08\" for hierarchy \"AND08:inst21\"" {  } { { "main-project.bdf" "inst21" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 760 2304 2400 1080 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B-REGISTER B-REGISTER:inst1 " "Info: Elaborating entity \"B-REGISTER\" for hierarchy \"B-REGISTER:inst1\"" {  } { { "main-project.bdf" "inst1" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1024 1472 1568 1248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR08 OR08:inst22 " "Info: Elaborating entity \"OR08\" for hierarchy \"OR08:inst22\"" {  } { { "main-project.bdf" "inst22" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1184 2096 2192 1504 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:inst23 " "Info: Elaborating entity \"74283\" for hierarchy \"74283:inst23\"" {  } { { "main-project.bdf" "inst23" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1504 2256 2360 1680 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:inst23 " "Info: Elaborated megafunction instantiation \"74283:inst23\"" {  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1504 2256 2360 1680 "inst23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 74283:inst23\|f74283:sub " "Info: Elaborating entity \"f74283\" for hierarchy \"74283:inst23\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74283:inst23\|f74283:sub 74283:inst23 " "Info: Elaborated megafunction instantiation \"74283:inst23\|f74283:sub\", which is child of megafunction instantiation \"74283:inst23\"" {  } { { "74283.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1504 2256 2360 1680 "inst23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:inst24 " "Info: Elaborating entity \"74283\" for hierarchy \"74283:inst24\"" {  } { { "main-project.bdf" "inst24" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1720 2256 2360 1896 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:inst24 " "Info: Elaborated megafunction instantiation \"74283:inst24\"" {  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1720 2256 2360 1896 "inst24" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XRAM XRAM:inst7 " "Info: Elaborating entity \"XRAM\" for hierarchy \"XRAM:inst7\"" {  } { { "main-project.bdf" "inst7" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram XRAM:inst7\|dram:inst " "Info: Elaborating entity \"dram\" for hierarchy \"XRAM:inst7\|dram:inst\"" {  } { { "../xram/XRAM.bdf" "inst" { Schematic "G:/ComputerFinal/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\"" {  } { { "../xram/dram.vhd" "altsyncram_component" { Text "G:/ComputerFinal/xram/dram.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\"" {  } { { "../xram/dram.vhd" "" { Text "G:/ComputerFinal/xram/dram.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file xram.mif " "Info: Parameter \"init_file\" = \"xram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../xram/dram.vhd" "" { Text "G:/ComputerFinal/xram/dram.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ca1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ca1 " "Info: Found entity 1: altsyncram_8ca1" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/ComputerFinal/main-project/db/altsyncram_8ca1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ca1 XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated " "Info: Elaborating entity \"altsyncram_8ca1\" for hierarchy \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst4 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst4\"" {  } { { "main-project.bdf" "inst4" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 568 -672 -576 760 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_Reg A_Reg:inst34 " "Info: Elaborating entity \"A_Reg\" for hierarchy \"A_Reg:inst34\"" {  } { { "main-project.bdf" "inst34" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 880 784 920 1232 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nram A_Reg:inst34\|nram:inst " "Info: Elaborating entity \"nram\" for hierarchy \"A_Reg:inst34\|nram:inst\"" {  } { { "../xram/mram/A_Reg.bdf" "inst" { Schematic "G:/ComputerFinal/xram/mram/A_Reg.bdf" { { 304 856 1072 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\"" {  } { { "../xram/mram/nram.vhd" "altsyncram_component" { Text "G:/ComputerFinal/xram/mram/nram.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\"" {  } { { "../xram/mram/nram.vhd" "" { Text "G:/ComputerFinal/xram/mram/nram.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mram.mif " "Info: Parameter \"init_file\" = \"mram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../xram/mram/nram.vhd" "" { Text "G:/ComputerFinal/xram/mram/nram.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tba1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tba1 " "Info: Found entity 1: altsyncram_tba1" {  } { { "db/altsyncram_tba1.tdf" "" { Text "G:/ComputerFinal/main-project/db/altsyncram_tba1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tba1 A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated " "Info: Elaborating entity \"altsyncram_tba1\" for hierarchy \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER-PLUS COUNTER-PLUS:inst32 " "Info: Elaborating entity \"COUNTER-PLUS\" for hierarchy \"COUNTER-PLUS:inst32\"" {  } { { "main-project.bdf" "inst32" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1408 -312 -184 1600 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 COUNTER-PLUS:inst32\|74163:inst1 " "Info: Elaborating entity \"74163\" for hierarchy \"COUNTER-PLUS:inst32\|74163:inst1\"" {  } { { "../COUNTER-PLUS/COUNTER-PLUS.bdf" "inst1" { Schematic "G:/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 320 368 488 504 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER-PLUS:inst32\|74163:inst1 " "Info: Elaborated megafunction instantiation \"COUNTER-PLUS:inst32\|74163:inst1\"" {  } { { "../COUNTER-PLUS/COUNTER-PLUS.bdf" "" { Schematic "G:/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 320 368 488 504 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT-FOUR SELECT-FOUR:inst25 " "Info: Elaborating entity \"SELECT-FOUR\" for hierarchy \"SELECT-FOUR:inst25\"" {  } { { "main-project.bdf" "inst25" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { -224 3280 3408 384 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 SELECT-FOUR:inst25\|74153:inst1 " "Info: Elaborating entity \"74153\" for hierarchy \"SELECT-FOUR:inst25\|74153:inst1\"" {  } { { "../SELECT-FOUR/SELECT-FOUR.bdf" "inst1" { Schematic "G:/ComputerFinal/SELECT-FOUR/SELECT-FOUR.bdf" { { 136 840 960 360 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SELECT-FOUR:inst25\|74153:inst1 " "Info: Elaborated megafunction instantiation \"SELECT-FOUR:inst25\|74153:inst1\"" {  } { { "../SELECT-FOUR/SELECT-FOUR.bdf" "" { Schematic "G:/ComputerFinal/SELECT-FOUR/SELECT-FOUR.bdf" { { 136 840 960 360 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT08 NOT08:inst26 " "Info: Elaborating entity \"NOT08\" for hierarchy \"NOT08:inst26\"" {  } { { "main-project.bdf" "inst26" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 2104 1856 1952 2296 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "13 " "Info: Ignored 13 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "13 " "Info: Ignored 13 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/ComputerFinal/main-project/db/altsyncram_8ca1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/ComputerFinal/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/ComputerFinal/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/ComputerFinal/main-project/db/altsyncram_8ca1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/ComputerFinal/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/ComputerFinal/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/ComputerFinal/main-project/db/altsyncram_8ca1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/ComputerFinal/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/ComputerFinal/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/ComputerFinal/main-project/db/altsyncram_8ca1.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/ComputerFinal/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/ComputerFinal/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MBR\|35 " "Info: Register \"74377:MBR\|35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MBR\|34 " "Info: Register \"74377:MBR\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MBR\|33 " "Info: Register \"74377:MBR\|33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MBR\|32 " "Info: Register \"74377:MBR\|32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Info: Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Info: Implemented 64 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Info: Implemented 12 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 16:44:44 2017 " "Info: Processing ended: Tue Jun 20 16:44:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 16:44:46 2017 " "Info: Processing started: Tue Jun 20 16:44:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main-project -c main-project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main-project -c main-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main-project EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"main-project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a6 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a5 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a4 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a3 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a2 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a1 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "Warning: No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1 " "Info: Pin COUNT1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT1 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1168 -64 112 1184 "COUNT1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2 " "Info: Pin COUNT2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT2 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1184 -64 112 1200 "COUNT2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3 " "Info: Pin COUNT3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT3 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1200 -64 112 1216 "COUNT3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT4 " "Info: Pin COUNT4 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT4 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1216 -64 112 1232 "COUNT4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT5 " "Info: Pin COUNT5 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT5 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1232 -64 112 1248 "COUNT5" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1 " "Info: Pin A1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A1 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 904 984 1160 920 "A1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2 " "Info: Pin A2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A2 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 920 984 1160 936 "A2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3 " "Info: Pin A3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A3 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 936 984 1160 952 "A3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4 " "Info: Pin A4 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A4 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 952 984 1160 968 "A4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5 " "Info: Pin A5 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A5 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 968 984 1160 984 "A5" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6 " "Info: Pin A6 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A6 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 984 984 1160 1000 "A6" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7 " "Info: Pin A7 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A7 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1000 984 1160 1016 "A7" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8 " "Info: Pin A8 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A8 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1016 984 1160 1032 "A8" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT1 " "Info: Pin OUT1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT1 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1432 -24 152 1448 "OUT1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT2 " "Info: Pin OUT2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT2 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1448 -24 152 1464 "OUT2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT3 " "Info: Pin OUT3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT3 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1464 -24 152 1480 "OUT3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT4 " "Info: Pin OUT4 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT4 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1480 -24 152 1496 "OUT4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT5 " "Info: Pin OUT5 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT5 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1496 -24 152 1512 "OUT5" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT6 " "Info: Pin OUT6 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT6 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1512 -24 152 1528 "OUT6" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT7 " "Info: Pin OUT7 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT7 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1528 -24 152 1544 "OUT7" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT8 " "Info: Pin OUT8 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT8 } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1544 -24 152 1560 "OUT8" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 " "Info: Destination node T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|134 " "Info: Destination node T-COUNTER:inst16\|74163:inst\|f74163:sub\|134" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T-COUNTER:inst16|74163:inst|f74163:sub|134 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|122 " "Info: Destination node T-COUNTER:inst16\|74163:inst\|f74163:sub\|122" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T-COUNTER:inst16|74163:inst|f74163:sub|122 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|111 " "Info: Destination node T-COUNTER:inst16\|74163:inst\|f74163:sub\|111" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T-COUNTER:inst16|74163:inst|f74163:sub|111 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|34 " "Info: Destination node T-COUNTER:inst16\|74163:inst\|f74163:sub\|34" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T-COUNTER:inst16|74163:inst|f74163:sub|34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74377:MBR\|28 " "Info: Destination node 74377:MBR\|28" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 656 288 352 736 "28" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74377:MBR|28 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74377:MBR\|30 " "Info: Destination node 74377:MBR\|30" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 392 288 352 472 "30" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74377:MBR|30 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74377:MBR\|29 " "Info: Destination node 74377:MBR\|29" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 568 288 352 648 "29" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74377:MBR|29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74377:MBR\|31 " "Info: Destination node 74377:MBR\|31" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 480 288 352 560 "31" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74377:MBR|31 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 0 21 0 " "Info: Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 0 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 14 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 20 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register PC:inst4\|D7 register 74377:MAR\|32 -19.861 ns " "Info: Slack time is -19.861 ns between source register \"PC:inst4\|D7\" and destination register \"74377:MAR\|32\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-19.114 ns + Largest register register " "Info: + Largest register to register requirement is -19.114 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.545 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.000 ns) 0.992 ns CLK~clkctrl 2 COMB Unassigned 144 " "Info: 2: + IC(0.138 ns) + CELL(0.000 ns) = 0.992 ns; Loc. = Unassigned; Fanout = 144; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.138 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.545 ns 74377:MAR\|32 3 REG Unassigned 4 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.545 ns; Loc. = Unassigned; Fanout = 4; REG Node = '74377:MAR\|32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 59.72 % ) " "Info: Total cell delay = 1.520 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.28 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.545 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.000 ns) 0.992 ns CLK~clkctrl 2 COMB Unassigned 144 " "Info: 2: + IC(0.138 ns) + CELL(0.000 ns) = 0.992 ns; Loc. = Unassigned; Fanout = 144; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.138 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.545 ns 74377:MAR\|32 3 REG Unassigned 4 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.545 ns; Loc. = Unassigned; Fanout = 4; REG Node = '74377:MAR\|32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 59.72 % ) " "Info: Total cell delay = 1.520 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.28 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 18.770 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 18.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.970 ns) 3.458 ns T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 2 REG Unassigned 9 " "Info: 2: + IC(1.634 ns) + CELL(0.970 ns) = 3.458 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.202 ns) 4.335 ns logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0 3 COMB Unassigned 2 " "Info: 3: + IC(0.675 ns) + CELL(0.202 ns) = 4.335 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.146 ns logicProcess:inst17\|inst10 4 COMB Unassigned 5 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 5.146 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'logicProcess:inst17\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 logicProcess:inst17|inst10 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.970 ns) 7.619 ns PC:inst4\|D0 5 REG Unassigned 3 " "Info: 5: + IC(1.503 ns) + CELL(0.970 ns) = 7.619 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 9.022 ns PC:inst4\|D1 6 REG Unassigned 3 " "Info: 6: + IC(0.433 ns) + CELL(0.970 ns) = 9.022 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { PC:inst4|D0 PC:inst4|D1 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 504 1184 1248 584 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.970 ns) 11.141 ns PC:inst4\|D2 7 REG Unassigned 3 " "Info: 7: + IC(1.149 ns) + CELL(0.970 ns) = 11.141 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { PC:inst4|D1 PC:inst4|D2 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 408 1184 1248 488 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 12.544 ns PC:inst4\|D3 8 REG Unassigned 3 " "Info: 8: + IC(0.433 ns) + CELL(0.970 ns) = 12.544 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { PC:inst4|D2 PC:inst4|D3 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 312 1184 1248 392 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.970 ns) 14.253 ns PC:inst4\|D4 9 REG Unassigned 3 " "Info: 9: + IC(0.739 ns) + CELL(0.970 ns) = 14.253 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { PC:inst4|D3 PC:inst4|D4 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 200 1184 1248 280 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 15.656 ns PC:inst4\|D5 10 REG Unassigned 3 " "Info: 10: + IC(0.433 ns) + CELL(0.970 ns) = 15.656 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { PC:inst4|D4 PC:inst4|D5 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 88 1184 1248 168 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.970 ns) 17.365 ns PC:inst4\|D6 11 REG Unassigned 3 " "Info: 11: + IC(0.739 ns) + CELL(0.970 ns) = 17.365 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { PC:inst4|D5 PC:inst4|D6 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -24 1184 1248 56 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.666 ns) 18.770 ns PC:inst4\|D7 12 REG Unassigned 2 " "Info: 12: + IC(0.739 ns) + CELL(0.666 ns) = 18.770 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'PC:inst4\|D7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.106 ns ( 53.84 % ) " "Info: Total cell delay = 10.106 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.664 ns ( 46.16 % ) " "Info: Total interconnect delay = 8.664 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 21.895 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 21.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.970 ns) 3.458 ns 74377:MBR\|30 2 REG Unassigned 5 " "Info: 2: + IC(1.634 ns) + CELL(0.970 ns) = 3.458 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74377:MBR\|30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { CLK 74377:MBR|30 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 392 288 352 472 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.651 ns) 5.088 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0 3 COMB Unassigned 2 " "Info: 3: + IC(0.979 ns) + CELL(0.651 ns) = 5.088 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { 74377:MBR|30 logicProcess:inst17|IR:inst31|74138:inst3|15~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 5.899 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1 4 COMB Unassigned 4 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 5.899 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.370 ns) 7.460 ns logicProcess:inst17\|inst10~0 5 COMB Unassigned 1 " "Info: 5: + IC(1.191 ns) + CELL(0.370 ns) = 7.460 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'logicProcess:inst17\|inst10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.271 ns logicProcess:inst17\|inst10 6 COMB Unassigned 5 " "Info: 6: + IC(0.160 ns) + CELL(0.651 ns) = 8.271 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'logicProcess:inst17\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.970 ns) 10.744 ns PC:inst4\|D0 7 REG Unassigned 3 " "Info: 7: + IC(1.503 ns) + CELL(0.970 ns) = 10.744 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 12.147 ns PC:inst4\|D1 8 REG Unassigned 3 " "Info: 8: + IC(0.433 ns) + CELL(0.970 ns) = 12.147 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { PC:inst4|D0 PC:inst4|D1 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 504 1184 1248 584 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.970 ns) 14.266 ns PC:inst4\|D2 9 REG Unassigned 3 " "Info: 9: + IC(1.149 ns) + CELL(0.970 ns) = 14.266 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { PC:inst4|D1 PC:inst4|D2 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 408 1184 1248 488 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 15.669 ns PC:inst4\|D3 10 REG Unassigned 3 " "Info: 10: + IC(0.433 ns) + CELL(0.970 ns) = 15.669 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { PC:inst4|D2 PC:inst4|D3 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 312 1184 1248 392 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.970 ns) 17.378 ns PC:inst4\|D4 11 REG Unassigned 3 " "Info: 11: + IC(0.739 ns) + CELL(0.970 ns) = 17.378 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { PC:inst4|D3 PC:inst4|D4 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 200 1184 1248 280 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 18.781 ns PC:inst4\|D5 12 REG Unassigned 3 " "Info: 12: + IC(0.433 ns) + CELL(0.970 ns) = 18.781 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { PC:inst4|D4 PC:inst4|D5 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 88 1184 1248 168 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.970 ns) 20.490 ns PC:inst4\|D6 13 REG Unassigned 3 " "Info: 13: + IC(0.739 ns) + CELL(0.970 ns) = 20.490 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'PC:inst4\|D6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { PC:inst4|D5 PC:inst4|D6 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -24 1184 1248 56 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.666 ns) 21.895 ns PC:inst4\|D7 14 REG Unassigned 2 " "Info: 14: + IC(0.739 ns) + CELL(0.666 ns) = 21.895 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'PC:inst4\|D7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.603 ns ( 52.99 % ) " "Info: Total cell delay = 11.603 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.292 ns ( 47.01 % ) " "Info: Total interconnect delay = 10.292 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.747 ns - Longest register register " "Info: - Longest register to register delay is 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst4\|D7 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'PC:inst4\|D7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst4|D7 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.108 ns) 0.747 ns 74377:MAR\|32 2 REG Unassigned 4 " "Info: 2: + IC(0.639 ns) + CELL(0.108 ns) = 0.747 ns; Loc. = Unassigned; Fanout = 4; REG Node = '74377:MAR\|32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { PC:inst4|D7 74377:MAR|32 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 14.46 % ) " "Info: Total cell delay = 0.108 ns ( 14.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.639 ns ( 85.54 % ) " "Info: Total interconnect delay = 0.639 ns ( 85.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { PC:inst4|D7 74377:MAR|32 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { PC:inst4|D7 74377:MAR|32 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.747 ns register register " "Info: Estimated most critical path is register to register delay of 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst4\|D7 1 REG LAB_X25_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y12; Fanout = 2; REG Node = 'PC:inst4\|D7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst4|D7 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.108 ns) 0.747 ns 74377:MAR\|32 2 REG LAB_X25_Y12 4 " "Info: 2: + IC(0.639 ns) + CELL(0.108 ns) = 0.747 ns; Loc. = LAB_X25_Y12; Fanout = 4; REG Node = '74377:MAR\|32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { PC:inst4|D7 74377:MAR|32 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 14.46 % ) " "Info: Total cell delay = 0.108 ns ( 14.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.639 ns ( 85.54 % ) " "Info: Total interconnect delay = 0.639 ns ( 85.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { PC:inst4|D7 74377:MAR|32 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT1 0 " "Info: Pin \"COUNT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT2 0 " "Info: Pin \"COUNT2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT3 0 " "Info: Pin \"COUNT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT4 0 " "Info: Pin \"COUNT4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT5 0 " "Info: Pin \"COUNT5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A8 0 " "Info: Pin \"A8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT1 0 " "Info: Pin \"OUT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT2 0 " "Info: Pin \"OUT2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT3 0 " "Info: Pin \"OUT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT4 0 " "Info: Pin \"OUT4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT5 0 " "Info: Pin \"OUT5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT6 0 " "Info: Pin \"OUT6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT7 0 " "Info: Pin \"OUT7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT8 0 " "Info: Pin \"OUT8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/ComputerFinal/main-project/main-project.fit.smsg " "Info: Generated suppressed messages file G:/ComputerFinal/main-project/main-project.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 16:44:54 2017 " "Info: Processing ended: Tue Jun 20 16:44:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 16:44:57 2017 " "Info: Processing started: Tue Jun 20 16:44:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main-project -c main-project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off main-project -c main-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 16:45:03 2017 " "Info: Processing ended: Tue Jun 20 16:45:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 16:45:04 2017 " "Info: Processing started: Tue Jun 20 16:45:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main-project -c main-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main-project -c main-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "26 " "Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0 " "Info: Detected gated clock \"logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1 " "Info: Detected gated clock \"logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74377:MBR\|28 " "Info: Detected ripple clock \"74377:MBR\|28\" as buffer" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 656 288 352 736 "28" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74377:MBR\|28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|inst10~0 " "Info: Detected gated clock \"logicProcess:inst17\|inst10~0\" as buffer" {  } { { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|inst10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|111 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|111\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|34 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74377:MBR\|30 " "Info: Detected ripple clock \"74377:MBR\|30\" as buffer" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 392 288 352 472 "30" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74377:MBR\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74377:MBR\|31 " "Info: Detected ripple clock \"74377:MBR\|31\" as buffer" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 480 288 352 560 "31" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74377:MBR\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D6 " "Info: Detected ripple clock \"PC:inst4\|D6\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -24 1184 1248 56 "D6" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D5 " "Info: Detected ripple clock \"PC:inst4\|D5\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 88 1184 1248 168 "D5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D4 " "Info: Detected ripple clock \"PC:inst4\|D4\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 200 1184 1248 280 "D4" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D3 " "Info: Detected ripple clock \"PC:inst4\|D3\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 312 1184 1248 392 "D3" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D2 " "Info: Detected ripple clock \"PC:inst4\|D2\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 408 1184 1248 488 "D2" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D1 " "Info: Detected ripple clock \"PC:inst4\|D1\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 504 1184 1248 584 "D1" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~0 " "Info: Detected gated clock \"logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|106~0 " "Info: Detected gated clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|106~0\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|106~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|122 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|122\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|122" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|logicPr2:inst\|74138:inst8\|15~0 " "Info: Detected gated clock \"logicProcess:inst17\|logicPr2:inst\|74138:inst8\|15~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|logicPr2:inst\|74138:inst8\|15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|IR:inst31\|74138:inst\|18~0 " "Info: Detected gated clock \"logicProcess:inst17\|IR:inst31\|74138:inst\|18~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|IR:inst31\|74138:inst\|18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74377:MBR\|29 " "Info: Detected ripple clock \"74377:MBR\|29\" as buffer" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 568 288 352 648 "29" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74377:MBR\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|134 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|134\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|134" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D0 " "Info: Detected ripple clock \"PC:inst4\|D0\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~1 " "Info: Detected gated clock \"logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0 " "Info: Detected gated clock \"logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|IR:inst31\|74138:inst\|18~1 " "Info: Detected gated clock \"logicProcess:inst17\|IR:inst31\|74138:inst\|18~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|IR:inst31\|74138:inst\|18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register PC:inst4\|D7 register 74377:MAR\|32 25.49 MHz 39.228 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 25.49 MHz between source register \"PC:inst4\|D7\" and destination register \"74377:MAR\|32\" (period= 39.228 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.736 ns + Longest register register " "Info: + Longest register to register delay is 0.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst4\|D7 1 REG LCFF_X25_Y12_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N1; Fanout = 2; REG Node = 'PC:inst4\|D7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst4|D7 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.206 ns) 0.628 ns 74377:MAR\|32~feeder 2 COMB LCCOMB_X25_Y12_N6 1 " "Info: 2: + IC(0.422 ns) + CELL(0.206 ns) = 0.628 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = '74377:MAR\|32~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { PC:inst4|D7 74377:MAR|32~feeder } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.736 ns 74377:MAR\|32 3 REG LCFF_X25_Y12_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.736 ns; Loc. = LCFF_X25_Y12_N7; Fanout = 1; REG Node = '74377:MAR\|32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74377:MAR|32~feeder 74377:MAR|32 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.66 % ) " "Info: Total cell delay = 0.314 ns ( 42.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 57.34 % ) " "Info: Total interconnect delay = 0.422 ns ( 57.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { PC:inst4|D7 74377:MAR|32~feeder 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.736 ns" { PC:inst4|D7 {} 74377:MAR|32~feeder {} 74377:MAR|32 {} } { 0.000ns 0.422ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-18.614 ns - Smallest " "Info: - Smallest clock skew is -18.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.793 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.793 ns 74377:MAR\|32 3 REG LCFF_X25_Y12_N7 1 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.793 ns; Loc. = LCFF_X25_Y12_N7; Fanout = 1; REG Node = '74377:MAR\|32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.87 % ) " "Info: Total cell delay = 1.756 ns ( 62.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 37.13 % ) " "Info: Total interconnect delay = 1.037 ns ( 37.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { CLK CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74377:MAR|32 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 21.407 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 21.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.482 ns 74377:MBR\|29 2 REG LCFF_X17_Y9_N7 5 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X17_Y9_N7; Fanout = 5; REG Node = '74377:MBR\|29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { CLK 74377:MBR|29 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 568 288 352 648 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.370 ns) 5.055 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0 3 COMB LCCOMB_X17_Y10_N26 2 " "Info: 3: + IC(1.203 ns) + CELL(0.370 ns) = 5.055 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 2; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.623 ns) 6.062 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1 4 COMB LCCOMB_X17_Y10_N20 4 " "Info: 4: + IC(0.384 ns) + CELL(0.623 ns) = 6.062 ns; Loc. = LCCOMB_X17_Y10_N20; Fanout = 4; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.651 ns) 7.802 ns logicProcess:inst17\|inst10~0 5 COMB LCCOMB_X17_Y9_N26 1 " "Info: 5: + IC(1.089 ns) + CELL(0.651 ns) = 7.802 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 1; COMB Node = 'logicProcess:inst17\|inst10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 8.383 ns logicProcess:inst17\|inst10 6 COMB LCCOMB_X17_Y9_N10 5 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 8.383 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 5; COMB Node = 'logicProcess:inst17\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.970 ns) 10.810 ns PC:inst4\|D0 7 REG LCFF_X21_Y11_N9 3 " "Info: 7: + IC(1.457 ns) + CELL(0.970 ns) = 10.810 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 12.173 ns PC:inst4\|D1 8 REG LCFF_X21_Y11_N25 3 " "Info: 8: + IC(0.393 ns) + CELL(0.970 ns) = 12.173 ns; Loc. = LCFF_X21_Y11_N25; Fanout = 3; REG Node = 'PC:inst4\|D1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { PC:inst4|D0 PC:inst4|D1 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 504 1184 1248 584 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.970 ns) 14.232 ns PC:inst4\|D2 9 REG LCFF_X22_Y12_N3 3 " "Info: 9: + IC(1.089 ns) + CELL(0.970 ns) = 14.232 ns; Loc. = LCFF_X22_Y12_N3; Fanout = 3; REG Node = 'PC:inst4\|D2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { PC:inst4|D1 PC:inst4|D2 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 408 1184 1248 488 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 15.598 ns PC:inst4\|D3 10 REG LCFF_X22_Y12_N15 3 " "Info: 10: + IC(0.396 ns) + CELL(0.970 ns) = 15.598 ns; Loc. = LCFF_X22_Y12_N15; Fanout = 3; REG Node = 'PC:inst4\|D3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { PC:inst4|D2 PC:inst4|D3 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 312 1184 1248 392 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.970 ns) 17.174 ns PC:inst4\|D4 11 REG LCFF_X23_Y12_N3 3 " "Info: 11: + IC(0.606 ns) + CELL(0.970 ns) = 17.174 ns; Loc. = LCFF_X23_Y12_N3; Fanout = 3; REG Node = 'PC:inst4\|D4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { PC:inst4|D3 PC:inst4|D4 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 200 1184 1248 280 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 18.540 ns PC:inst4\|D5 12 REG LCFF_X23_Y12_N15 3 " "Info: 12: + IC(0.396 ns) + CELL(0.970 ns) = 18.540 ns; Loc. = LCFF_X23_Y12_N15; Fanout = 3; REG Node = 'PC:inst4\|D5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { PC:inst4|D4 PC:inst4|D5 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 88 1184 1248 168 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.970 ns) 20.115 ns PC:inst4\|D6 13 REG LCFF_X24_Y12_N15 3 " "Info: 13: + IC(0.605 ns) + CELL(0.970 ns) = 20.115 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 3; REG Node = 'PC:inst4\|D6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { PC:inst4|D5 PC:inst4|D6 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -24 1184 1248 56 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.666 ns) 21.407 ns PC:inst4\|D7 14 REG LCFF_X25_Y12_N1 2 " "Info: 14: + IC(0.626 ns) + CELL(0.666 ns) = 21.407 ns; Loc. = LCFF_X25_Y12_N1; Fanout = 2; REG Node = 'PC:inst4\|D7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.366 ns ( 53.09 % ) " "Info: Total cell delay = 11.366 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.041 ns ( 46.91 % ) " "Info: Total interconnect delay = 10.041 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.407 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 PC:inst4|D1 PC:inst4|D2 PC:inst4|D3 PC:inst4|D4 PC:inst4|D5 PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.407 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} PC:inst4|D1 {} PC:inst4|D2 {} PC:inst4|D3 {} PC:inst4|D4 {} PC:inst4|D5 {} PC:inst4|D6 {} PC:inst4|D7 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns 0.393ns 1.089ns 0.396ns 0.606ns 0.396ns 0.605ns 0.626ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { CLK CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74377:MAR|32 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.407 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 PC:inst4|D1 PC:inst4|D2 PC:inst4|D3 PC:inst4|D4 PC:inst4|D5 PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.407 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} PC:inst4|D1 {} PC:inst4|D2 {} PC:inst4|D3 {} PC:inst4|D4 {} PC:inst4|D5 {} PC:inst4|D6 {} PC:inst4|D7 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns 0.393ns 1.089ns 0.396ns 0.606ns 0.396ns 0.605ns 0.626ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { PC:inst4|D7 74377:MAR|32~feeder 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.736 ns" { PC:inst4|D7 {} 74377:MAR|32~feeder {} 74377:MAR|32 {} } { 0.000ns 0.422ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { CLK CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74377:MAR|32 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.407 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 PC:inst4|D1 PC:inst4|D2 PC:inst4|D3 PC:inst4|D4 PC:inst4|D5 PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.407 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} PC:inst4|D1 {} PC:inst4|D2 {} PC:inst4|D3 {} PC:inst4|D4 {} PC:inst4|D5 {} PC:inst4|D6 {} PC:inst4|D7 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns 0.393ns 1.089ns 0.396ns 0.606ns 0.396ns 0.605ns 0.626ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PC:inst4\|D0 PC:inst4\|D0 CLK 3.025 ns " "Info: Found hold time violation between source  pin or register \"PC:inst4\|D0\" and destination pin or register \"PC:inst4\|D0\" for clock \"CLK\" (Hold time is 3.025 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.524 ns + Largest " "Info: + Largest clock skew is 3.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.506 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.482 ns 74377:MBR\|29 2 REG LCFF_X17_Y9_N7 5 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X17_Y9_N7; Fanout = 5; REG Node = '74377:MBR\|29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { CLK 74377:MBR|29 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 568 288 352 648 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.370 ns) 5.055 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0 3 COMB LCCOMB_X17_Y10_N26 2 " "Info: 3: + IC(1.203 ns) + CELL(0.370 ns) = 5.055 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 2; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.623 ns) 6.062 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1 4 COMB LCCOMB_X17_Y10_N20 4 " "Info: 4: + IC(0.384 ns) + CELL(0.623 ns) = 6.062 ns; Loc. = LCCOMB_X17_Y10_N20; Fanout = 4; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.651 ns) 7.802 ns logicProcess:inst17\|inst10~0 5 COMB LCCOMB_X17_Y9_N26 1 " "Info: 5: + IC(1.089 ns) + CELL(0.651 ns) = 7.802 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 1; COMB Node = 'logicProcess:inst17\|inst10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 8.383 ns logicProcess:inst17\|inst10 6 COMB LCCOMB_X17_Y9_N10 5 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 8.383 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 5; COMB Node = 'logicProcess:inst17\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.666 ns) 10.506 ns PC:inst4\|D0 7 REG LCFF_X21_Y11_N9 3 " "Info: 7: + IC(1.457 ns) + CELL(0.666 ns) = 10.506 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.576 ns ( 43.56 % ) " "Info: Total cell delay = 4.576 ns ( 43.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.930 ns ( 56.44 % ) " "Info: Total interconnect delay = 5.930 ns ( 56.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.982 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.482 ns T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 2 REG LCFF_X17_Y9_N31 9 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X17_Y9_N31; Fanout = 9; REG Node = 'T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.202 ns) 4.153 ns logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0 3 COMB LCCOMB_X17_Y9_N14 2 " "Info: 3: + IC(0.469 ns) + CELL(0.202 ns) = 4.153 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 2; COMB Node = 'logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.319 ns) 4.859 ns logicProcess:inst17\|inst10 4 COMB LCCOMB_X17_Y9_N10 5 " "Info: 4: + IC(0.387 ns) + CELL(0.319 ns) = 4.859 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 5; COMB Node = 'logicProcess:inst17\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 logicProcess:inst17|inst10 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.666 ns) 6.982 ns PC:inst4\|D0 5 REG LCFF_X21_Y11_N9 3 " "Info: 5: + IC(1.457 ns) + CELL(0.666 ns) = 6.982 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.247 ns ( 46.51 % ) " "Info: Total cell delay = 3.247 ns ( 46.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.735 ns ( 53.49 % ) " "Info: Total interconnect delay = 3.735 ns ( 53.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 0.469ns 0.387ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.202ns 0.319ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 0.469ns 0.387ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.202ns 0.319ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst4\|D0 1 REG LCFF_X21_Y11_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns PC:inst4\|D0~0 2 COMB LCCOMB_X21_Y11_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y11_N8; Fanout = 1; COMB Node = 'PC:inst4\|D0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { PC:inst4|D0 PC:inst4|D0~0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns PC:inst4\|D0 3 REG LCFF_X21_Y11_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PC:inst4|D0~0 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { PC:inst4|D0 PC:inst4|D0~0 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { PC:inst4|D0 {} PC:inst4|D0~0 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../PC/PC.bdf" "" { Schematic "G:/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 0.469ns 0.387ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.202ns 0.319ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { PC:inst4|D0 PC:inst4|D0~0 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { PC:inst4|D0 {} PC:inst4|D0~0 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK COUNT5 T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 10.251 ns register " "Info: tco from clock \"CLK\" to destination pin \"COUNT5\" through register \"T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34\" is 10.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.666 ns) 3.178 ns T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 2 REG LCFF_X17_Y9_N31 9 " "Info: 2: + IC(1.422 ns) + CELL(0.666 ns) = 3.178 ns; Loc. = LCFF_X17_Y9_N31; Fanout = 9; REG Node = 'T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.25 % ) " "Info: Total cell delay = 1.756 ns ( 55.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.422 ns ( 44.75 % ) " "Info: Total interconnect delay = 1.422 ns ( 44.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 1.422ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.769 ns + Longest register pin " "Info: + Longest register to pin delay is 6.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 1 REG LCFF_X17_Y9_N31 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N31; Fanout = 9; REG Node = 'T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.533 ns) + CELL(3.236 ns) 6.769 ns COUNT5 2 PIN PIN_136 0 " "Info: 2: + IC(3.533 ns) + CELL(3.236 ns) = 6.769 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'COUNT5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 COUNT5 } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/ComputerFinal/main-project/main-project.bdf" { { 1232 -64 112 1248 "COUNT5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 47.81 % ) " "Info: Total cell delay = 3.236 ns ( 47.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.533 ns ( 52.19 % ) " "Info: Total interconnect delay = 3.533 ns ( 52.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 COUNT5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} COUNT5 {} } { 0.000ns 3.533ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 1.422ns } { 0.000ns 1.090ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 COUNT5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} COUNT5 {} } { 0.000ns 3.533ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 16:45:07 2017 " "Info: Processing ended: Tue Jun 20 16:45:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
