Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Wed Jan 28 21:38:48 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 752
+--------+----------+------------------------+--------+
| Rule   | Severity | Description            | Checks |
+--------+----------+------------------------+--------+
| DPIP-2 | Warning  | Input pipelining       | 104    |
| DPOP-3 | Warning  | PREG Output pipelining | 324    |
| DPOP-4 | Warning  | MREG Output pipelining | 324    |
+--------+----------+------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product input bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product input bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product__0 input bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product input bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product input bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0 input bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__0__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__0 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__1 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__2 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__3 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__4 input bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product output bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product__0 output bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product output bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0 output bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#18 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#19 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#20 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#21 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#22 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#23 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#24 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#25 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#26 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#27 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#28 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#29 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#30 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#31 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#32 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#33 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#34 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#35 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#36 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#37 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#38 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#39 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#40 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#41 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#42 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#43 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#44 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#45 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#46 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#47 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#48 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#49 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#50 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#51 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#52 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#53 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#54 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#55 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#56 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#57 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#58 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#59 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#60 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#61 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#62 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#63 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#64 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#65 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#66 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#67 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#68 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#69 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#70 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#71 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#72 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#73 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#74 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#75 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#76 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#77 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#78 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#79 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#80 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#81 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#82 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#83 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#84 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#85 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#86 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#87 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#88 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#89 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#90 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#91 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#92 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#93 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#94 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#95 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#96 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#97 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#98 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#99 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#100 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#101 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#102 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#103 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#104 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#105 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#106 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#107 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#108 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#109 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#110 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#111 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#112 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#113 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#114 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#115 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#116 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#117 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#118 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#119 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#120 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#121 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#122 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#123 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#124 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#125 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#126 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#127 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#128 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#129 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#130 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#131 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#132 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#133 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#134 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#135 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#136 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#137 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#138 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#139 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#140 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#141 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#142 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#143 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#144 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#145 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#146 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#147 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#148 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#149 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#150 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#151 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#152 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#153 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#154 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#155 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#156 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#157 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#158 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#159 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#160 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#161 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#162 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#163 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#164 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#165 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#166 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#167 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#168 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#169 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#170 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#171 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#172 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#173 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#174 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#175 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#176 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#177 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#178 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#179 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#180 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#181 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#182 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#183 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#184 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#185 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#186 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#187 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#188 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#189 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#190 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#191 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#192 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#193 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#194 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#195 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#196 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#197 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#198 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#199 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#200 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#201 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#202 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#203 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#204 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#205 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#206 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#207 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#208 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#209 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#210 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#211 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#212 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#213 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#214 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#215 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#216 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#217 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#218 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#219 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#220 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#221 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#222 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#223 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#224 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#225 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#226 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#227 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#228 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#229 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#230 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#231 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#232 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#233 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#234 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#235 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#236 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#237 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#238 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#239 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#240 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#241 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#242 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#243 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#244 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#245 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#246 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#247 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#248 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#249 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#250 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#251 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#252 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#253 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#254 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#255 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#256 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#257 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#258 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#259 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#260 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#261 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#262 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#263 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#264 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#265 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#266 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#267 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#268 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#269 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#270 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#271 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#272 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#273 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#274 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#275 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#276 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#277 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#278 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#279 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#280 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#281 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#282 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#283 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#284 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#285 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#286 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#287 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#288 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#289 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#290 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#291 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#292 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#293 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#294 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#295 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#296 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#297 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#298 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#299 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#300 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#301 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#302 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#303 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#304 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#305 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#306 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#307 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#308 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#309 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#310 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#311 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#312 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#313 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#314 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#315 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__0__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#316 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#317 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#318 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#319 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#320 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__0 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#321 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__1 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#322 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__2 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#323 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__3 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#324 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__4 output bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product multiplier stage bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U97/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product multiplier stage bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U173/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U174/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U175/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U176/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U177/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#33 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#34 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U178/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#35 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#36 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#37 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#38 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#39 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U179/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#40 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#41 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#42 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#43 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#44 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#45 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#46 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#47 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#48 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#49 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U181/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#50 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#51 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#52 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#53 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#54 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U182/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#55 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#56 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#57 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#58 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#59 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U183/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#60 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#61 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#62 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#63 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#64 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U184/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#65 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#66 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#67 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#68 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#69 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U185/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#70 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#71 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#72 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#73 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#74 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U186/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#75 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#76 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#77 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#78 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#79 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U187/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#80 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#81 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#82 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#83 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#84 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U188/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#85 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#86 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#87 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#88 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#89 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U189/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#90 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#91 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#92 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#93 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#94 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U190/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#95 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#96 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#97 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#98 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#99 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U191/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#100 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#101 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#102 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#103 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#104 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U192/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#105 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#106 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#107 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#108 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#109 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U193/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#110 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#111 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#112 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#113 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#114 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U194/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#115 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#116 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#117 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#118 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#119 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U195/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#120 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#121 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#122 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#123 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#124 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U196/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#125 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#126 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#127 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#128 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#129 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U197/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#130 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#131 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#132 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#133 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#134 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U198/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#135 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#136 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#137 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#138 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#139 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U199/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#140 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#141 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#142 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#143 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#144 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U200/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#145 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#146 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#147 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#148 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#149 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U201/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#150 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#151 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#152 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#153 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#154 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U202/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#155 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#156 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#157 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#158 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#159 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U203/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#160 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#161 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#162 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#163 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#164 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U204/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#165 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#166 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#167 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#168 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#169 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U205/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#170 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#171 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#172 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#173 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#174 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U206/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#175 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#176 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#177 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#178 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#179 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U207/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#180 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#181 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#182 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#183 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#184 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U208/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#185 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#186 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#187 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#188 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#189 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U209/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#190 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#191 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#192 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#193 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#194 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U210/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#195 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#196 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#197 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#198 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#199 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U211/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#200 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#201 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#202 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#203 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#204 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#205 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#206 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#207 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#208 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#209 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U213/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#210 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#211 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#212 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#213 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#214 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U214/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#215 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#216 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#217 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#218 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#219 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U215/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#220 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#221 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#222 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#223 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#224 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U216/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#225 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#226 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#227 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#228 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#229 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U217/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#230 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#231 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#232 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#233 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#234 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U218/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#235 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#236 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#237 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#238 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#239 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U219/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#240 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#241 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#242 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#243 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#244 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U220/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#245 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#246 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#247 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#248 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#249 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U221/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#250 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#251 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#252 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#253 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#254 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U222/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#255 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#256 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#257 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#258 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#259 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U223/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#260 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#261 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#262 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#263 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#264 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U224/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#265 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#266 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#267 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#268 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#269 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U225/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#270 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#271 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#272 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#273 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#274 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U226/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#275 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#276 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#277 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#278 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#279 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U227/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#280 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#281 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#282 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#283 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#284 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U228/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#285 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#286 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#287 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#288 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#289 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U229/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#290 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#291 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#292 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#293 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#294 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U230/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#295 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#296 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#297 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#298 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#299 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U231/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#300 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#301 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#302 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#303 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#304 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U232/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#305 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#306 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#307 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#308 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#309 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U233/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#310 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#311 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#312 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#313 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#314 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U234/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#315 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__0__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#316 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#317 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#318 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#319 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U235/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#320 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__0 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#321 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__1 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#322 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__2 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#323 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__3 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#324 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__4 multiplier stage bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U236/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


