
---------- Begin Simulation Statistics ----------
final_tick                               150253320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    899                       # Simulator instruction rate (inst/s)
host_mem_usage                               30159172                       # Number of bytes of host memory used
host_op_rate                                      922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                146472.87                       # Real time elapsed on the host
host_tick_rate                                 319015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131712839                       # Number of instructions simulated
sim_ops                                     135032507                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046727                       # Number of seconds simulated
sim_ticks                                 46727062500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.046489                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  244911                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               335281                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3922                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18672                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            307659                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              38825                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           43173                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4348                       # Number of indirect misses.
system.cpu.branchPred.lookups                  578278                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96937                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4925                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3212094                       # Number of instructions committed
system.cpu.committedOps                       3562141                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.652249                       # CPI: cycles per instruction
system.cpu.discardedOps                         60484                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1884711                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            749288                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           350655                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7404454                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.273804                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3909                       # number of quiesce instructions executed
system.cpu.numCycles                         11731367                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3909                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2178962     61.17%     61.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9204      0.26%     61.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                 837020     23.50%     84.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                536955     15.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3562141                       # Class of committed instruction
system.cpu.quiesceCycles                     63031933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4326913                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1098                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46675                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1680197                       # Transaction distribution
system.membus.trans_dist::ReadResp            1701627                       # Transaction distribution
system.membus.trans_dist::WriteReq             691527                       # Transaction distribution
system.membus.trans_dist::WriteResp            691527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4249                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19027                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1964                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3973                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        52252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        52252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        64518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        97965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4663296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4663296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4813513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1117248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1117248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       650752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       769234                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               151111954                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2396135                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000464                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021528                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2395024     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1111      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2396135                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5569089875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            81607500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            50797015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15203750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           78056605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10056267870                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           88108500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1310720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1310720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3384835                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3384835                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        31878                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        64518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9326592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9326592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9391110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        35904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        50094                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85998                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    149311470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        16294239125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             34.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         10129155                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          668                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13257806435                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7316995000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1676288                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1676288                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       655360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       655360                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4663296                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4663296                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2776583                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2776583    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2776583                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5979312625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9036800000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    190316544                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     41943040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    232259584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    106954752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    107282432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214237184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     47579136                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1310720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     48889856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     26738688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3352576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     30091264                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4072940472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    897617735                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4970558207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2288925224                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2295937863                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4584863087                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6361865696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3193555597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9555421294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1117248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1118464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1117248                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1117248                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        17457                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        17476                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23910084                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        26023                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23936108                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23910084                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23910084                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23910084                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        26023                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23936108                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    107282432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         378752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107661184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       271936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     41943040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42214976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1676288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1682206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4249                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       655360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             659609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2295937863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8105624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2304043487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5819668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    897617735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            903437403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5819668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3193555597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8105624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3207480890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2329651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000366094250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          703                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          703                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3016108                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             703888                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1682206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     659609                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1682206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   659609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1997                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            104977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            104974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            104967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            104995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            104987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           104977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41228                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54103131610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8401045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98208617860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32200.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58450.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1012                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1566892                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  612578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1682206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               659609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1482100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  48541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 111714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       160359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.839099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.671940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.419962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4507      2.81%      2.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4673      2.91%      5.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2312      1.44%      7.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2588      1.61%      8.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2960      1.85%     10.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1877      1.17%     11.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2409      1.50%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2707      1.69%     14.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       136326     85.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       160359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2390.073969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1736.814922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            75     10.67%     10.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          183     26.03%     36.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          157     22.33%     59.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          104     14.79%     73.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80     11.38%     85.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.43%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           30      4.27%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           71     10.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           703                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     938.287340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    711.974636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    289.307066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             63      8.96%      8.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      1.56%     10.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          629     89.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           703                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107533376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  127808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42215424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107661184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42214976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2301.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       903.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2304.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    903.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46726496750                       # Total gap between requests
system.mem_ctrls.avgGap                      19953.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    107154624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       378752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       273408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     41942016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2293202659.593677520752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8105624.016061356291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5851170.293446116149                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 897595820.409211516380                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1676288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5918                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4249                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       655360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  97975514090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    233103770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 137077827250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 823088351125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58447.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39388.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32261197.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1255933.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         79125139.574997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         55227639.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3055900125                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          916701336                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     447339456.899907                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     820437265.199970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     310471422.000022                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5685202384.275084                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        121.668303                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15908145280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2527770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28292000720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7818                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10078409.759529                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2112847.169887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3909    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5816500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11999125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    110856816250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  39396503750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1115327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1115327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1115327                       # number of overall hits
system.cpu.icache.overall_hits::total         1115327                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17457                       # number of overall misses
system.cpu.icache.overall_misses::total         17457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    758236250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    758236250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    758236250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    758236250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1132784                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1132784                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1132784                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1132784                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015411                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015411                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015411                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015411                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.510512                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.510512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.510512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.510512                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        17457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    730816125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    730816125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    730816125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    730816125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015411                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015411                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015411                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015411                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41863.786733                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41863.786733                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41863.786733                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41863.786733                       # average overall mshr miss latency
system.cpu.icache.replacements                  17338                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1115327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1115327                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    758236250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    758236250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1132784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1132784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.510512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.510512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    730816125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    730816125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41863.786733                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41863.786733                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.873096                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5982262                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            345.037605                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.873096                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.671627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2283025                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2283025                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1332446                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1332446                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1332446                       # number of overall hits
system.cpu.dcache.overall_hits::total         1332446                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7723                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7723                       # number of overall misses
system.cpu.dcache.overall_misses::total          7723                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    554640250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    554640250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    554640250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    554640250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1340169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1340169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1340169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1340169                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005763                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005763                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005763                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005763                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71816.683931                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71816.683931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71816.683931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71816.683931                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4249                       # number of writebacks
system.cpu.dcache.writebacks::total              4249                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1786                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1786                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5937                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5937                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5937                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5937                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        40076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        40076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    427694250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    427694250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    427694250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    427694250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84986750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84986750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72038.782213                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72038.782213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72038.782213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72038.782213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.639535                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.639535                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5938                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       837487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          837487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    301586875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    301586875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       841460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       841460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75909.105210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75909.105210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3909                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3909                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    295465375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    295465375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84986750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84986750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74368.329977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74368.329977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21741.302123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21741.302123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       494959                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         494959                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    253053375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    253053375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       498709                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       498709                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67480.900000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67480.900000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        36167                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        36167                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    132228875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    132228875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003938                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003938                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67326.311100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67326.311100                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              179613                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5938                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.248063                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5366614                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5366614                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150253320000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               150254768125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    899                       # Simulator instruction rate (inst/s)
host_mem_usage                               30159172                       # Number of bytes of host memory used
host_op_rate                                      922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                146473.89                       # Real time elapsed on the host
host_tick_rate                                 319023                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131714337                       # Number of instructions simulated
sim_ops                                     135034356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046729                       # Number of seconds simulated
sim_ticks                                 46728510625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.036264                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  244987                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               335432                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3922                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18689                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            307701                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              38825                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           43173                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4348                       # Number of indirect misses.
system.cpu.branchPred.lookups                  578519                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   97009                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4925                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3213592                       # Number of instructions committed
system.cpu.committedOps                       3563990                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.651267                       # CPI: cycles per instruction
system.cpu.discardedOps                         60531                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1885649                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            749697                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           350800                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7404960                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.273877                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3909                       # number of quiesce instructions executed
system.cpu.numCycles                         11733684                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3909                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2180031     61.17%     61.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9204      0.26%     61.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                 837448     23.50%     84.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                537306     15.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3563990                       # Class of committed instruction
system.cpu.quiesceCycles                     63031933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4328724                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1098                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1680197                       # Transaction distribution
system.membus.trans_dist::ReadResp            1701633                       # Transaction distribution
system.membus.trans_dist::WriteReq             691527                       # Transaction distribution
system.membus.trans_dist::WriteResp            691527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4253                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19028                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1964                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17458                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3978                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        52254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        52254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        64518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        97980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4663296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4663296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4813530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1117312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1117312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       651328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       769810                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               151112594                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2396141                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000464                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021528                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2395030     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1111      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2396141                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5569120500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            81607500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            50798140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15203750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           78085355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10056267870                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           88113500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1310720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1310720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3384835                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3384835                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        31878                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        64518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9326592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9326592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9391110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        35904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        50094                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85998                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    149311470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        16294239125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             34.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         10129155                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          668                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13257806435                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7316995000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1676288                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1676288                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       655360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       655360                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4663296                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4663296                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    149225472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2776583                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2776583    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2776583                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5979312625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9036800000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    190316544                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     41943040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    232259584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    106954752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    107282432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214237184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     47579136                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1310720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     48889856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     26738688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3352576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     30091264                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4072814251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    897589918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4970404169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2288854290                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2295866711                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4584721001                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6361668541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3193456629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9555125169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1117312                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1118528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1117312                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1117312                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        17458                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        17477                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23910713                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        26023                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23936736                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23910713                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23910713                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23910713                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        26023                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23936736                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    107282432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         379072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107661504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       272192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     41943040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42215232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1676288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1682211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4253                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       655360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             659613                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2295866711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8112221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2303978932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5824966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    897589918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            903414884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5824966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3193456629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8112221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3207393816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2329651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000366094250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          703                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          703                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3016122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             703888                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1682211                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     659613                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1682211                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   659613                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1997                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            104977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            104974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            104967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            104995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            104987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           104979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41228                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54103185610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8401070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98208803110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32200.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58450.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1012                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1566894                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  612578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1682211                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               659613                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1482100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  48542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 111715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       160359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.839099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.671940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.419962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4507      2.81%      2.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4673      2.91%      5.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2312      1.44%      7.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2588      1.61%      8.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2960      1.85%     10.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1877      1.17%     11.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2409      1.50%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2707      1.69%     14.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       136326     85.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       160359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2390.073969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1736.814922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            75     10.67%     10.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          183     26.03%     36.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          157     22.33%     59.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          104     14.79%     73.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80     11.38%     85.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.43%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           30      4.27%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           71     10.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           703                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     938.287340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    711.974636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    289.307066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             63      8.96%      8.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      1.56%     10.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          629     89.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           703                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107533696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  127808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42215424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107661504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42215232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2301.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       903.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2303.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    903.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46728236250                       # Total gap between requests
system.mem_ctrls.avgGap                      19953.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    107154624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       379072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       273408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     41942016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2293131592.828291893005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8112220.888914753683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5850988.964619927108                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 897568003.752313137054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1676288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4253                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       655360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  97975514090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    233289020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 137077827250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 823088351125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58447.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39386.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32230855.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1255933.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         79126619.849997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         55227639.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3055909218.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          916701336                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     447339456.899907                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     820476154.612470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     310471611.600022                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5685252037.312585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        121.665595                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15908154655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2527770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28293439470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7818                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10078409.759529                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2112847.169887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3909    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5816500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11999125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    110858264375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  39396503750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1115810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1115810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1115810                       # number of overall hits
system.cpu.icache.overall_hits::total         1115810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17458                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17458                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17458                       # number of overall misses
system.cpu.icache.overall_misses::total         17458                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    758279375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    758279375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    758279375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    758279375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1133268                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1133268                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1133268                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1133268                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.492783                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.492783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.492783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.492783                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        17458                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17458                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17458                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17458                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    730857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    730857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    730857500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    730857500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015405                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41863.758735                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41863.758735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41863.758735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41863.758735                       # average overall mshr miss latency
system.cpu.icache.replacements                  17338                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1115810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1115810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17458                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17458                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    758279375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    758279375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1133268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1133268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.492783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.492783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    730857500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    730857500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41863.758735                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41863.758735                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.873223                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35669849                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17686                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2016.840948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.873223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.671627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2283994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2283994                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333237                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333237                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333237                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333237                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7728                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7728                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7728                       # number of overall misses
system.cpu.dcache.overall_misses::total          7728                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    554994625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    554994625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    554994625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    554994625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1340965                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1340965                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1340965                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1340965                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005763                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005763                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005763                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005763                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71816.074664                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71816.074664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71816.074664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71816.074664                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4253                       # number of writebacks
system.cpu.dcache.writebacks::total              4253                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1786                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1786                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        40076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        40076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    428041375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    428041375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    428041375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    428041375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84986750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84986750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004431                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72036.582800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72036.582800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72036.582800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72036.582800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.639535                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.639535                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5943                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       837927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          837927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    301941250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    301941250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       841905                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       841905                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75902.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75902.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3909                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3909                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    295812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    295812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84986750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84986750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74362.116642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74362.116642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21741.302123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21741.302123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       495310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         495310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    253053375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    253053375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       499060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       499060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67480.900000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67480.900000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        36167                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        36167                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    132228875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    132228875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67326.311100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67326.311100                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1342776                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6455                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            208.021069                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5369803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5369803                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150254768125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
