{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635720960704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635720960705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 31 19:56:00 2021 " "Processing started: Sun Oct 31 19:56:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635720960705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720960705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720960706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635720961243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635720961243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2X1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2X1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2X1.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/muxGenerico2X1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981872 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2X1.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/muxGenerico2X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradoresArqRegMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradoresArqRegMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981874 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaROM-assincrona " "Found design unit 1: MemoriaROM-assincrona" {  } { { "MemoriaROM.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/MemoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981875 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaROM " "Found entity 1: MemoriaROM" {  } { { "MemoriaROM.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/MemoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981875 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MuxGenerico.vhd " "Can't analyze file -- file MuxGenerico.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1635720981876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegistradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/RegistradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981878 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/RegistradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaSomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UlaSomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "UlaSomaSub.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/UlaSomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981879 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "UlaSomaSub.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/UlaSomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "SomaConstante.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/SomaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981880 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "SomaConstante.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/SomaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981880 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"&\";  expecting \"(\", or an identifier, or  unary operator Projeto2.vhd(75) " "VHDL syntax error at Projeto2.vhd(75) near text \"&\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Projeto2.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Projeto2.vhd" 75 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Projeto2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981884 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensorSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "extensorSinalGenerico.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/extensorSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981885 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "extensorSinalGenerico.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/extensorSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arquitetura " "Found design unit 1: Decoder-arquitetura" {  } { { "Decoder.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981887 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/deslocadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981888 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ibrary\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" Ula.vhd(1) " "VHDL syntax error at Ula.vhd(1) near text \"ibrary\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "Ula.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Ula.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Ula.vhd(13) " "VHDL syntax error at Ula.vhd(13) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Ula.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Ula.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Ula.vhd(22) " "VHDL syntax error at Ula.vhd(22) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Ula.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Ula.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ula.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Ula.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981890 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ibrary\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" Ula1Bit.vhd(1) " "VHDL syntax error at Ula1Bit.vhd(1) near text \"ibrary\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "Ula1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Ula1Bit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981890 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting an identifier, or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\" Ula1Bit.vhd(9) " "VHDL syntax error at Ula1Bit.vhd(9) near text \":\";  expecting an identifier, or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\"" {  } { { "Ula1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Ula1Bit.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981890 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Ula1Bit.vhd(13) " "VHDL syntax error at Ula1Bit.vhd(13) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Ula1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Ula1Bit.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981890 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Ula1Bit.vhd(22) " "VHDL syntax error at Ula1Bit.vhd(22) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Ula1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/Ula1Bit.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ula1Bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Ula1Bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2X1_1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2X1_1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1Bit-comportamento " "Found design unit 1: muxGenerico2x1_1Bit-comportamento" {  } { { "muxGenerico2X1_1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/muxGenerico2X1_1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981892 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1Bit " "Found entity 1: muxGenerico2x1_1Bit" {  } { { "muxGenerico2X1_1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/muxGenerico2X1_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxGenerico4X1_1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MuxGenerico4X1_1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1Bit-comportamento " "Found design unit 1: muxGenerico4x1_1Bit-comportamento" {  } { { "MuxGenerico4X1_1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/MuxGenerico4X1_1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981893 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1Bit " "Found entity 1: muxGenerico4x1_1Bit" {  } { { "MuxGenerico4X1_1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/MuxGenerico4X1_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981893 ""}
{ "Critical Warning" "WSGN_DUPLICATE_DESIGN_UNIT" "somadorGenerico-comportamento somadorGenerico.vhd " "Ignored duplicate design unit \"somadorGenerico-comportamento\" in file somadorGenerico.vhd" {  } { { "somadorGenerico.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/somadorGenerico.vhd" 17 -1 0 } }  } 1 12048 "Ignored duplicate design unit \"%1!s!\" in file %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorGenerico1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomadorGenerico1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "SomadorGenerico1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/SomadorGenerico1Bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981895 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico1Bit " "Found entity 1: somadorGenerico1Bit" {  } { { "SomadorGenerico1Bit.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/SomadorGenerico1Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635720981895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981895 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ibrary\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" UlaOverFlow.vhd(1) " "VHDL syntax error at UlaOverFlow.vhd(1) near text \"ibrary\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "UlaOverFlow.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/UlaOverFlow.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981896 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" UlaOverFlow.vhd(12) " "VHDL syntax error at UlaOverFlow.vhd(12) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "UlaOverFlow.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/UlaOverFlow.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981896 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" UlaOverFlow.vhd(27) " "VHDL syntax error at UlaOverFlow.vhd(27) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "UlaOverFlow.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/UlaOverFlow.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaOverFlow.vhd 0 0 " "Found 0 design units, including 0 entities, in source file UlaOverFlow.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981897 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting an identifier (\"port\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" UnidadeControleUla.vhd(10) " "VHDL syntax error at UnidadeControleUla.vhd(10) near text \"port\";  expecting an identifier (\"port\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "UnidadeControleUla.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/UnidadeControleUla.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981897 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "UnidadeControleUla UnidadeControleUla.vhd(5) " "Ignored construct UnidadeControleUla at UnidadeControleUla.vhd(5) due to previous errors" {  } { { "UnidadeControleUla.vhd" "" { Text "/home/tyr/Desktop/DesComp/DesComp/Projeto2/UnidadeControleUla.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1635720981898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleUla.vhd 0 0 " "Found 0 design units, including 0 entities, in source file UnidadeControleUla.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720981898 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635720982073 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 31 19:56:22 2021 " "Processing ended: Sun Oct 31 19:56:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635720982073 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635720982073 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635720982073 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720982073 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 15 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635720982406 ""}
