// Seed: 601492692
`timescale 1ps / 1ps
`define pp_1 0
module module_0 ();
  logic id_1 = id_1[!1][1&1];
  logic id_2;
  logic id_3 = 1;
  always @(posedge id_1) @(1'b0) id_2 = 1;
  logic id_4;
  logic id_5;
  assign id_4 = id_3;
  type_13 id_6 (
      .id_0(id_3),
      .id_1(),
      .id_2(1),
      .id_3(id_5 + "" ? id_4 <= id_5 : 1),
      .id_4(""),
      .id_5(1)
  );
  logic id_7;
  assign id_1 = id_3 === 1'b0;
  assign id_1 = 1;
  assign id_7 = 1;
  assign id_4 = ~1;
endmodule
`default_nettype wire
`define pp_2 0
`timescale 1ps / 1ps
