# RISC_processor

Designed a 16 bit, 6 stage-pipelined RISC processor for a custom ISA of 14 instructions
Implemented the design in Verilog HDL and verified with ModelSim simulations
Implemented forwarding unit, stalling unit and branch prediction blocks for hazard mitigation
