
---------- Begin Simulation Statistics ----------
final_tick                               498570741000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135531                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664376                       # Number of bytes of host memory used
host_op_rate                                   249674                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   737.84                       # Real time elapsed on the host
host_tick_rate                              675719650                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.498571                       # Number of seconds simulated
sim_ticks                                498570741000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.985707                       # CPI: cycles per instruction
system.cpu.discardedOps                          4398                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       279518845                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.200573                       # IPC: instructions per cycle
system.cpu.numCycles                        498570741                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       219051896                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2615406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5247577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2631354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5263617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            411                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658304                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650029                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650244                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648843                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986845                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2724                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              178                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81118634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81118634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81118680                       # number of overall hits
system.cpu.dcache.overall_hits::total        81118680                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262126                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262126                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 634862905000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 634862905000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 634862905000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 634862905000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380806                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120648.179311                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120648.179311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120647.606120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120647.606120                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2631138                       # number of writebacks
system.cpu.dcache.writebacks::total           2631138                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631867                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 308320857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 308320857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 308322630000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 308322630000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 117149.859224                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117149.859224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 117149.776185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117149.776185                       # average overall mshr miss latency
system.cpu.dcache.replacements                2631354                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26215000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26215000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 103208.661417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103208.661417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23778000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23778000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 102491.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102491.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 634836690000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 634836690000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120649.021152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120649.021152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 308297079000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 308297079000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117151.151497                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117151.151497                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.352113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.352113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1773000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1773000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104294.117647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104294.117647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.848596                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750614                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631866                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.821762                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.848596                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1384725850                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1384725850                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071194                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086489                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169185                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32053003                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32053003                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32053003                       # number of overall hits
system.cpu.icache.overall_hits::total        32053003                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            396                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::total           396                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43360000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43360000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43360000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43360000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32053399                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32053399                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32053399                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32053399                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 109494.949495                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 109494.949495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 109494.949495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 109494.949495                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42568000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42568000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107494.949495                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107494.949495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107494.949495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107494.949495                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32053003                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32053003                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           396                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32053399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32053399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 109494.949495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 109494.949495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107494.949495                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107494.949495                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.615976                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32053399                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          80942.926768                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.615976                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.657453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.657453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         512854780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        512854780                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 498570741000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread17522.numOps               184218810                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   54                       # number of demand (read+write) hits
system.l2.demand_hits::total                       67                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                  54                       # number of overall hits
system.l2.overall_hits::total                      67                       # number of overall hits
system.l2.demand_misses::.cpu.inst                383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631813                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632196                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               383                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631813                       # number of overall misses
system.l2.overall_misses::total               2632196                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41068000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 300425763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     300466831000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41068000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 300425763000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    300466831000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631867                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632263                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631867                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632263                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999979                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999975                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999979                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999975                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107227.154047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114151.637293                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114150.629740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107227.154047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114151.637293                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114150.629740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2615243                       # number of writebacks
system.l2.writebacks::total                   2615243                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632187                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632187                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 247789064000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 247822388000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 247789064000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 247822388000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999971                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999971                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87464.566929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94151.720910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94150.752967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87464.566929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94151.720910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94150.752967                       # average overall mshr miss latency
system.l2.replacements                        2615802                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2631138                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2631138                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2631138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2631138                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 300401967000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  300401967000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114151.573982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114151.573982                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 247769867000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247769867000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94151.581582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94151.581582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41068000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41068000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107227.154047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107227.154047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87464.566929                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87464.566929                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23796000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23796000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.831325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.831325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114956.521739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114956.521739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19197000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19197000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.803213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.803213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        95985                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        95985                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16168.503596                       # Cycle average of tags in use
system.l2.tags.total_refs                     5263548                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999687                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.896657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16163.606938                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.986548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986847                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11039                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  86849114                       # Number of tag accesses
system.l2.tags.data_accesses                 86849114                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5230486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000354563750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       290957                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       290957                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10412853                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4952231                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2615243                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264372                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230486                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264372                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230486                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2632009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 286435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 286774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 291044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 291093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 290958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 290958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 290961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 291615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 291613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 290961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 290959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 290958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 290958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 290957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 290959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 290961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 290960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 290958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       290957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.093278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.977998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.248507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       290955    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        290957                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       290957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.976763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.974749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.262128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4182      1.44%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              108      0.04%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           285757     98.21%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              109      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              801      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        290957                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336919808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334751104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    675.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    671.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  498570642000                       # Total gap between requests
system.mem_ctrls.avgGap                      95012.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        48768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336871040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334749760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 97815.607675220555                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 675673504.875810623169                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 671418782.675816893578                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          762                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263610                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230486                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25620000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 212041154500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 11520437529500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33622.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40284.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2202555.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        48768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336871040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336919808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        48768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        48768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334751104                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334751104                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          381                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631805                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632186                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2615243                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2615243                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        97816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    675673505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        675771320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        97816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        97816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    671421478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       671421478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    671421478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        97816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    675673505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1347192799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264372                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230465                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       326802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       326964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       326965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       326942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       326998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       326998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326926                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            113359799500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       212066774500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21533.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40283.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4674357                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4646315                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1174164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   572.040349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   379.429426                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   419.890605                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19790      1.69%      1.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       474039     40.37%     42.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        41384      3.52%     45.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        33068      2.82%     48.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        29160      2.48%     50.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        28850      2.46%     53.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        33037      2.81%     56.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        32455      2.76%     58.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       482381     41.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1174164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336919808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334749760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              675.771320                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              671.418783                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4192279560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2228245635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796635480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13653771300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39356628480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 115914394020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93839043360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  287980997835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   577.613113                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 238943886250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16648320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 242978534750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4191258540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2227706745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18790980600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13649256000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 39356628480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 115880210550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93867829440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  287963870355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   577.578760                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 239025415000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16648320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 242897006000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                581                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2615243                       # Transaction distribution
system.membus.trans_dist::CleanEvict              148                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631605                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           581                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7879763                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7879763                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671670912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671670912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632186                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632186    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632186                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26169521000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24418765000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5246381                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             775                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          249                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          792                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7895087                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7895879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673664512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673715200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2615802                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334751104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5248065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000090                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009463                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5247595     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    470      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5248065                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 498570741000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15788169000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1981998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13159336993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
