$date
	Fri May  9 14:39:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dma_ci $end
$var wire 32 ! result [31:0] $end
$var wire 1 " done $end
$var parameter 8 # CUSTOM_INSTRUCTION_ID $end
$var reg 1 $ clock $end
$var reg 8 % iseId [7:0] $end
$var reg 1 & reset $end
$var reg 1 ' start $end
$var reg 32 ( valueA [31:0] $end
$var reg 32 ) valueB [31:0] $end
$scope module uut $end
$var wire 9 * bufferAddress [8:0] $end
$var wire 1 $ clock $end
$var wire 1 + granted $end
$var wire 8 , iseId [7:0] $end
$var wire 1 & reset $end
$var wire 32 - s_address_data [31:0] $end
$var wire 1 . s_busyIN $end
$var wire 1 / s_dataValidIN $end
$var wire 1 0 s_errorIN $end
$var wire 1 ' start $end
$var wire 32 1 valueA [31:0] $end
$var wire 32 2 valueB [31:0] $end
$var wire 1 3 writeEnable $end
$var wire 1 4 s_readReady $end
$var wire 1 5 s_isMyIse $end
$var wire 1 6 s_endTransactionIN $end
$var wire 1 7 s_endTransaction $end
$var wire 4 8 s_dma_cur_state [3:0] $end
$var wire 1 9 s_dataReady $end
$var wire 4 : s_byteEnable [3:0] $end
$var wire 32 ; s_address_to_read [31:0] $end
$var wire 32 < result [31:0] $end
$var wire 1 = request $end
$var wire 1 > read_n_writeOUT $end
$var wire 1 ? end_transactionOUT $end
$var wire 1 " done $end
$var wire 1 @ data_validOUT $end
$var wire 1 A data_validIN $end
$var wire 32 B dataOut [31:0] $end
$var wire 32 C dataIn [31:0] $end
$var wire 4 D byte_enableOUT [3:0] $end
$var wire 1 E busyOUT $end
$var wire 8 F busrt_sizeOUT [7:0] $end
$var wire 1 G begin_transactionOUT $end
$var wire 32 H address_dataOUT [31:0] $end
$var wire 1 I address_dataIN $end
$var parameter 8 J customInstructionId $end
$var parameter 3 K fsm_end_ci $end
$var parameter 3 L fsm_idle $end
$var parameter 3 M fsm_initiate_transaction $end
$var parameter 3 N fsm_wait_end $end
$var reg 32 O address_reg [31:0] $end
$var reg 3 P cur_state [2:0] $end
$var reg 32 Q data_reg [31:0] $end
$var reg 1 R is_read $end
$var reg 3 S nxt_state [2:0] $end
$var reg 32 T result_reg [31:0] $end
$scope module dma_inst $end
$var wire 32 U address_dataIN [31:0] $end
$var wire 9 V bufferAddress [8:0] $end
$var wire 1 . busyIN $end
$var wire 1 $ clock $end
$var wire 32 W dataOut [31:0] $end
$var wire 1 / data_validIN $end
$var wire 1 6 end_transactionIN $end
$var wire 1 0 errorIN $end
$var wire 1 + granted $end
$var wire 32 X ipcore_address_to_read [31:0] $end
$var wire 4 Y ipcore_byteEnable [3:0] $end
$var wire 1 9 ipcore_dataReady $end
$var wire 1 4 ipcore_readReady $end
$var wire 1 Z reset $end
$var wire 4 [ s_dma_cur_state [3:0] $end
$var wire 1 \ s_reading_from_buffer_done $end
$var wire 1 3 writeEnable $end
$var wire 1 = request $end
$var wire 1 > read_n_writeOUT $end
$var wire 1 ] ipcore_switch_ready $end
$var wire 1 ? end_transactionOUT $end
$var wire 1 @ data_validOUT $end
$var wire 32 ^ dataIn [31:0] $end
$var wire 4 _ byte_enableOUT [3:0] $end
$var wire 1 E busyOUT $end
$var wire 8 ` busrt_sizeOUT [7:0] $end
$var wire 1 G begin_transactionOUT $end
$var wire 32 a address_dataOUT [31:0] $end
$var parameter 32 b Base $end
$var parameter 32 c fsm_asking_for_buffer $end
$var parameter 32 d fsm_end_transaction $end
$var parameter 32 e fsm_idle $end
$var parameter 32 f fsm_read_request $end
$var parameter 32 g fsm_read_sending_handshake $end
$var parameter 32 h fsm_reading_data $end
$var parameter 32 i fsm_reading_from_buffer $end
$var parameter 32 j fsm_sending_data $end
$var parameter 32 k fsm_write_request $end
$var parameter 32 l fsm_write_sending_handshake $end
$var parameter 32 m fsm_writting_buffer $end
$var reg 32 n buffer_data [31:0] $end
$var reg 4 o cur_state [3:0] $end
$var reg 4 p nxt_state [3:0] $end
$var reg 32 q s_address [31:0] $end
$var reg 4 r s_byte_enable [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 m
b10 l
b1 k
b11 j
b101 i
b1001 h
b1000 g
b111 f
b0 e
b100 d
b110 c
b1000000000000000000000000000000 b
b1 N
b10 M
b0 L
b11 K
b110001 J
b110001 #
$end
#0
$dumpvars
bx r
bx q
b0 p
bx o
bx n
bx a
b0 `
bx _
bx ^
x]
1\
bx [
1Z
bx Y
bx X
bx W
b0 V
bz U
bx T
b0 S
xR
bx Q
bx P
bx O
xI
bx H
xG
b0 F
0E
bx D
bx C
bx B
xA
x@
x?
x>
x=
bx <
bx ;
bx :
x9
bx 8
x7
x6
05
x4
x3
b0 2
b0 1
00
z/
0.
bz -
b0 ,
1+
b0 *
b0 )
b0 (
0'
0&
b0 %
0$
x"
bx !
$end
#5000
0?
b0 D
b0 _
0G
0=
1]
0I
b0 C
b0 ^
03
b0 H
b0 a
0>
0@
06
0A
17
b0 !
b0 <
0"
09
04
b0 :
b0 Y
b0 ;
b0 X
b0 B
b0 W
b0 8
b0 [
b0 o
b0 P
1$
#10000
b0 r
b0 q
b0 n
0Z
0$
1&
#15000
b0 Q
0R
b0 O
b0 T
1$
#20000
1Z
0$
0&
#25000
1$
#30000
b10 S
15
0$
1'
b111111111111111111110001 )
b111111111111111111110001 2
b10010001101000101011001111000 (
b10010001101000101011001111000 1
b110001 %
b110001 ,
#35000
b111 p
b1 S
14
b1111 :
b1111 Y
b10010001101000101011001111000 ;
b10010001101000101011001111000 X
b10 P
b111111111111111111110001 Q
1R
b10010001101000101011001111000 O
1$
#40000
05
0$
0'
#45000
1=
0]
1I
16
1A
b1000 p
07
b1 S
04
b0 :
b0 Y
b0 ;
b0 X
b111111111111111111110001 B
b111111111111111111110001 W
b10010001101000101011001111000 q
b1111 r
b111 8
b111 [
b111 o
b1 P
1$
#50000
0$
#55000
b10010001101000101011001111000 H
b10010001101000101011001111000 a
b1111 D
b1111 _
1G
0=
1>
b1001 p
b1000 8
b1000 [
b1000 o
1$
#60000
0$
#65000
b0 H
b0 a
b0 D
b0 _
0G
0>
b1010 p
b1001 8
b1001 [
b1001 o
1$
#70000
0$
#75000
13
b100 p
b1010 8
b1010 [
b1010 o
1$
#80000
0$
#85000
1]
03
b0 p
b100 8
b100 [
b100 o
b111111111111111111110001 T
1$
#90000
0$
#95000
b11 S
17
b0 r
b0 q
b0 8
b0 [
b0 o
1$
#100000
0$
#105000
0I
06
0A
b0 S
b111111111111111111110001 !
b111111111111111111110001 <
1"
b0 B
b0 W
b11 P
1$
#110000
0$
#115000
b0 !
b0 <
0"
b0 P
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
b10 S
15
0$
1'
b111111111111111111110000 )
b111111111111111111110000 2
b10000111011001010100001100100001 (
b10000111011001010100001100100001 1
#145000
b110 p
b1 S
19
b1111 :
b1111 Y
b10000111011001010100001100100001 ;
b10000111011001010100001100100001 X
b10 P
b111111111111111111110000 Q
0R
b10000111011001010100001100100001 O
1$
#150000
05
0$
0'
#155000
0]
b101 p
07
b1 S
09
b0 :
b0 Y
b0 ;
b0 X
b111111111111111111110000 B
b111111111111111111110000 W
b10000111011001010100001100100001 q
b1111 r
b110 8
b110 [
b110 o
b1 P
1$
#160000
0$
#165000
b1 p
b101 8
b101 [
b101 o
1$
#170000
0$
#175000
1=
b10 p
b111111111111111111110000 n
b1 8
b1 [
b1 o
1$
#180000
0$
#185000
b1111 D
b1111 _
1G
0=
b10000111011001010100001100100001 H
b10000111011001010100001100100001 a
b11 p
b10 8
b10 [
b10 o
1$
#190000
0$
#195000
1?
b0 D
b0 _
0G
b111111111111111111110000 H
b111111111111111111110000 a
1@
b100 p
b11 8
b11 [
b11 o
1$
#200000
0$
#205000
b0 H
b0 a
0?
1]
0@
b0 p
b100 8
b100 [
b100 o
b111111111111111111110000 T
1$
#210000
0$
#215000
b11 S
17
b0 r
b0 q
b0 n
b0 8
b0 [
b0 o
1$
#220000
0$
#225000
b0 S
b111111111111111111110000 !
b111111111111111111110000 <
1"
b0 B
b0 W
b11 P
1$
#230000
0$
#235000
b0 !
b0 <
0"
b0 P
1$
#240000
0$
#245000
1$
#250000
0$
#255000
1$
#260000
0$
