
==========================================================================
02_cve2_register_file_ff.gpl1 check_setup
--------------------------------------------------------------------------
1

==========================================================================
02_cve2_register_file_ff.gpl1 report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
02_cve2_register_file_ff.gpl1 report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
02_cve2_register_file_ff.gpl1 report_worst_slack
--------------------------------------------------------------------------
worst slack 4.19

==========================================================================
02_cve2_register_file_ff.gpl1 report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rf_reg[192]_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: rf_reg[192]_reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ rf_reg[192]_reg/CLK (sg13g2_dfrbp_1)
     3    0.00    0.01    0.18    0.18 v rf_reg[192]_reg/Q (sg13g2_dfrbp_1)
                                         rf_reg[192] (net)
                  0.01    0.00    0.18 v _7104_/A0 (sg13g2_mux2_1)
     1    0.00    0.02    0.06    0.24 v _7104_/X (sg13g2_mux2_1)
                                         _0116_ (net)
                  0.02    0.00    0.24 v rf_reg[192]_reg/D (sg13g2_dfrbp_1)
                                  0.24   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ rf_reg[192]_reg/CLK (sg13g2_dfrbp_1)
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
02_cve2_register_file_ff.gpl1 report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[2] (input port clocked by clk_sys)
Endpoint: rdata_b_o[0] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     7    0.02    0.00    0.00    2.00 ^ raddr_b_i[2] (in)
                                         raddr_b_i[2] (net)
                  0.00    0.00    2.00 ^ _5902_/B_N (sg13g2_nor2b_1)
    96    0.36    2.95    2.16    4.16 ^ _5902_/Y (sg13g2_nor2b_1)
                                         _1986_ (net)
                  2.95    0.00    4.16 ^ _6717_/A1 (sg13g2_a22oi_1)
     1    0.00    0.33    0.37    4.53 v _6717_/Y (sg13g2_a22oi_1)
                                         _2776_ (net)
                  0.33    0.00    4.53 v _6718_/B (sg13g2_nand2_1)
     1    0.00    0.08    0.10    4.63 ^ _6718_/Y (sg13g2_nand2_1)
                                         _2777_ (net)
                  0.08    0.00    4.63 ^ _6726_/A2 (sg13g2_a22oi_1)
     1    0.00    0.17    0.08    4.71 v _6726_/Y (sg13g2_a22oi_1)
                                         _2785_ (net)
                  0.17    0.00    4.71 v _6727_/C (sg13g2_nand3_1)
     1    0.50    2.03    1.50    6.21 ^ _6727_/Y (sg13g2_nand3_1)
                                         rdata_b_o[0] (net)
                  2.03    0.00    6.21 ^ rdata_b_o[0] (out)
                                  6.21   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -6.21   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)



==========================================================================
02_cve2_register_file_ff.gpl1 report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[2] (input port clocked by clk_sys)
Endpoint: rdata_b_o[0] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     7    0.02    0.00    0.00    2.00 ^ raddr_b_i[2] (in)
                                         raddr_b_i[2] (net)
                  0.00    0.00    2.00 ^ _5902_/B_N (sg13g2_nor2b_1)
    96    0.36    2.95    2.16    4.16 ^ _5902_/Y (sg13g2_nor2b_1)
                                         _1986_ (net)
                  2.95    0.00    4.16 ^ _6717_/A1 (sg13g2_a22oi_1)
     1    0.00    0.33    0.37    4.53 v _6717_/Y (sg13g2_a22oi_1)
                                         _2776_ (net)
                  0.33    0.00    4.53 v _6718_/B (sg13g2_nand2_1)
     1    0.00    0.08    0.10    4.63 ^ _6718_/Y (sg13g2_nand2_1)
                                         _2777_ (net)
                  0.08    0.00    4.63 ^ _6726_/A2 (sg13g2_a22oi_1)
     1    0.00    0.17    0.08    4.71 v _6726_/Y (sg13g2_a22oi_1)
                                         _2785_ (net)
                  0.17    0.00    4.71 v _6727_/C (sg13g2_nand3_1)
     1    0.50    2.03    1.50    6.21 ^ _6727_/Y (sg13g2_nand3_1)
                                         rdata_b_o[0] (net)
                  2.03    0.00    6.21 ^ rdata_b_o[0] (out)
                                  6.21   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -6.21   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)



==========================================================================
02_cve2_register_file_ff.gpl1 report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
02_cve2_register_file_ff.gpl1 max_slew_check_slack
--------------------------------------------------------------------------
-1.48135244846344

==========================================================================
02_cve2_register_file_ff.gpl1 max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
02_cve2_register_file_ff.gpl1 max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.5908

==========================================================================
02_cve2_register_file_ff.gpl1 max_fanout_check_slack
--------------------------------------------------------------------------
-88.0

==========================================================================
02_cve2_register_file_ff.gpl1 max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
02_cve2_register_file_ff.gpl1 max_fanout_check_slack_limit
--------------------------------------------------------------------------
-11.0000

==========================================================================
02_cve2_register_file_ff.gpl1 max_capacitance_check_slack
--------------------------------------------------------------------------
-0.19999998807907104

==========================================================================
02_cve2_register_file_ff.gpl1 max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
02_cve2_register_file_ff.gpl1 max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6667

==========================================================================
02_cve2_register_file_ff.gpl1 max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 161

==========================================================================
02_cve2_register_file_ff.gpl1 max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 50

==========================================================================
02_cve2_register_file_ff.gpl1 max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 67

==========================================================================
02_cve2_register_file_ff.gpl1 setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
02_cve2_register_file_ff.gpl1 hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
02_cve2_register_file_ff.gpl1 critical path delay
--------------------------------------------------------------------------
6.2092

==========================================================================
02_cve2_register_file_ff.gpl1 critical path slack
--------------------------------------------------------------------------
4.1908

==========================================================================
02_cve2_register_file_ff.gpl1 slack div critical path delay
--------------------------------------------------------------------------
67.493397

==========================================================================
02_cve2_register_file_ff.gpl1 report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.31e-03   2.86e-04   5.25e-07   6.60e-03  72.8%
Combinational          1.21e-03   1.25e-03   5.87e-07   2.46e-03  27.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.52e-03   1.54e-03   1.11e-06   9.06e-03 100.0%
                          83.0%      17.0%       0.0%

==========================================================================
02_cve2_register_file_ff.gpl1 report_design_area
--------------------------------------------------------------------------

==========================================================================
02_cve2_register_file_ff.gpl1 area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              168100.0 um2
Core Area:             158505.984 um2
Total Area:            92167.8912 um2
Total Active Area:     92167.8912 um2

Core Utilization:      0.5814789377289378
Std Cell Utilization:  0.5814789377289378

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           92167.891       92167.891       0.000           0.000           0.000           3815            3815            0               0               0               92167.891       92167.891       0.000           0.000           0.000           3815            3815            0               0               0               
