

Implementation tool: Xilinx Vivado v.2019.2
Project:             im_load
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Wed Oct 04 15:07:50 +0200 2023

#=== Post-Implementation Resource usage ===
SLICE:           58
LUT:            148
FF:             103
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.203
CP achieved post-implementation:    4.690
Timing met
