============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:06:07 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-129 ps) Late External Delay Assertion at pin write_addr_2[0]
          Group: C2O
     Startpoint: (R) ALUFF/q_reg[32]/CK
          Clock: (R) clk
       Endpoint: (F) write_addr_2[0]
          Clock: (R) clk

                     Capture       Launch     
        Path Delay:+     600            -     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
      Output Delay:-     100                  
       Uncertainty:-     200                  
     Required Time:=     300                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------
  ALUFF/q_reg[32]/CK -       -     R     (arrival)    218     -     0     -       0 
  ALUFF/q_reg[32]/Q  -       CK->Q F     DFFHQX4        1   3.4    38   232     232 
  ALUFF/g204/Y       -       A->Y  F     BUFX20         4 154.2   234   197     429 
  write_addr_2[0]    -       -     F     (port)         -     -     -     0     429 
#-----------------------------------------------------------------------------------

