// Seed: 1517293283
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wand id_6,
    output uwire id_7,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13
    , id_40,
    input wire id_14,
    input tri0 id_15,
    output supply0 id_16,
    input tri1 id_17,
    input supply0 id_18,
    input tri1 id_19,
    input tri1 id_20,
    input wand id_21,
    output uwire id_22,
    input supply1 id_23,
    input uwire id_24,
    input tri id_25,
    input wand id_26,
    output supply1 id_27,
    input wand id_28,
    output wire id_29,
    input uwire id_30,
    input tri1 id_31,
    output supply0 id_32,
    input supply1 id_33,
    input wire id_34,
    output supply1 id_35,
    input supply0 id_36,
    output wor id_37,
    input tri1 id_38
);
  logic id_41;
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1,
    output wand id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  buf primCall (id_2, id_0);
endmodule
