[2025-06-27 18:04:09,086] Running step: step_qonnx_to_finn [1/19]
[2025-06-27 18:04:09,157] Running step: step_tidy_up [2/19]
[2025-06-27 18:04:09,179] Running step: step_streamline [3/19]
[2025-06-27 18:04:09,759] /home/changhong/prj/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-06-27 18:04:09,759]   warnings.warn("Assuming 4D input is NCHW")
[2025-06-27 18:04:09,762] Running step: step_convert_to_hw [4/19]
[2025-06-27 18:04:09,776] Running step: step_create_dataflow_partition [5/19]
[2025-06-27 18:04:09,779] Running step: step_specialize_layers [6/19]
[2025-06-27 18:04:09,783] Running step: step_target_fps_parallelization [7/19]
[2025-06-27 18:04:09,784] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/set_folding.py:221: UserWarning: SetFolding doesn't know how to handle op_type StreamingMaxPool_hls
[2025-06-27 18:04:09,784]   warnings.warn("SetFolding doesn't know how to handle op_type " + op_type)
[2025-06-27 18:04:09,788] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_0 can be lower than
[2025-06-27 18:04:09,788]              actual latency!
[2025-06-27 18:04:09,788]   warnings.warn(
[2025-06-27 18:04:09,788] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_1 can be lower than
[2025-06-27 18:04:09,788]              actual latency!
[2025-06-27 18:04:09,788]   warnings.warn(
[2025-06-27 18:04:09,789] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node ConvolutionInputGenerator_rtl_0 is bottleneck with 1026 cycles, running second pass
[2025-06-27 18:04:09,789]   warnings.warn(
[2025-06-27 18:04:09,795] Running step: step_apply_folding_config [8/19]
[2025-06-27 18:04:09,795] Running step: step_minimize_bit_width [9/19]
[2025-06-27 18:04:09,797] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:494: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-06-27 18:04:09,797]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-06-27 18:04:09,807] Running step: step_generate_estimate_reports [10/19]
[2025-06-27 18:04:09,807] Running step: step_hw_codegen [11/19]
[2025-06-27 18:04:10,297] Running step: step_hw_ipgen [12/19]
[2025-06-27 18:05:13,912] Running step: step_set_fifo_depths [13/19]
[2025-06-27 18:05:13,929] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-06-27 18:05:13,929]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,930] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-06-27 18:05:13,930]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,930] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_0
[2025-06-27 18:05:13,930]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,930] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-06-27 18:05:13,930]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,930] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-06-27 18:05:13,930]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,931] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_1
[2025-06-27 18:05:13,931]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,932] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2025-06-27 18:05:13,932]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,932] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-06-27 18:05:13,932]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,933] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-06-27 18:05:13,933]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,933] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_rtl_0
[2025-06-27 18:05:13,933]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:05:13,998] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-06-27 18:05:13,998]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:05:14,000] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-06-27 18:05:14,000]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:05:14,006] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_1
[2025-06-27 18:05:14,007]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:05:14,009] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-06-27 18:05:14,009]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:05:14,011] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_0
[2025-06-27 18:05:14,012] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-06-27 18:05:14,012]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:05:14,012]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:06:05,116] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6827:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-27 18:06:05,117]  6827 | module dwc_axi #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:4101:8: ... Location of original declaration
[2025-06-27 18:06:05,117]  4101 | module dwc_axi #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~
[2025-06-27 18:06:05,117]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-06-27 18:06:05,117]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34131:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-27 18:06:05,117] 34131 | module dwc_axi #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:4101:8: ... Location of original declaration
[2025-06-27 18:06:05,117]  4101 | module dwc_axi #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:45278:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-27 18:06:05,117] 45278 | module dwc_axi #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:4101:8: ... Location of original declaration
[2025-06-27 18:06:05,117]  4101 | module dwc_axi #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:46084:8: Duplicate declaration of module: 'swg_controller'
[2025-06-27 18:06:05,117] 46084 | module swg_controller
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44644:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 44644 | module swg_controller
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:46199:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-06-27 18:06:05,117] 46199 | module swg_cyclic_buffer_addressable #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44759:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 44759 | module swg_cyclic_buffer_addressable #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:46226:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-06-27 18:06:05,117] 46226 | module swg_reg_buffer
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44786:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 44786 | module swg_reg_buffer
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:46255:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-06-27 18:06:05,117] 46255 | module swg_ram_buffer
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44815:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 44815 | module swg_ram_buffer
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:46488:8: Duplicate declaration of module: 'dwc'
[2025-06-27 18:06:05,117] 46488 | module dwc #(
[2025-06-27 18:06:05,117]       |        ^~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43973:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 43973 | module dwc #(
[2025-06-27 18:06:05,117]       |        ^~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48186:8: Duplicate declaration of module: 'dwc'
[2025-06-27 18:06:05,117] 48186 | module dwc #(
[2025-06-27 18:06:05,117]       |        ^~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43973:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 43973 | module dwc #(
[2025-06-27 18:06:05,117]       |        ^~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50989:8: Duplicate declaration of module: 'swg_controller'
[2025-06-27 18:06:05,117] 50989 | module swg_controller
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44644:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 44644 | module swg_controller
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51104:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-06-27 18:06:05,117] 51104 | module swg_cyclic_buffer_addressable #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44759:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 44759 | module swg_cyclic_buffer_addressable #(
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51131:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-06-27 18:06:05,117] 51131 | module swg_reg_buffer
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44786:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 44786 | module swg_reg_buffer
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51160:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-06-27 18:06:05,117] 51160 | module swg_ram_buffer
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44815:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 44815 | module swg_ram_buffer
[2025-06-27 18:06:05,117]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53954:8: Duplicate declaration of module: 'dwc'
[2025-06-27 18:06:05,117] 53954 | module dwc #(
[2025-06-27 18:06:05,117]       |        ^~~
[2025-06-27 18:06:05,117]                  /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43973:8: ... Location of original declaration
[2025-06-27 18:06:05,117] 43973 | module dwc #(
[2025-06-27 18:06:05,117]       |        ^~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2063:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:05,117]  2063 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2063:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:05,117]  2063 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2063:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:05,117]  2063 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2063:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:05,117]  2063 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2063:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:05,117]  2063 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2063:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:05,117]  2063 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2063:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:05,117]  2063 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2063:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:05,117]  2063 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2132:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:05,117]  2132 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2132:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:05,117]  2132 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2132:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:05,117]  2132 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2132:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:05,117]  2132 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2132:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:05,117]  2132 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2132:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:05,117]  2132 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2132:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:05,117]  2132 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2132:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:05,117]  2132 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2201:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:05,117]  2201 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2201:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:05,117]  2201 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2201:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:05,117]  2201 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2201:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:05,117]  2201 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2201:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:05,117]  2201 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2201:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:05,117]  2201 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2201:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:05,117]  2201 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2201:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:05,117]  2201 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:05,117]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,117] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2270:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:05,118]  2270 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2270:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:05,118]  2270 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2270:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:05,118]  2270 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2270:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:05,118]  2270 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2270:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:05,118]  2270 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2270:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:05,118]  2270 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2270:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:05,118]  2270 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2270:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:05,118]  2270 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2339:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:05,118]  2339 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2339:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:05,118]  2339 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2339:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:05,118]  2339 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2339:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:05,118]  2339 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2339:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:05,118]  2339 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2339:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:05,118]  2339 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2339:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:05,118]  2339 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2339:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:05,118]  2339 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:05,118]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2646:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2646 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2656:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2656 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2666:38: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2666 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
[2025-06-27 18:06:05,118]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2676:38: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2676 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
[2025-06-27 18:06:05,118]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2686:38: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2686 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
[2025-06-27 18:06:05,118]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2696:38: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2696 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
[2025-06-27 18:06:05,118]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2706:38: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2706 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
[2025-06-27 18:06:05,118]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2716:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2716 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2726:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2726 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2736:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2736 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2746:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2746 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2756:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2756 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2766:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2766 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2776:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2776 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:2786:37: Cell has missing pin: 'count'
[2025-06-27 18:06:05,118]  2786 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
[2025-06-27 18:06:05,118]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-TIMESCALEMOD: /home/changhong/prj/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-06-27 18:06:05,118]    32 | package swg;
[2025-06-27 18:06:05,118]       |         ^~~
[2025-06-27 18:06:05,118]                        /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:12:8: ... Location of module with timescale
[2025-06-27 18:06:05,118]    12 | module MVAU_hls_3_flow_control_loop_pipe_sequential_init(
[2025-06-27 18:06:05,118]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:38006:21: Operator VAR 'SIMD_UNEVEN' expects 1 bits on the Initial value, but Initial value's MODDIV generates 32 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:05,118] 38006 |  localparam bit     SIMD_UNEVEN = SIMD % 2
[2025-06-27 18:06:05,118]       |                     ^~~~~~~~~~~
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:38123:69: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'PUMPED_COMPUTE' generates 1 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:05,118] 38123 |   localparam int unsigned  DSP_SIMD = EFFECTIVE_SIMD/(PUMPED_COMPUTE+1);
[2025-06-27 18:06:05,118]       |                                                                     ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:38235:3: Operator GENCASE expects 144 bits on the Case expression, but Case expression's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-27 18:06:05,118]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:05,118] 38235 |   case(COMPUTE_CORE)
[2025-06-27 18:06:05,118]       |   ^~~~
[2025-06-27 18:06:05,118] %Warning-LITENDIAN: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51525:16: Little bit endian vector: left < right of bit range: [-1:0]
[2025-06-27 18:06:05,118]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,118] 51525 |  typedef logic [$clog2(DEPTH)-1:0]  addr_t;
[2025-06-27 18:06:05,118]       |                ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:54966:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 54966 | assign a  = $unsigned(in0);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:54967:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 54967 | assign b  = $signed(in1);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:54968:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 54968 | assign c  = $signed(in2);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:54971:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 54971 | assign p  = m_reg + c;
[2025-06-27 18:06:05,118]       |                   ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:54982:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 54982 | assign dout = p_reg;
[2025-06-27 18:06:05,118]       |             ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52548:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 52548 | assign a  = $signed(in0);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52549:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 52549 | assign b  = $signed(in1);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52550:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 52550 | assign c  = $signed(in2);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52553:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 52553 | assign p  = m_reg + c;
[2025-06-27 18:06:05,118]       |                   ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52564:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:05,118] 52564 | assign dout = p_reg;
[2025-06-27 18:06:05,118]       |             ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48094:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:05,118] 48094 | assign a  = $unsigned(in0);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48095:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:05,118] 48095 | assign b  = $signed(in1);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48096:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:05,118] 48096 | assign c  = $signed(in2);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48099:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:05,118] 48099 | assign p  = m_reg + c;
[2025-06-27 18:06:05,118]       |                   ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48110:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:05,118] 48110 | assign dout = p_reg;
[2025-06-27 18:06:05,118]       |             ^
[2025-06-27 18:06:05,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:45992:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:05,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,118] 45992 | assign a  = $unsigned(in0);
[2025-06-27 18:06:05,118]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:45993:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 45993 | assign b  = $signed(in1);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:45994:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 45994 | assign c  = $signed(in2);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:45997:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 45997 | assign p  = m_reg + c;
[2025-06-27 18:06:05,119]       |                   ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:46008:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 46008 | assign dout = p_reg;
[2025-06-27 18:06:05,119]       |             ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43066:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 43066 | assign a  = $unsigned(in0);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43067:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 43067 | assign b  = $signed(in1);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43068:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 43068 | assign c  = $signed(in2);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43071:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 43071 | assign p  = m_reg + c;
[2025-06-27 18:06:05,119]       |                   ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43082:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 43082 | assign dout = p_reg;
[2025-06-27 18:06:05,119]       |             ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:40581:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 40581 | assign a  = $signed(in0);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:40582:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 40582 | assign b  = $unsigned(in1);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:40583:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 40583 | assign c  = $signed(in2);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:40586:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 40586 | assign p  = m_reg + c;
[2025-06-27 18:06:05,119]       |                   ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:40597:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 40597 | assign dout = p_reg;
[2025-06-27 18:06:05,119]       |             ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14576:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 14576 | assign a  = $unsigned(in0);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14577:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 14577 | assign b  = $signed(in1);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14578:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 14578 | assign c  = $signed(in2);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14581:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 14581 | assign p  = m_reg + c;
[2025-06-27 18:06:05,119]       |                   ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14592:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:05,119] 14592 | assign dout = p_reg;
[2025-06-27 18:06:05,119]       |             ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14382:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:05,119] 14382 | assign a  = $signed(in0);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14383:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:05,119] 14383 | assign b  = $unsigned(in1);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14384:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:05,119] 14384 | assign c  = $signed(in2);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14387:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:05,119] 14387 | assign p  = m_reg + c;
[2025-06-27 18:06:05,119]       |                   ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14398:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:05,119] 14398 | assign dout = p_reg;
[2025-06-27 18:06:05,119]       |             ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:12715:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:05,119] 12715 | assign a  = $unsigned(in0);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:12716:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:05,119] 12716 | assign b  = $signed(in1);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:12717:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:05,119] 12717 | assign c  = $signed(in2);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:12720:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:05,119] 12720 | assign p  = m_reg + c;
[2025-06-27 18:06:05,119]       |                   ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:12731:13: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:05,119] 12731 | assign dout = p_reg;
[2025-06-27 18:06:05,119]       |             ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11768:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 11768 | assign a  = $unsigned(in0);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11769:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 11769 | assign b  = $signed(in1);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11770:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 11770 | assign c  = $signed(in2);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11773:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 11773 | assign p  = m_reg + c;
[2025-06-27 18:06:05,119]       |                   ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11784:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:05,119] 11784 | assign dout = p_reg;
[2025-06-27 18:06:05,119]       |             ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:3349:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,119]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:05,119]  3349 | assign a  = $signed(in0);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:3350:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:05,119]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:05,119]  3350 | assign b  = $signed(in1);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:3351:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:05,119]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:05,119]  3351 | assign c  = $signed(in2);
[2025-06-27 18:06:05,119]       |           ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:3354:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:05,119]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:05,119]  3354 | assign p  = m_reg + c;
[2025-06-27 18:06:05,119]       |                   ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:3365:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:05,119]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:05,119]  3365 | assign dout = p_reg;
[2025-06-27 18:06:05,119]       |             ^
[2025-06-27 18:06:05,119] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51532:10: Unsupported: Unpacked struct/union
[2025-06-27 18:06:05,119]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,119] 51532 |  typedef struct {
[2025-06-27 18:06:05,119]       |          ^~~~~~
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51555:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,119] 51555 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:05,119]       |                                    ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51555:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,119] 51555 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:05,119]       |                      ^
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51560:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,119] 51560 |        ptr_eff.val == DEPTH-2;
[2025-06-27 18:06:05,119]       |                    ^~
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51583:19: Operator PATMEMBER expects 10 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,119] 51583 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-27 18:06:05,119]       |                   ^~~
[2025-06-27 18:06:05,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52266:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-06-27 18:06:05,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.config_if
[2025-06-27 18:06:05,119] 52266 |     assign internal_rdata = ip_rdata;
[2025-06-27 18:06:05,119]       |                           ^
[2025-06-27 18:06:05,119] %Warning-LITENDIAN: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37416:8: Little bit endian vector: left < right of bit range: [1:5]
[2025-06-27 18:06:05,119]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37416 |  logic [1:5] L = '0;
[2025-06-27 18:06:05,120]       |        ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37467:18: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 4 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37467 |       dd[ofs+:3] = ww[pe];
[2025-06-27 18:06:05,120]       |                  ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37500:29: Operator SUB expects 30 bits on the LHS, but LHS's VARREF 'dd' generates 27 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37500 |      else if(en)  AD1 <= dd - aa;
[2025-06-27 18:06:05,120]       |                             ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37500:23: Operator ASSIGNDLY expects 27 bits on the Assign RHS, but Assign RHS's SUB generates 30 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37500 |      else if(en)  AD1 <= dd - aa;
[2025-06-27 18:06:05,120]       |                       ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37518:28: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'M2' generates 46 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37518 |      else if(en)  P3 <= M2 + (L[3]? 0 : P3);
[2025-06-27 18:06:05,120]       |                            ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37873:20: Operator SUB expects 16 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37873 |     Res5[3] <= up4 - hi4[2];
[2025-06-27 18:06:05,120]       |                    ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37874:59: Operator ADD expects 17 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37874 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-27 18:06:05,120]       |                                                           ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37874:87: Operator SUB expects 17 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37874 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-27 18:06:05,120]       |                                                                                       ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37874:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SUB generates 17 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37874 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-27 18:06:05,120]       |             ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37875:59: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37875 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-27 18:06:05,120]       |                                                           ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37875:87: Operator SUB expects 18 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37875 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-27 18:06:05,120]       |                                                                                       ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37875:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SUB generates 18 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37875 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-27 18:06:05,120]       |             ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37876:59: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37876 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-06-27 18:06:05,120]       |                                                           ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37876:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 18 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:05,120] 37876 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-06-27 18:06:05,120]       |             ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1568:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1568 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-06-27 18:06:05,120]       |                    ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1568:11: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1568 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-06-27 18:06:05,120]       |           ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1569:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1569 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-06-27 18:06:05,120]       |                          ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1569:52: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1569 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-06-27 18:06:05,120]       |                                                    ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1598:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1598 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2025-06-27 18:06:05,120]       |                       ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1598:13: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1598 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2025-06-27 18:06:05,120]       |             ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1599:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1599 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2025-06-27 18:06:05,120]       |                            ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1599:55: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1599 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2025-06-27 18:06:05,120]       |                                                       ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1633:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 8 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1633 |   assign irdy = !((WP-FP) >> AWIDTH);
[2025-06-27 18:06:05,120]       |                 ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1659:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 8 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1659 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2025-06-27 18:06:05,120]       |                ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1659:10: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1659 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2025-06-27 18:06:05,120]       |          ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1660:16: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
[2025-06-27 18:06:05,120]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:05,120]  1660 |       FP <= FP + last_rep;
[2025-06-27 18:06:05,120]       |                ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52272:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 40 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.config_if
[2025-06-27 18:06:05,120] 52272 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-27 18:06:05,120]       |                           ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52272:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 200 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.config_if
[2025-06-27 18:06:05,120] 52272 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-27 18:06:05,120]       |                           ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51555:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51555 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:05,120]       |                                    ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51555:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51555 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:05,120]       |                      ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51560:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51560 |        ptr_eff.val == DEPTH-2;
[2025-06-27 18:06:05,120]       |                    ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51583:19: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51583 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-27 18:06:05,120]       |                   ^~~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52272:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 1200 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-06-27 18:06:05,120] 52272 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-27 18:06:05,120]       |                           ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51555:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51555 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:05,120]       |                                    ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51555:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51555 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:05,120]       |                      ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51560:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51560 |        ptr_eff.val == DEPTH-2;
[2025-06-27 18:06:05,120]       |                    ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51583:19: Operator PATMEMBER expects 2 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51583 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-27 18:06:05,120]       |                   ^~~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51611:17: Bit extraction of array[0:0] requires 1 bit index, not 2 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51611 |     if(Wr1)  Mem[addr] <= Data1;
[2025-06-27 18:06:05,120]       |                 ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51612:17: Bit extraction of array[0:0] requires 1 bit index, not 2 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:05,120] 51612 |     Data2 <= Mem[addr];
[2025-06-27 18:06:05,120]       |                 ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52272:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 600 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-06-27 18:06:05,120] 52272 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-27 18:06:05,120]       |                           ^
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44846:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_w' generates 4 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-27 18:06:05,120] 44846 |             if (Addr_w == DEPTH-1)
[2025-06-27 18:06:05,120]       |                        ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44851:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_r' generates 4 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-27 18:06:05,120] 44851 |             if (Addr_r == DEPTH-1)
[2025-06-27 18:06:05,120]       |                        ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44846:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_w' generates 5 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-27 18:06:05,120] 44846 |             if (Addr_w == DEPTH-1)
[2025-06-27 18:06:05,120]       |                        ^~
[2025-06-27 18:06:05,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44851:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_r' generates 5 bits.
[2025-06-27 18:06:05,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-27 18:06:05,120] 44851 |             if (Addr_r == DEPTH-1)
[2025-06-27 18:06:05,120]       |                        ^~
[2025-06-27 18:06:05,120] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51365:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,120]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,120] 51365 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:05,120]       |  ^
[2025-06-27 18:06:05,120] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:51366:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,120]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,120] 51366 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:05,120]       |  ^
[2025-06-27 18:06:05,120] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50898:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121] 50898 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50899:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121] 50899 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14966:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121] 14966 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14967:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121] 14967 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14685:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121] 14685 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:14686:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121] 14686 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1434:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121]  1434 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1435:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121]  1435 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:54:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121]    54 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:55:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,121]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:05,121]    55 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:05,121]       |  ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44001:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:05,121] 44001 |    if(OBITS % IBITS) begin
[2025-06-27 18:06:05,121]       |    ^~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44011:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:05,121] 44011 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-27 18:06:05,121]       |                                ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44017:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:05,121] 44017 |     ACnt <= K-1;
[2025-06-27 18:06:05,121]       |          ^~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44022:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 5 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:05,121] 44022 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:05,121]       |                                                ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44022:48: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:05,121] 44022 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:05,121]       |                                                ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44011:32: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-27 18:06:05,121] 44011 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-27 18:06:05,121]       |                                ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44017:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-27 18:06:05,121] 44017 |     ACnt <= K-1;
[2025-06-27 18:06:05,121]       |          ^~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44022:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 7 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-27 18:06:05,121] 44022 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:05,121]       |                                                ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44022:48: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-27 18:06:05,121] 44022 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:05,121]       |                                                ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44045:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-27 18:06:05,121] 44045 |    if(IBITS % OBITS) begin
[2025-06-27 18:06:05,121]       |    ^~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44074:11: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-27 18:06:05,121] 44074 |      acnt = ivld? -K+1 : 1;
[2025-06-27 18:06:05,121]       |           ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44080:18: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-27 18:06:05,121] 44080 |     ACnt <= acnt + ainc;
[2025-06-27 18:06:05,121]       |                  ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44011:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-27 18:06:05,121] 44011 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-27 18:06:05,121]       |                                ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44017:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-27 18:06:05,121] 44017 |     ACnt <= K-1;
[2025-06-27 18:06:05,121]       |          ^~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44022:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-27 18:06:05,121] 44022 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:05,121]       |                                                ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44022:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-27 18:06:05,121] 44022 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:05,121]       |                                                ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34784:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core
[2025-06-27 18:06:05,121] 34784 |   .ip_addr(config_address),
[2025-06-27 18:06:05,121]       |    ^~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:38044:75: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:05,121] 38044 |    if (!(SIGNED_ACTIVATIONS == 1 && ACTIVATION_WIDTH == 9 && COMPUTE_CORE == "mvu_vvu_8sx9_dsp58")) begin
[2025-06-27 18:06:05,121]       |                                                                           ^~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:38049:20: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:05,121] 38049 |   if (COMPUTE_CORE == "mvu_vvu_8sx9_dsp58") begin
[2025-06-27 18:06:05,121]       |                    ^~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:38059:21: Operator NEQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:05,121] 38059 |    if (COMPUTE_CORE != "mvu_vvu_8sx9_dsp58" && COMPUTE_CORE != "mvu_vvu_lut") begin
[2025-06-27 18:06:05,121]       |                     ^~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:38091:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 's_axis_weights_tdata' generates 8 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:05,121] 38091 |  uwire  mvu_w_t  mvu_w = s_axis_weights_tdata;
[2025-06-27 18:06:05,121]       |                        ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34784:4: Output port connection 'ip_addr' expects 13 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-06-27 18:06:05,121] 34784 |   .ip_addr(config_address),
[2025-06-27 18:06:05,121]       |    ^~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34784:4: Output port connection 'ip_addr' expects 15 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-06-27 18:06:05,121] 34784 |   .ip_addr(config_address),
[2025-06-27 18:06:05,121]       |    ^~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34784:4: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-06-27 18:06:05,121] 34784 |   .ip_addr(config_address),
[2025-06-27 18:06:05,121]       |    ^~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34784:4: Output port connection 'ip_addr' expects 7 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-06-27 18:06:05,121] 34784 |   .ip_addr(config_address),
[2025-06-27 18:06:05,121]       |    ^~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44679:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44679 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-27 18:06:05,121]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44680:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44680 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-27 18:06:05,121]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44681:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44681 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-06-27 18:06:05,121]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44682:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44682 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-06-27 18:06:05,121]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44683:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44683 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:05,121]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44689:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44689 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-06-27 18:06:05,121]       |                                         ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44690:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44690 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-06-27 18:06:05,121]       |                                         ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44691:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44691 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-06-27 18:06:05,121]       |                                         ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44692:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44692 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-06-27 18:06:05,121]       |                                         ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44693:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44693 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-06-27 18:06:05,121]       |                                         ^
[2025-06-27 18:06:05,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44699:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:05,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,121] 44699 |     assign tail_incr =
[2025-06-27 18:06:05,121]       |                      ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44725:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44725 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44726:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44726 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44727:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44727 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44728:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44728 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44729:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44729 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44736:39: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44736 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                       ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44739:41: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44739 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                         ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44742:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44742 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                             ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44745:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44745 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44747:54: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44747 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                      ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44679:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44679 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44680:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44680 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44681:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44681 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44682:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44682 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44683:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44683 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44689:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44689 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-06-27 18:06:05,122]       |                                         ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44690:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44690 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-06-27 18:06:05,122]       |                                         ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44691:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44691 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-06-27 18:06:05,122]       |                                         ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44692:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44692 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-06-27 18:06:05,122]       |                                         ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44693:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44693 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-06-27 18:06:05,122]       |                                         ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44699:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44699 |     assign tail_incr =
[2025-06-27 18:06:05,122]       |                      ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44725:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44725 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44726:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44726 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44727:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44727 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44728:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44728 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44729:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44729 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44736:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44736 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                       ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44739:41: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44739 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                         ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44742:45: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44742 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                             ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44745:48: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44745 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44747:54: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44747 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                      ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44679:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44679 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44680:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44680 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44725:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44725 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44726:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44726 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:05,122]       |                               ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44745:48: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44745 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                ^~
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44747:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:05,122] 44747 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:05,122]       |                                                      ^~
[2025-06-27 18:06:05,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52961:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,122] 52961 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:05,122]       |  ^
[2025-06-27 18:06:05,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52962:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,122] 52962 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:05,122]       |  ^
[2025-06-27 18:06:05,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:52963:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,122] 52963 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,122]       |  ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53367:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,122] 53367 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:05,122]       |                             ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53391:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,122] 53391 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:05,122]       |                             ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53422:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,122] 53422 | assign buf_V_10_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,122]       |                          ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53426:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,122] 53426 | assign buf_V_11_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,122]       |                          ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53430:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,122] 53430 | assign buf_V_12_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,122]       |                          ^
[2025-06-27 18:06:05,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53434:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,122] 53434 | assign buf_V_13_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,122]       |                          ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53438:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53438 | assign buf_V_14_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                          ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53442:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53442 | assign buf_V_15_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                          ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53446:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53446 | assign buf_V_1_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53450:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53450 | assign buf_V_2_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53454:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53454 | assign buf_V_3_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53458:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53458 | assign buf_V_4_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53462:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53462 | assign buf_V_5_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53466:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53466 | assign buf_V_6_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53470:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53470 | assign buf_V_7_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53474:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53474 | assign buf_V_8_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53478:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53478 | assign buf_V_9_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53482:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53482 | assign buf_V_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:05,123]       |                       ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:53492:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 3 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:05,123] 53492 | assign outpix_cast_fu_329_p1 = ap_sig_allocacmp_outpix_1;
[2025-06-27 18:06:05,123]       |                              ^
[2025-06-27 18:06:05,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50602:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,123]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50602 | #0 ap_CS_fsm = 1'd1;
[2025-06-27 18:06:05,123]       |  ^
[2025-06-27 18:06:05,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50603:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,123]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50603 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,123]       |  ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50801:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50801 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,123]       |                       ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50816:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50816 | assign buf_V_1_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50820:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50820 | assign buf_V_2_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50824:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50824 | assign buf_V_3_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50828:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50828 | assign buf_V_4_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50832:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50832 | assign buf_V_5_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50836:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50836 | assign buf_V_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:05,123]       |                       ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50840:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 4 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:05,123] 50840 | assign i_cast_fu_146_p1 = ap_sig_allocacmp_i_1;
[2025-06-27 18:06:05,123]       |                         ^
[2025-06-27 18:06:05,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48883:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,123]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 48883 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:05,123]       |  ^
[2025-06-27 18:06:05,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48884:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,123]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 48884 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:05,123]       |  ^
[2025-06-27 18:06:05,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48885:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,123]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 48885 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-27 18:06:05,123]       |  ^
[2025-06-27 18:06:05,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48886:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,123]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 48886 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-27 18:06:05,123]       |  ^
[2025-06-27 18:06:05,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48887:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,123]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 48887 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-27 18:06:05,123]       |  ^
[2025-06-27 18:06:05,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48888:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,123]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 48888 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-27 18:06:05,123]       |  ^
[2025-06-27 18:06:05,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:48889:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,123]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 48889 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,123]       |  ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:49887:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 49887 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:05,123]       |                             ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:49911:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 49911 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:05,123]       |                             ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:49935:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 49935 |             ap_NS_iter2_fsm = 'bx;
[2025-06-27 18:06:05,123]       |                             ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:49959:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 49959 |             ap_NS_iter3_fsm = 'bx;
[2025-06-27 18:06:05,123]       |                             ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:49983:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 49983 |             ap_NS_iter4_fsm = 'bx;
[2025-06-27 18:06:05,123]       |                             ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50007:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50007 |             ap_NS_iter5_fsm = 'bx;
[2025-06-27 18:06:05,123]       |                             ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50098:48: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50098 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_420 = 'bx;
[2025-06-27 18:06:05,123]       |                                                ^~~
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50108:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1467_p00' generates 8 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50108 | assign grp_fu_1467_p0 = grp_fu_1467_p00;
[2025-06-27 18:06:05,123]       |                       ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50110:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_fu_783_p4' generates 4 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50110 | assign grp_fu_1467_p00 = r_V_1_fu_783_p4;
[2025-06-27 18:06:05,123]       |                        ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50112:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1476_p00' generates 8 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50112 | assign grp_fu_1476_p0 = grp_fu_1476_p00;
[2025-06-27 18:06:05,123]       |                       ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50114:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_fu_830_p4' generates 4 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50114 | assign grp_fu_1476_p00 = r_V_5_fu_830_p4;
[2025-06-27 18:06:05,123]       |                        ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50116:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1485_p00' generates 8 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50116 | assign grp_fu_1485_p0 = grp_fu_1485_p00;
[2025-06-27 18:06:05,123]       |                       ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50118:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_fu_877_p4' generates 4 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50118 | assign grp_fu_1485_p00 = r_V_9_fu_877_p4;
[2025-06-27 18:06:05,123]       |                        ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50120:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1494_p00' generates 8 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50120 | assign grp_fu_1494_p0 = grp_fu_1494_p00;
[2025-06-27 18:06:05,123]       |                       ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50122:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_1747' generates 4 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50122 | assign grp_fu_1494_p00 = r_V_3_reg_1747;
[2025-06-27 18:06:05,123]       |                        ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50124:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1503_p00' generates 8 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50124 | assign grp_fu_1503_p0 = grp_fu_1503_p00;
[2025-06-27 18:06:05,123]       |                       ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50126:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_reg_1752' generates 4 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50126 | assign grp_fu_1503_p00 = r_V_4_reg_1752;
[2025-06-27 18:06:05,123]       |                        ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50128:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1512_p00' generates 8 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50128 | assign grp_fu_1512_p0 = grp_fu_1512_p00;
[2025-06-27 18:06:05,123]       |                       ^
[2025-06-27 18:06:05,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50130:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_1772' generates 4 bits.
[2025-06-27 18:06:05,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,123] 50130 | assign grp_fu_1512_p00 = r_V_7_reg_1772;
[2025-06-27 18:06:05,124]       |                        ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50134:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1521_p00' generates 8 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50134 | assign grp_fu_1521_p0 = grp_fu_1521_p00;
[2025-06-27 18:06:05,124]       |                       ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50136:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_1777' generates 4 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50136 | assign grp_fu_1521_p00 = r_V_8_reg_1777;
[2025-06-27 18:06:05,124]       |                        ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50182:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_1630_pp0_iter3_reg' generates 32 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50182 | assign idxprom2_i_fu_985_p1 = nf_2_reg_1630_pp0_iter3_reg;
[2025-06-27 18:06:05,124]       |                             ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50190:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_1451_p2' generates 4 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50190 | assign out_V_TDATA = result_V_2_fu_1451_p2;
[2025-06-27 18:06:05,124]       |                    ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50192:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50192 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50194:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50194 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50196:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50196 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50198:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50198 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50200:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50200 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50202:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50202 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50204:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50204 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50206:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50206 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50208:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50208 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50210:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50210 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50212:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50212 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50214:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50214 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50216:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50216 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50218:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50218 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50220:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50220 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50234:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_2_fu_940_p00' generates 8 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50234 | assign ret_V_2_fu_940_p0 = ret_V_2_fu_940_p00;
[2025-06-27 18:06:05,124]       |                          ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50236:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_reg_1742_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50236 | assign ret_V_2_fu_940_p00 = r_V_2_reg_1742_pp0_iter2_reg;
[2025-06-27 18:06:05,124]       |                           ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50238:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_6_fu_956_p00' generates 8 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50238 | assign ret_V_6_fu_956_p0 = ret_V_6_fu_956_p00;
[2025-06-27 18:06:05,124]       |                          ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50240:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_reg_1767_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50240 | assign ret_V_6_fu_956_p00 = r_V_6_reg_1767_pp0_iter2_reg;
[2025-06-27 18:06:05,124]       |                           ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50242:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_924_p00' generates 8 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50242 | assign ret_V_fu_924_p0 = ret_V_fu_924_p00;
[2025-06-27 18:06:05,124]       |                        ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50244:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_1727_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50244 | assign ret_V_fu_924_p00 = r_V_reg_1727_pp0_iter2_reg;
[2025-06-27 18:06:05,124]       |                         ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50246:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50246 | assign sext_ln1039_10_fu_1233_p1 = $signed(p_ZL7threshs_10_q0);
[2025-06-27 18:06:05,124]       |                                  ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50248:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50248 | assign sext_ln1039_11_fu_1253_p1 = $signed(p_ZL7threshs_11_q0);
[2025-06-27 18:06:05,124]       |                                  ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50250:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50250 | assign sext_ln1039_12_fu_1273_p1 = $signed(p_ZL7threshs_12_q0);
[2025-06-27 18:06:05,124]       |                                  ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50252:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50252 | assign sext_ln1039_13_fu_1293_p1 = $signed(p_ZL7threshs_13_q0);
[2025-06-27 18:06:05,124]       |                                  ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50254:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50254 | assign sext_ln1039_1_fu_1053_p1 = $signed(p_ZL7threshs_1_q0);
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50256:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50256 | assign sext_ln1039_2_fu_1073_p1 = $signed(p_ZL7threshs_2_q0);
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50258:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50258 | assign sext_ln1039_3_fu_1093_p1 = $signed(p_ZL7threshs_3_q0);
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50260:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50260 | assign sext_ln1039_4_fu_1113_p1 = $signed(p_ZL7threshs_4_q0);
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50262:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50262 | assign sext_ln1039_5_fu_1133_p1 = $signed(p_ZL7threshs_5_q0);
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50264:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50264 | assign sext_ln1039_6_fu_1153_p1 = $signed(p_ZL7threshs_6_q0);
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50266:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50266 | assign sext_ln1039_7_fu_1173_p1 = $signed(p_ZL7threshs_7_q0);
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50268:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50268 | assign sext_ln1039_8_fu_1193_p1 = $signed(p_ZL7threshs_8_q0);
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50270:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50270 | assign sext_ln1039_9_fu_1213_p1 = $signed(p_ZL7threshs_9_q0);
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50272:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50272 | assign sext_ln1039_fu_1033_p1 = $signed(p_ZL7threshs_0_q0);
[2025-06-27 18:06:05,124]       |                               ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50274:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1521_p3' generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50274 | assign sext_ln840_3_fu_1003_p1 = grp_fu_1521_p3;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50276:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1503_p3' generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50276 | assign sext_ln840_5_fu_1011_p1 = grp_fu_1503_p3;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50278:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1494_p3' generates 10 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50278 | assign sext_ln840_7_fu_1014_p1 = grp_fu_1494_p3;
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50280:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50280 | assign sext_ln840_8_fu_1023_p1 = $signed(add_ln840_8_fu_1017_p2);
[2025-06-27 18:06:05,124]       |                                ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50316:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_14_q0' generates 9 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50316 | assign zext_ln1039_fu_1313_p1 = p_ZL7threshs_14_q0;
[2025-06-27 18:06:05,124]       |                               ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50318:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_1043_p2' generates 1 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50318 | assign zext_ln215_fu_1049_p1 = result_V_fu_1043_p2;
[2025-06-27 18:06:05,124]       |                              ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50320:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_1263_p2' generates 1 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50320 | assign zext_ln218_10_fu_1269_p1 = xor_ln1039_10_fu_1263_p2;
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50322:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_1283_p2' generates 1 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50322 | assign zext_ln218_11_fu_1289_p1 = xor_ln1039_11_fu_1283_p2;
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50324:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_1303_p2' generates 1 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,124] 50324 | assign zext_ln218_12_fu_1309_p1 = xor_ln1039_12_fu_1303_p2;
[2025-06-27 18:06:05,124]       |                                 ^
[2025-06-27 18:06:05,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50326:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1083_p2' generates 1 bits.
[2025-06-27 18:06:05,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50326 | assign zext_ln218_1_fu_1089_p1 = xor_ln1039_1_fu_1083_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50328:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_1103_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50328 | assign zext_ln218_2_fu_1109_p1 = xor_ln1039_2_fu_1103_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50330:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_1123_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50330 | assign zext_ln218_3_fu_1129_p1 = xor_ln1039_3_fu_1123_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50332:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_1143_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50332 | assign zext_ln218_4_fu_1149_p1 = xor_ln1039_4_fu_1143_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50334:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_1163_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50334 | assign zext_ln218_5_fu_1169_p1 = xor_ln1039_5_fu_1163_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50336:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_1183_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50336 | assign zext_ln218_6_fu_1189_p1 = xor_ln1039_6_fu_1183_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50338:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_1203_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50338 | assign zext_ln218_7_fu_1209_p1 = xor_ln1039_7_fu_1203_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50340:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_1223_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50340 | assign zext_ln218_8_fu_1229_p1 = xor_ln1039_8_fu_1223_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50342:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_1243_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50342 | assign zext_ln218_9_fu_1249_p1 = xor_ln1039_9_fu_1243_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50344:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_1063_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50344 | assign zext_ln218_fu_1069_p1 = xor_ln1039_fu_1063_p2;
[2025-06-27 18:06:05,125]       |                              ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50346:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1435_p2' generates 3 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50346 | assign zext_ln840_10_fu_1441_p1 = add_ln840_21_fu_1435_p2;
[2025-06-27 18:06:05,125]       |                                 ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50348:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_1339_p2' generates 2 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50348 | assign zext_ln840_1_fu_1345_p1 = add_ln840_11_fu_1339_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50350:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_1349_p2' generates 2 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50350 | assign zext_ln840_2_fu_1355_p1 = add_ln840_12_fu_1349_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50352:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_fu_1359_p2' generates 2 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50352 | assign zext_ln840_3_fu_1365_p1 = add_ln840_13_fu_1359_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50354:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_15_fu_1375_p2' generates 3 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50354 | assign zext_ln840_4_fu_1381_p1 = add_ln840_15_fu_1375_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50356:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_16_fu_1385_p2' generates 2 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50356 | assign zext_ln840_5_fu_1391_p1 = add_ln840_16_fu_1385_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50358:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1395_p2' generates 2 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50358 | assign zext_ln840_6_fu_1401_p1 = add_ln840_17_fu_1395_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50360:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_1405_p2' generates 3 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50360 | assign zext_ln840_7_fu_1411_p1 = add_ln840_18_fu_1405_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50362:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1415_p2' generates 2 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50362 | assign zext_ln840_8_fu_1421_p1 = add_ln840_19_fu_1415_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50364:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_fu_1425_p2' generates 2 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50364 | assign zext_ln840_9_fu_1431_p1 = add_ln840_20_fu_1425_p2;
[2025-06-27 18:06:05,125]       |                                ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:50366:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_1323_p2' generates 1 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,125] 50366 | assign zext_ln840_fu_1329_p1 = xor_ln1039_13_fu_1323_p2;
[2025-06-27 18:06:05,125]       |                              ^
[2025-06-27 18:06:05,125] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47086:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,125]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47086 | #0 ap_CS_fsm = 1'd1;
[2025-06-27 18:06:05,125]       |  ^
[2025-06-27 18:06:05,125] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47087:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,125]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47087 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,125]       |  ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47749:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47749 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,125]       |                       ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47766:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47766 | assign buf_V_10_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                          ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47770:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47770 | assign buf_V_11_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                          ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47774:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47774 | assign buf_V_12_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                          ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47778:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47778 | assign buf_V_13_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                          ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47782:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47782 | assign buf_V_14_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                          ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47786:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47786 | assign buf_V_15_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                          ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47790:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47790 | assign buf_V_1_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47794:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47794 | assign buf_V_2_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47798:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47798 | assign buf_V_3_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47802:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47802 | assign buf_V_4_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47806:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47806 | assign buf_V_5_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47810:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47810 | assign buf_V_6_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47814:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47814 | assign buf_V_7_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47818:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47818 | assign buf_V_8_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47822:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47822 | assign buf_V_9_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47826:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47826 | assign buf_V_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:05,125]       |                       ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:47932:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 3 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:05,125] 47932 | assign zext_ln156_cast_fu_554_p1 = zext_ln156;
[2025-06-27 18:06:05,125]       |                                  ^
[2025-06-27 18:06:05,125] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:38967:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,125]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,125] 38967 | #0 ap_CS_fsm = 1'd1;
[2025-06-27 18:06:05,125]       |  ^
[2025-06-27 18:06:05,125] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:38968:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,125]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,125] 38968 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,125]       |  ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:39290:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,125] 39290 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,125]       |                       ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:39307:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,125] 39307 | assign buf_V_1_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:39311:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,125] 39311 | assign buf_V_2_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:39315:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,125] 39315 | assign buf_V_3_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:39319:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,125] 39319 | assign buf_V_4_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:39323:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:05,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,125] 39323 | assign buf_V_5_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:05,125]       |                         ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:39327:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,126] 39327 | assign buf_V_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:39373:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 4 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:05,126] 39373 | assign zext_ln156_cast_fu_242_p1 = zext_ln156;
[2025-06-27 18:06:05,126]       |                                  ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:36909:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 36909 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:36910:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 36910 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:36911:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 36911 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37155:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 37155 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:05,126]       |                             ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37179:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 37179 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:05,126]       |                             ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37210:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 37210 | assign buf_V_1_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:05,126]       |                         ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37214:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 37214 | assign buf_V_2_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:05,126]       |                         ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37218:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 37218 | assign buf_V_3_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:05,126]       |                         ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37222:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 37222 | assign buf_V_4_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:05,126]       |                         ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37226:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 37226 | assign buf_V_5_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:05,126]       |                         ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37230:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 37230 | assign buf_V_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:37240:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 4 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:05,126] 37240 | assign outpix_cast_fu_167_p1 = ap_sig_allocacmp_outpix_1;
[2025-06-27 18:06:05,126]       |                              ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:28907:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 28907 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:28908:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 28908 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:28909:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 28909 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:28910:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 28910 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:28911:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 28911 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:28912:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 28912 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:28913:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,126]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 28913 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,126]       |  ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:32610:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 32610 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:05,126]       |                             ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:32634:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 32634 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:05,126]       |                             ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:32658:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 32658 |             ap_NS_iter2_fsm = 'bx;
[2025-06-27 18:06:05,126]       |                             ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:32682:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 32682 |             ap_NS_iter3_fsm = 'bx;
[2025-06-27 18:06:05,126]       |                             ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:32706:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 32706 |             ap_NS_iter4_fsm = 'bx;
[2025-06-27 18:06:05,126]       |                             ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:32730:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 32730 |             ap_NS_iter5_fsm = 'bx;
[2025-06-27 18:06:05,126]       |                             ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33041:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33041 | assign grp_fu_5884_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33043:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33043 | assign grp_fu_5892_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33045:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33045 | assign grp_fu_5900_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33047:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33047 | assign grp_fu_5908_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33049:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33049 | assign grp_fu_5916_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33051:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33051 | assign grp_fu_5924_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33053:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33053 | assign grp_fu_5932_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33055:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33055 | assign grp_fu_5940_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33057:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33057 | assign grp_fu_5948_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33059:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33059 | assign grp_fu_5956_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33061:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33061 | assign grp_fu_5964_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33063:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33063 | assign grp_fu_5972_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33065:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33065 | assign grp_fu_5980_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33067:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33067 | assign grp_fu_5988_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33069:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33069 | assign grp_fu_5996_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33071:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33071 | assign grp_fu_6004_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33073:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33073 | assign grp_fu_6012_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33075:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33075 | assign grp_fu_6020_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33077:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33077 | assign grp_fu_6028_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33079:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33079 | assign grp_fu_6036_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:05,126]       |                       ^
[2025-06-27 18:06:05,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33081:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:05,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,126] 33081 | assign grp_fu_6044_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33083:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33083 | assign grp_fu_6052_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33085:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33085 | assign grp_fu_6060_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33087:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33087 | assign grp_fu_6068_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33089:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33089 | assign grp_fu_6076_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33091:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33091 | assign grp_fu_6084_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33093:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33093 | assign grp_fu_6092_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33095:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33095 | assign grp_fu_6100_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33097:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33097 | assign grp_fu_6108_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33099:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33099 | assign grp_fu_6116_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33101:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33101 | assign grp_fu_6124_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33103:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33103 | assign grp_fu_6132_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33105:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33105 | assign grp_fu_6140_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33107:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33107 | assign grp_fu_6148_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33109:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33109 | assign grp_fu_6156_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33111:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33111 | assign grp_fu_6164_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33113:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33113 | assign grp_fu_6172_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33115:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33115 | assign grp_fu_6180_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33117:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33117 | assign grp_fu_6188_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33119:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33119 | assign grp_fu_6196_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33121:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33121 | assign grp_fu_6204_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33123:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33123 | assign grp_fu_6212_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33125:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33125 | assign grp_fu_6220_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33127:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33127 | assign grp_fu_6229_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33129:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33129 | assign grp_fu_6238_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33131:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33131 | assign grp_fu_6247_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33133:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33133 | assign grp_fu_6256_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33135:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33135 | assign grp_fu_6265_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33137:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33137 | assign grp_fu_6274_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33139:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33139 | assign grp_fu_6283_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33141:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33141 | assign grp_fu_6292_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33143:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33143 | assign grp_fu_6301_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33145:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33145 | assign grp_fu_6310_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33147:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33147 | assign grp_fu_6319_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33149:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33149 | assign grp_fu_6328_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33151:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33151 | assign grp_fu_6337_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33153:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33153 | assign grp_fu_6346_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33155:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33155 | assign grp_fu_6355_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33157:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33157 | assign grp_fu_6364_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33159:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33159 | assign grp_fu_6373_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33161:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33161 | assign grp_fu_6382_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33163:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33163 | assign grp_fu_6391_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33165:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33165 | assign grp_fu_6400_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33167:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33167 | assign grp_fu_6409_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33169:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33169 | assign grp_fu_6418_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33171:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33171 | assign grp_fu_6427_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33173:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33173 | assign grp_fu_6436_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33175:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33175 | assign grp_fu_6445_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33177:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,127] 33177 | assign grp_fu_6454_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:05,127]       |                       ^
[2025-06-27 18:06:05,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33179:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:05,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33179 | assign grp_fu_6463_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33181:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33181 | assign grp_fu_6472_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33183:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33183 | assign grp_fu_6481_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33185:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33185 | assign grp_fu_6490_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33187:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33187 | assign grp_fu_6499_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33189:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33189 | assign grp_fu_6508_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33191:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33191 | assign grp_fu_6517_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33193:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33193 | assign grp_fu_6526_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33195:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33195 | assign grp_fu_6535_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33197:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33197 | assign grp_fu_6544_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33199:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33199 | assign grp_fu_6553_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33201:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33201 | assign grp_fu_6562_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33203:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33203 | assign grp_fu_6571_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33205:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33205 | assign grp_fu_6580_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33207:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33207 | assign grp_fu_6589_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33209:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33209 | assign grp_fu_6598_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33211:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33211 | assign grp_fu_6607_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33213:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33213 | assign grp_fu_6616_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33215:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33215 | assign grp_fu_6625_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33217:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33217 | assign grp_fu_6634_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33219:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33219 | assign grp_fu_6643_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33221:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33221 | assign grp_fu_6652_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33223:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33223 | assign grp_fu_6661_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33225:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33225 | assign grp_fu_6670_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33227:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33227 | assign grp_fu_6679_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33229:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33229 | assign grp_fu_6688_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33231:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33231 | assign grp_fu_6697_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:05,128]       |                       ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33435:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33435 | assign ret_V_102_fu_3336_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33437:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33437 | assign ret_V_105_fu_3349_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33439:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33439 | assign ret_V_108_fu_3362_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33441:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33441 | assign ret_V_109_fu_3628_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33443:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33443 | assign ret_V_10_fu_3537_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:05,128]       |                            ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33445:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33445 | assign ret_V_110_fu_3641_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33447:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33447 | assign ret_V_114_fu_3375_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33449:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33449 | assign ret_V_117_fu_3388_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33451:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33451 | assign ret_V_120_fu_3401_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33453:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33453 | assign ret_V_123_fu_3414_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33455:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33455 | assign ret_V_127_fu_3427_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33457:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33457 | assign ret_V_130_fu_3440_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33459:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33459 | assign ret_V_133_fu_3453_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33461:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33461 | assign ret_V_134_fu_3654_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33463:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33463 | assign ret_V_135_fu_3667_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33465:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33465 | assign ret_V_139_fu_3466_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33467:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33467 | assign ret_V_142_fu_3479_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33469:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33469 | assign ret_V_145_fu_3492_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33471:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33471 | assign ret_V_148_fu_3505_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:05,128]       |                             ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33473:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33473 | assign ret_V_14_fu_3002_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:05,128]       |                            ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33475:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33475 | assign ret_V_17_fu_3018_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:05,128]       |                            ^
[2025-06-27 18:06:05,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33477:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:05,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,128] 33477 | assign ret_V_20_fu_3034_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:05,128]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33479:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33479 | assign ret_V_23_fu_3050_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33481:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33481 | assign ret_V_27_fu_3063_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33483:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33483 | assign ret_V_2_fu_2954_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:05,129]       |                           ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33485:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33485 | assign ret_V_30_fu_3076_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33487:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33487 | assign ret_V_33_fu_3089_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33489:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33489 | assign ret_V_34_fu_3550_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33491:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33491 | assign ret_V_35_fu_3563_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33493:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33493 | assign ret_V_39_fu_3102_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33495:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33495 | assign ret_V_42_fu_3115_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33497:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33497 | assign ret_V_45_fu_3128_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33499:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33499 | assign ret_V_48_fu_3141_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33501:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33501 | assign ret_V_52_fu_3154_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33503:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33503 | assign ret_V_55_fu_3167_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33505:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33505 | assign ret_V_58_fu_3180_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33507:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33507 | assign ret_V_59_fu_3576_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33509:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33509 | assign ret_V_5_fu_2970_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:05,129]       |                           ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33511:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33511 | assign ret_V_60_fu_3589_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33513:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33513 | assign ret_V_64_fu_3193_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33515:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33515 | assign ret_V_67_fu_3206_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33517:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33517 | assign ret_V_70_fu_3219_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33519:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33519 | assign ret_V_73_fu_3232_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33521:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33521 | assign ret_V_77_fu_3245_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33523:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33523 | assign ret_V_80_fu_3258_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33525:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33525 | assign ret_V_83_fu_3271_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33527:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33527 | assign ret_V_84_fu_3602_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33529:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33529 | assign ret_V_85_fu_3615_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33531:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33531 | assign ret_V_89_fu_3284_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33533:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33533 | assign ret_V_8_fu_2986_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:05,129]       |                           ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33535:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33535 | assign ret_V_92_fu_3297_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33537:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33537 | assign ret_V_95_fu_3310_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33539:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33539 | assign ret_V_98_fu_3323_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:05,129]       |                            ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33541:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33541 | assign ret_V_9_fu_3521_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:05,129]       |                           ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33543:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33543 | assign sext_ln1494_10_fu_3534_p1 = $signed(r_V_10_reg_6892_pp0_iter3_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33545:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33545 | assign sext_ln1494_11_fu_2780_p1 = $signed(r_V_11_reg_6897_pp0_iter1_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33547:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33547 | assign sext_ln1494_12_fu_2786_p1 = $signed(r_V_12_reg_6902_pp0_iter1_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33549:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33549 | assign sext_ln1494_13_fu_2633_p1 = $signed(r_V_13_reg_6907);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33551:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33551 | assign sext_ln1494_14_fu_2999_p1 = $signed(r_V_14_reg_6912_pp0_iter2_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33553:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33553 | assign sext_ln1494_15_fu_2792_p1 = $signed(r_V_15_reg_6917_pp0_iter1_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33555:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33555 | assign sext_ln1494_16_fu_2639_p1 = $signed(r_V_16_reg_6922);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33557:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33557 | assign sext_ln1494_17_fu_3015_p1 = $signed(r_V_17_reg_6927_pp0_iter2_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33559:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33559 | assign sext_ln1494_18_fu_2798_p1 = $signed(r_V_18_reg_6932_pp0_iter1_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33561:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33561 | assign sext_ln1494_19_fu_2645_p1 = $signed(r_V_19_reg_6937);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33563:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33563 | assign sext_ln1494_1_fu_2762_p1 = $signed(r_V_1_reg_6847_pp0_iter1_reg);
[2025-06-27 18:06:05,129]       |                                 ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33565:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33565 | assign sext_ln1494_20_fu_3031_p1 = $signed(r_V_20_reg_6942_pp0_iter2_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33567:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33567 | assign sext_ln1494_21_fu_2651_p1 = $signed(r_V_21_reg_6947);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33569:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33569 | assign sext_ln1494_22_fu_2804_p1 = $signed(r_V_22_reg_6952_pp0_iter1_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33571:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33571 | assign sext_ln1494_23_fu_3047_p1 = $signed(r_V_23_reg_6957_pp0_iter2_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33573:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33573 | assign sext_ln1494_24_fu_2810_p1 = $signed(r_V_24_reg_6962_pp0_iter1_reg);
[2025-06-27 18:06:05,129]       |                                  ^
[2025-06-27 18:06:05,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33575:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,129] 33575 | assign sext_ln1494_2_fu_2951_p1 = $signed(r_V_2_reg_6852_pp0_iter2_reg);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33577:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33577 | assign sext_ln1494_3_fu_2768_p1 = $signed(r_V_3_reg_6857_pp0_iter1_reg);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33579:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33579 | assign sext_ln1494_4_fu_2621_p1 = $signed(r_V_4_reg_6862);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33581:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33581 | assign sext_ln1494_5_fu_2967_p1 = $signed(r_V_5_reg_6867_pp0_iter2_reg);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33583:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33583 | assign sext_ln1494_6_fu_2774_p1 = $signed(r_V_6_reg_6872_pp0_iter1_reg);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33585:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33585 | assign sext_ln1494_7_fu_2627_p1 = $signed(r_V_7_reg_6877);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33587:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33587 | assign sext_ln1494_8_fu_2983_p1 = $signed(r_V_8_reg_6882_pp0_iter2_reg);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33589:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33589 | assign sext_ln1494_9_fu_3518_p1 = $signed(r_V_9_reg_6887_pp0_iter3_reg);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33591:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33591 | assign sext_ln1494_fu_2615_p1 = $signed(r_V_reg_6842);
[2025-06-27 18:06:05,130]       |                               ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33593:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6238_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33593 | assign sext_ln840_10_fu_3731_p1 = grp_fu_6238_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33595:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6247_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33595 | assign sext_ln840_11_fu_3734_p1 = grp_fu_6247_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33597:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6292_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33597 | assign sext_ln840_12_fu_3737_p1 = grp_fu_6292_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33599:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33599 | assign sext_ln840_13_fu_3752_p1 = $signed(add_ln840_21_fu_3746_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33601:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6364_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33601 | assign sext_ln840_15_fu_3768_p1 = grp_fu_6364_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33603:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6355_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33603 | assign sext_ln840_16_fu_3771_p1 = grp_fu_6355_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33605:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33605 | assign sext_ln840_17_fu_3780_p1 = $signed(add_ln840_28_fu_3774_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33607:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6337_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33607 | assign sext_ln840_18_fu_3784_p1 = grp_fu_6337_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33609:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6346_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33609 | assign sext_ln840_19_fu_3787_p1 = grp_fu_6346_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33611:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6283_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33611 | assign sext_ln840_1_fu_3677_p1 = grp_fu_6283_p3;
[2025-06-27 18:06:05,130]       |                                ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33613:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33613 | assign sext_ln840_20_fu_3796_p1 = $signed(add_ln840_33_fu_3790_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33615:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6301_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33615 | assign sext_ln840_21_fu_3806_p1 = grp_fu_6301_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33617:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6310_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33617 | assign sext_ln840_22_fu_3809_p1 = grp_fu_6310_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33619:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33619 | assign sext_ln840_23_fu_3818_p1 = $signed(add_ln840_39_fu_3812_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33621:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6319_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33621 | assign sext_ln840_24_fu_3822_p1 = grp_fu_6319_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33623:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6328_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33623 | assign sext_ln840_25_fu_3825_p1 = grp_fu_6328_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33625:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6373_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33625 | assign sext_ln840_26_fu_3828_p1 = grp_fu_6373_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33627:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33627 | assign sext_ln840_27_fu_3843_p1 = $signed(add_ln840_45_fu_3837_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33629:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6445_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33629 | assign sext_ln840_29_fu_3859_p1 = grp_fu_6445_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33631:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6274_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33631 | assign sext_ln840_2_fu_3680_p1 = grp_fu_6274_p3;
[2025-06-27 18:06:05,130]       |                                ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33633:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6436_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33633 | assign sext_ln840_30_fu_3862_p1 = grp_fu_6436_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33635:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33635 | assign sext_ln840_31_fu_3871_p1 = $signed(add_ln840_52_fu_3865_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33637:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6418_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33637 | assign sext_ln840_32_fu_3875_p1 = grp_fu_6418_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33639:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6427_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33639 | assign sext_ln840_33_fu_3878_p1 = grp_fu_6427_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33641:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33641 | assign sext_ln840_34_fu_3887_p1 = $signed(add_ln840_57_fu_3881_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33643:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6382_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33643 | assign sext_ln840_35_fu_3897_p1 = grp_fu_6382_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33645:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6391_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33645 | assign sext_ln840_36_fu_3900_p1 = grp_fu_6391_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33647:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33647 | assign sext_ln840_37_fu_3909_p1 = $signed(add_ln840_63_fu_3903_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33649:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6400_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33649 | assign sext_ln840_38_fu_3913_p1 = grp_fu_6400_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33651:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6409_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33651 | assign sext_ln840_39_fu_3916_p1 = grp_fu_6409_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33653:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33653 | assign sext_ln840_3_fu_3689_p1 = $signed(add_ln840_4_fu_3683_p2);
[2025-06-27 18:06:05,130]       |                                ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33655:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6454_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33655 | assign sext_ln840_40_fu_3919_p1 = grp_fu_6454_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33657:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33657 | assign sext_ln840_41_fu_3934_p1 = $signed(add_ln840_69_fu_3928_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33659:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6526_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33659 | assign sext_ln840_43_fu_3950_p1 = grp_fu_6526_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33661:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6517_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33661 | assign sext_ln840_44_fu_3953_p1 = grp_fu_6517_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33663:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33663 | assign sext_ln840_45_fu_3962_p1 = $signed(add_ln840_76_fu_3956_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33665:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6499_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33665 | assign sext_ln840_46_fu_3966_p1 = grp_fu_6499_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33667:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6508_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33667 | assign sext_ln840_47_fu_3969_p1 = grp_fu_6508_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33669:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33669 | assign sext_ln840_48_fu_3978_p1 = $signed(add_ln840_81_fu_3972_p2);
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33671:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6463_p3' generates 13 bits.
[2025-06-27 18:06:05,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,130] 33671 | assign sext_ln840_49_fu_3988_p1 = grp_fu_6463_p3;
[2025-06-27 18:06:05,130]       |                                 ^
[2025-06-27 18:06:05,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33673:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6256_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33673 | assign sext_ln840_4_fu_3693_p1 = grp_fu_6256_p3;
[2025-06-27 18:06:05,131]       |                                ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33675:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6472_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33675 | assign sext_ln840_50_fu_3991_p1 = grp_fu_6472_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33677:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33677 | assign sext_ln840_51_fu_4000_p1 = $signed(add_ln840_87_fu_3994_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33679:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6481_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33679 | assign sext_ln840_52_fu_4004_p1 = grp_fu_6481_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33681:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6490_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33681 | assign sext_ln840_53_fu_4007_p1 = grp_fu_6490_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33683:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6535_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33683 | assign sext_ln840_54_fu_4010_p1 = grp_fu_6535_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33685:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33685 | assign sext_ln840_55_fu_4025_p1 = $signed(add_ln840_93_fu_4019_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33687:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6607_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33687 | assign sext_ln840_57_fu_4041_p1 = grp_fu_6607_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33689:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6598_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33689 | assign sext_ln840_58_fu_4044_p1 = grp_fu_6598_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33691:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33691 | assign sext_ln840_59_fu_4053_p1 = $signed(add_ln840_100_fu_4047_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33693:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6265_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33693 | assign sext_ln840_5_fu_3696_p1 = grp_fu_6265_p3;
[2025-06-27 18:06:05,131]       |                                ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33695:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6580_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33695 | assign sext_ln840_60_fu_4057_p1 = grp_fu_6580_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33697:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6589_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33697 | assign sext_ln840_61_fu_4060_p1 = grp_fu_6589_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33699:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33699 | assign sext_ln840_62_fu_4069_p1 = $signed(add_ln840_105_fu_4063_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33701:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6544_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33701 | assign sext_ln840_63_fu_4079_p1 = grp_fu_6544_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33703:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6553_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33703 | assign sext_ln840_64_fu_4082_p1 = grp_fu_6553_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33705:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33705 | assign sext_ln840_65_fu_4091_p1 = $signed(add_ln840_111_fu_4085_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33707:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6562_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33707 | assign sext_ln840_66_fu_4095_p1 = grp_fu_6562_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33709:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6571_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33709 | assign sext_ln840_67_fu_4098_p1 = grp_fu_6571_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33711:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6616_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33711 | assign sext_ln840_68_fu_4101_p1 = grp_fu_6616_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33713:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33713 | assign sext_ln840_69_fu_4116_p1 = $signed(add_ln840_117_fu_4110_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33715:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33715 | assign sext_ln840_6_fu_3705_p1 = $signed(add_ln840_9_fu_3699_p2);
[2025-06-27 18:06:05,131]       |                                ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33717:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6688_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33717 | assign sext_ln840_71_fu_4132_p1 = grp_fu_6688_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33719:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6679_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33719 | assign sext_ln840_72_fu_4135_p1 = grp_fu_6679_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33721:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33721 | assign sext_ln840_73_fu_4144_p1 = $signed(add_ln840_124_fu_4138_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33723:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6661_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33723 | assign sext_ln840_74_fu_4148_p1 = grp_fu_6661_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33725:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6670_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33725 | assign sext_ln840_75_fu_4151_p1 = grp_fu_6670_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33727:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33727 | assign sext_ln840_76_fu_4160_p1 = $signed(add_ln840_129_fu_4154_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33729:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6625_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33729 | assign sext_ln840_77_fu_4170_p1 = grp_fu_6625_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33731:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6634_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33731 | assign sext_ln840_78_fu_4173_p1 = grp_fu_6634_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33733:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33733 | assign sext_ln840_79_fu_4182_p1 = $signed(add_ln840_135_fu_4176_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33735:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6220_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33735 | assign sext_ln840_7_fu_3715_p1 = grp_fu_6220_p3;
[2025-06-27 18:06:05,131]       |                                ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33737:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6643_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33737 | assign sext_ln840_80_fu_4186_p1 = grp_fu_6643_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33739:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6652_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33739 | assign sext_ln840_81_fu_4189_p1 = grp_fu_6652_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33741:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6697_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33741 | assign sext_ln840_82_fu_4192_p1 = grp_fu_6697_p3;
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33743:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33743 | assign sext_ln840_83_fu_4207_p1 = $signed(add_ln840_141_fu_4201_p2);
[2025-06-27 18:06:05,131]       |                                 ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33745:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6229_p3' generates 13 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33745 | assign sext_ln840_8_fu_3718_p1 = grp_fu_6229_p3;
[2025-06-27 18:06:05,131]       |                                ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33747:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33747 | assign sext_ln840_9_fu_3727_p1 = $signed(add_ln840_15_fu_3721_p2);
[2025-06-27 18:06:05,131]       |                                ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33749:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_10_fu_4333_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33749 | assign zext_ln1039_10_fu_4339_p1 = icmp_ln1039_10_fu_4333_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33751:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_11_fu_4343_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33751 | assign zext_ln1039_11_fu_4349_p1 = icmp_ln1039_11_fu_4343_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33753:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_12_fu_4353_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33753 | assign zext_ln1039_12_fu_4359_p1 = icmp_ln1039_12_fu_4353_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33755:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_15_fu_4507_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33755 | assign zext_ln1039_13_fu_4513_p1 = icmp_ln1039_15_fu_4507_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33757:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_16_fu_4517_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33757 | assign zext_ln1039_14_fu_4523_p1 = icmp_ln1039_16_fu_4517_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33759:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_17_fu_4527_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33759 | assign zext_ln1039_15_fu_4533_p1 = icmp_ln1039_17_fu_4527_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33761:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_18_fu_4537_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33761 | assign zext_ln1039_16_fu_4543_p1 = icmp_ln1039_18_fu_4537_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33763:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_19_fu_4547_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33763 | assign zext_ln1039_17_fu_4553_p1 = icmp_ln1039_19_fu_4547_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33765:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_20_fu_4557_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33765 | assign zext_ln1039_18_fu_4563_p1 = icmp_ln1039_20_fu_4557_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33767:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_21_fu_4567_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33767 | assign zext_ln1039_19_fu_4573_p1 = icmp_ln1039_21_fu_4567_p2;
[2025-06-27 18:06:05,131]       |                                  ^
[2025-06-27 18:06:05,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33769:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_1_fu_4243_p2' generates 1 bits.
[2025-06-27 18:06:05,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,131] 33769 | assign zext_ln1039_1_fu_4249_p1 = icmp_ln1039_1_fu_4243_p2;
[2025-06-27 18:06:05,132]       |                                 ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33771:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_22_fu_4577_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33771 | assign zext_ln1039_20_fu_4583_p1 = icmp_ln1039_22_fu_4577_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33773:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_23_fu_4587_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33773 | assign zext_ln1039_21_fu_4593_p1 = icmp_ln1039_23_fu_4587_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33775:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_24_fu_4597_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33775 | assign zext_ln1039_22_fu_4603_p1 = icmp_ln1039_24_fu_4597_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33777:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_25_fu_4607_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33777 | assign zext_ln1039_23_fu_4613_p1 = icmp_ln1039_25_fu_4607_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33779:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_26_fu_4617_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33779 | assign zext_ln1039_24_fu_4623_p1 = icmp_ln1039_26_fu_4617_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33781:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_27_fu_4627_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33781 | assign zext_ln1039_25_fu_4633_p1 = icmp_ln1039_27_fu_4627_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33783:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_30_fu_4781_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33783 | assign zext_ln1039_26_fu_4787_p1 = icmp_ln1039_30_fu_4781_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33785:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_31_fu_4791_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33785 | assign zext_ln1039_27_fu_4797_p1 = icmp_ln1039_31_fu_4791_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33787:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_32_fu_4801_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33787 | assign zext_ln1039_28_fu_4807_p1 = icmp_ln1039_32_fu_4801_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33789:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_33_fu_4811_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33789 | assign zext_ln1039_29_fu_4817_p1 = icmp_ln1039_33_fu_4811_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33791:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_2_fu_4253_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33791 | assign zext_ln1039_2_fu_4259_p1 = icmp_ln1039_2_fu_4253_p2;
[2025-06-27 18:06:05,132]       |                                 ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33793:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_34_fu_4821_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33793 | assign zext_ln1039_30_fu_4827_p1 = icmp_ln1039_34_fu_4821_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33795:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_35_fu_4831_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33795 | assign zext_ln1039_31_fu_4837_p1 = icmp_ln1039_35_fu_4831_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33797:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_36_fu_4841_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33797 | assign zext_ln1039_32_fu_4847_p1 = icmp_ln1039_36_fu_4841_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33799:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_37_fu_4851_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33799 | assign zext_ln1039_33_fu_4857_p1 = icmp_ln1039_37_fu_4851_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33801:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_38_fu_4861_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33801 | assign zext_ln1039_34_fu_4867_p1 = icmp_ln1039_38_fu_4861_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33803:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_39_fu_4871_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33803 | assign zext_ln1039_35_fu_4877_p1 = icmp_ln1039_39_fu_4871_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33805:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_40_fu_4881_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33805 | assign zext_ln1039_36_fu_4887_p1 = icmp_ln1039_40_fu_4881_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33807:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_41_fu_4891_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33807 | assign zext_ln1039_37_fu_4897_p1 = icmp_ln1039_41_fu_4891_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33809:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_42_fu_4901_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33809 | assign zext_ln1039_38_fu_4907_p1 = icmp_ln1039_42_fu_4901_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33811:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_45_fu_5055_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33811 | assign zext_ln1039_39_fu_5061_p1 = icmp_ln1039_45_fu_5055_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33813:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_3_fu_4263_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33813 | assign zext_ln1039_3_fu_4269_p1 = icmp_ln1039_3_fu_4263_p2;
[2025-06-27 18:06:05,132]       |                                 ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33815:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_46_fu_5065_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33815 | assign zext_ln1039_40_fu_5071_p1 = icmp_ln1039_46_fu_5065_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33817:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_47_fu_5075_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33817 | assign zext_ln1039_41_fu_5081_p1 = icmp_ln1039_47_fu_5075_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33819:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_48_fu_5085_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33819 | assign zext_ln1039_42_fu_5091_p1 = icmp_ln1039_48_fu_5085_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33821:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_49_fu_5095_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33821 | assign zext_ln1039_43_fu_5101_p1 = icmp_ln1039_49_fu_5095_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33823:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_50_fu_5105_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33823 | assign zext_ln1039_44_fu_5111_p1 = icmp_ln1039_50_fu_5105_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33825:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_51_fu_5115_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33825 | assign zext_ln1039_45_fu_5121_p1 = icmp_ln1039_51_fu_5115_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33827:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_52_fu_5125_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33827 | assign zext_ln1039_46_fu_5131_p1 = icmp_ln1039_52_fu_5125_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33829:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_53_fu_5135_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33829 | assign zext_ln1039_47_fu_5141_p1 = icmp_ln1039_53_fu_5135_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33831:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_54_fu_5145_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33831 | assign zext_ln1039_48_fu_5151_p1 = icmp_ln1039_54_fu_5145_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33833:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_55_fu_5155_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33833 | assign zext_ln1039_49_fu_5161_p1 = icmp_ln1039_55_fu_5155_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33835:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_4_fu_4273_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33835 | assign zext_ln1039_4_fu_4279_p1 = icmp_ln1039_4_fu_4273_p2;
[2025-06-27 18:06:05,132]       |                                 ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33837:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_56_fu_5165_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33837 | assign zext_ln1039_50_fu_5171_p1 = icmp_ln1039_56_fu_5165_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33839:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_57_fu_5175_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33839 | assign zext_ln1039_51_fu_5181_p1 = icmp_ln1039_57_fu_5175_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33841:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_60_fu_5329_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33841 | assign zext_ln1039_52_fu_5335_p1 = icmp_ln1039_60_fu_5329_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33843:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_61_fu_5339_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33843 | assign zext_ln1039_53_fu_5345_p1 = icmp_ln1039_61_fu_5339_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33845:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_62_fu_5349_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33845 | assign zext_ln1039_54_fu_5355_p1 = icmp_ln1039_62_fu_5349_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33847:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_63_fu_5359_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33847 | assign zext_ln1039_55_fu_5365_p1 = icmp_ln1039_63_fu_5359_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33849:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_64_fu_5369_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33849 | assign zext_ln1039_56_fu_5375_p1 = icmp_ln1039_64_fu_5369_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33851:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_65_fu_5379_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33851 | assign zext_ln1039_57_fu_5385_p1 = icmp_ln1039_65_fu_5379_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33853:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_66_fu_5389_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33853 | assign zext_ln1039_58_fu_5395_p1 = icmp_ln1039_66_fu_5389_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33855:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_67_fu_5399_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33855 | assign zext_ln1039_59_fu_5405_p1 = icmp_ln1039_67_fu_5399_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33857:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_5_fu_4283_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33857 | assign zext_ln1039_5_fu_4289_p1 = icmp_ln1039_5_fu_4283_p2;
[2025-06-27 18:06:05,132]       |                                 ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33859:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_68_fu_5409_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33859 | assign zext_ln1039_60_fu_5415_p1 = icmp_ln1039_68_fu_5409_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33861:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_69_fu_5419_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33861 | assign zext_ln1039_61_fu_5425_p1 = icmp_ln1039_69_fu_5419_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33863:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_70_fu_5429_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33863 | assign zext_ln1039_62_fu_5435_p1 = icmp_ln1039_70_fu_5429_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33865:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_71_fu_5439_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,132] 33865 | assign zext_ln1039_63_fu_5445_p1 = icmp_ln1039_71_fu_5439_p2;
[2025-06-27 18:06:05,132]       |                                  ^
[2025-06-27 18:06:05,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33867:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_72_fu_5449_p2' generates 1 bits.
[2025-06-27 18:06:05,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33867 | assign zext_ln1039_64_fu_5455_p1 = icmp_ln1039_72_fu_5449_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33869:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_75_fu_5603_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33869 | assign zext_ln1039_65_fu_5609_p1 = icmp_ln1039_75_fu_5603_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33871:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_76_fu_5613_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33871 | assign zext_ln1039_66_fu_5619_p1 = icmp_ln1039_76_fu_5613_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33873:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_77_fu_5623_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33873 | assign zext_ln1039_67_fu_5629_p1 = icmp_ln1039_77_fu_5623_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33875:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_78_fu_5633_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33875 | assign zext_ln1039_68_fu_5639_p1 = icmp_ln1039_78_fu_5633_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33877:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_79_fu_5643_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33877 | assign zext_ln1039_69_fu_5649_p1 = icmp_ln1039_79_fu_5643_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33879:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_6_fu_4293_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33879 | assign zext_ln1039_6_fu_4299_p1 = icmp_ln1039_6_fu_4293_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33881:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_80_fu_5653_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33881 | assign zext_ln1039_70_fu_5659_p1 = icmp_ln1039_80_fu_5653_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33883:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_81_fu_5663_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33883 | assign zext_ln1039_71_fu_5669_p1 = icmp_ln1039_81_fu_5663_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33885:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_82_fu_5673_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33885 | assign zext_ln1039_72_fu_5679_p1 = icmp_ln1039_82_fu_5673_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33887:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_83_fu_5683_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33887 | assign zext_ln1039_73_fu_5689_p1 = icmp_ln1039_83_fu_5683_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33889:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_84_fu_5693_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33889 | assign zext_ln1039_74_fu_5699_p1 = icmp_ln1039_84_fu_5693_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33891:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_85_fu_5703_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33891 | assign zext_ln1039_75_fu_5709_p1 = icmp_ln1039_85_fu_5703_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33893:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_86_fu_5713_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33893 | assign zext_ln1039_76_fu_5719_p1 = icmp_ln1039_86_fu_5713_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33895:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_87_fu_5723_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33895 | assign zext_ln1039_77_fu_5729_p1 = icmp_ln1039_87_fu_5723_p2;
[2025-06-27 18:06:05,133]       |                                  ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33897:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_7_fu_4303_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33897 | assign zext_ln1039_7_fu_4309_p1 = icmp_ln1039_7_fu_4303_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33899:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_8_fu_4313_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33899 | assign zext_ln1039_8_fu_4319_p1 = icmp_ln1039_8_fu_4313_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33901:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_9_fu_4323_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33901 | assign zext_ln1039_9_fu_4329_p1 = icmp_ln1039_9_fu_4323_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33903:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_fu_4233_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33903 | assign zext_ln1039_fu_4239_p1 = icmp_ln1039_fu_4233_p2;
[2025-06-27 18:06:05,133]       |                               ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33905:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_4497_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33905 | assign zext_ln215_1_fu_4503_p1 = result_V_2_fu_4497_p2;
[2025-06-27 18:06:05,133]       |                                ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33907:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_4771_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33907 | assign zext_ln215_2_fu_4777_p1 = result_V_4_fu_4771_p2;
[2025-06-27 18:06:05,133]       |                                ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33909:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_5045_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33909 | assign zext_ln215_3_fu_5051_p1 = result_V_6_fu_5045_p2;
[2025-06-27 18:06:05,133]       |                                ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33911:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_5319_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33911 | assign zext_ln215_4_fu_5325_p1 = result_V_8_fu_5319_p2;
[2025-06-27 18:06:05,133]       |                                ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33913:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_5593_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33913 | assign zext_ln215_5_fu_5599_p1 = result_V_10_fu_5593_p2;
[2025-06-27 18:06:05,133]       |                                ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33915:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_4223_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33915 | assign zext_ln215_fu_4229_p1 = result_V_fu_4223_p2;
[2025-06-27 18:06:05,133]       |                              ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33917:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_fu_4475_p2' generates 3 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33917 | assign zext_ln840_10_fu_4481_p1 = add_ln840_155_fu_4475_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33919:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_28_fu_4637_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33919 | assign zext_ln840_11_fu_4643_p1 = icmp_ln1039_28_fu_4637_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33921:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_fu_4653_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33921 | assign zext_ln840_12_fu_4659_p1 = add_ln840_159_fu_4653_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33923:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_fu_4663_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33923 | assign zext_ln840_13_fu_4669_p1 = add_ln840_160_fu_4663_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33925:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_fu_4673_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33925 | assign zext_ln840_14_fu_4679_p1 = add_ln840_161_fu_4673_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33927:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_163_fu_4689_p2' generates 3 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33927 | assign zext_ln840_15_fu_4695_p1 = add_ln840_163_fu_4689_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33929:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_fu_4699_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33929 | assign zext_ln840_16_fu_4705_p1 = add_ln840_164_fu_4699_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33931:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_fu_4709_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33931 | assign zext_ln840_17_fu_4715_p1 = add_ln840_165_fu_4709_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33933:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_fu_4719_p2' generates 3 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33933 | assign zext_ln840_18_fu_4725_p1 = add_ln840_166_fu_4719_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33935:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_167_fu_4729_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33935 | assign zext_ln840_19_fu_4735_p1 = add_ln840_167_fu_4729_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33937:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_145_fu_4379_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33937 | assign zext_ln840_1_fu_4385_p1 = add_ln840_145_fu_4379_p2;
[2025-06-27 18:06:05,133]       |                                ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33939:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_4739_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33939 | assign zext_ln840_20_fu_4745_p1 = add_ln840_168_fu_4739_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33941:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_fu_4749_p2' generates 3 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33941 | assign zext_ln840_21_fu_4755_p1 = add_ln840_169_fu_4749_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33943:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_43_fu_4911_p2' generates 1 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33943 | assign zext_ln840_22_fu_4917_p1 = icmp_ln1039_43_fu_4911_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33945:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_173_fu_4927_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33945 | assign zext_ln840_23_fu_4933_p1 = add_ln840_173_fu_4927_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33947:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_fu_4937_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33947 | assign zext_ln840_24_fu_4943_p1 = add_ln840_174_fu_4937_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33949:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_175_fu_4947_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33949 | assign zext_ln840_25_fu_4953_p1 = add_ln840_175_fu_4947_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33951:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_fu_4963_p2' generates 3 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33951 | assign zext_ln840_26_fu_4969_p1 = add_ln840_177_fu_4963_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33953:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_fu_4973_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33953 | assign zext_ln840_27_fu_4979_p1 = add_ln840_178_fu_4973_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33955:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_fu_4983_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33955 | assign zext_ln840_28_fu_4989_p1 = add_ln840_179_fu_4983_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33957:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_180_fu_4993_p2' generates 3 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33957 | assign zext_ln840_29_fu_4999_p1 = add_ln840_180_fu_4993_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33959:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_146_fu_4389_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33959 | assign zext_ln840_2_fu_4395_p1 = add_ln840_146_fu_4389_p2;
[2025-06-27 18:06:05,133]       |                                ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33961:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_5003_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33961 | assign zext_ln840_30_fu_5009_p1 = add_ln840_181_fu_5003_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33963:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_182_fu_5013_p2' generates 2 bits.
[2025-06-27 18:06:05,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,133] 33963 | assign zext_ln840_31_fu_5019_p1 = add_ln840_182_fu_5013_p2;
[2025-06-27 18:06:05,133]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33965:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_fu_5023_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33965 | assign zext_ln840_32_fu_5029_p1 = add_ln840_183_fu_5023_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33967:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_58_fu_5185_p2' generates 1 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33967 | assign zext_ln840_33_fu_5191_p1 = icmp_ln1039_58_fu_5185_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33969:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_187_fu_5201_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33969 | assign zext_ln840_34_fu_5207_p1 = add_ln840_187_fu_5201_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33971:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_fu_5211_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33971 | assign zext_ln840_35_fu_5217_p1 = add_ln840_188_fu_5211_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33973:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_189_fu_5221_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33973 | assign zext_ln840_36_fu_5227_p1 = add_ln840_189_fu_5221_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33975:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_191_fu_5237_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33975 | assign zext_ln840_37_fu_5243_p1 = add_ln840_191_fu_5237_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33977:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_5247_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33977 | assign zext_ln840_38_fu_5253_p1 = add_ln840_192_fu_5247_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33979:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_fu_5257_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33979 | assign zext_ln840_39_fu_5263_p1 = add_ln840_193_fu_5257_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33981:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_fu_4399_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33981 | assign zext_ln840_3_fu_4405_p1 = add_ln840_147_fu_4399_p2;
[2025-06-27 18:06:05,134]       |                                ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33983:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_5267_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33983 | assign zext_ln840_40_fu_5273_p1 = add_ln840_194_fu_5267_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33985:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_195_fu_5277_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33985 | assign zext_ln840_41_fu_5283_p1 = add_ln840_195_fu_5277_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33987:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_fu_5287_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33987 | assign zext_ln840_42_fu_5293_p1 = add_ln840_196_fu_5287_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33989:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_fu_5297_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33989 | assign zext_ln840_43_fu_5303_p1 = add_ln840_197_fu_5297_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33991:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_73_fu_5459_p2' generates 1 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33991 | assign zext_ln840_44_fu_5465_p1 = icmp_ln1039_73_fu_5459_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33993:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_201_fu_5475_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33993 | assign zext_ln840_45_fu_5481_p1 = add_ln840_201_fu_5475_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33995:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_202_fu_5485_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33995 | assign zext_ln840_46_fu_5491_p1 = add_ln840_202_fu_5485_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33997:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_203_fu_5495_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33997 | assign zext_ln840_47_fu_5501_p1 = add_ln840_203_fu_5495_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:33999:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_5511_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 33999 | assign zext_ln840_48_fu_5517_p1 = add_ln840_205_fu_5511_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34001:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_fu_5521_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34001 | assign zext_ln840_49_fu_5527_p1 = add_ln840_206_fu_5521_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34003:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_149_fu_4415_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34003 | assign zext_ln840_4_fu_4421_p1 = add_ln840_149_fu_4415_p2;
[2025-06-27 18:06:05,134]       |                                ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34005:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_207_fu_5531_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34005 | assign zext_ln840_50_fu_5537_p1 = add_ln840_207_fu_5531_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34007:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_208_fu_5541_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34007 | assign zext_ln840_51_fu_5547_p1 = add_ln840_208_fu_5541_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34009:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_209_fu_5551_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34009 | assign zext_ln840_52_fu_5557_p1 = add_ln840_209_fu_5551_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34011:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_210_fu_5561_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34011 | assign zext_ln840_53_fu_5567_p1 = add_ln840_210_fu_5561_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34013:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_5571_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34013 | assign zext_ln840_54_fu_5577_p1 = add_ln840_211_fu_5571_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34015:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_88_fu_5733_p2' generates 1 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34015 | assign zext_ln840_55_fu_5739_p1 = icmp_ln1039_88_fu_5733_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34017:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_fu_5749_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34017 | assign zext_ln840_56_fu_5755_p1 = add_ln840_215_fu_5749_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34019:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_216_fu_5759_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34019 | assign zext_ln840_57_fu_5765_p1 = add_ln840_216_fu_5759_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34021:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_5769_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34021 | assign zext_ln840_58_fu_5775_p1 = add_ln840_217_fu_5769_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34023:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_219_fu_5785_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34023 | assign zext_ln840_59_fu_5791_p1 = add_ln840_219_fu_5785_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34025:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_150_fu_4425_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34025 | assign zext_ln840_5_fu_4431_p1 = add_ln840_150_fu_4425_p2;
[2025-06-27 18:06:05,134]       |                                ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34027:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_220_fu_5795_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34027 | assign zext_ln840_60_fu_5801_p1 = add_ln840_220_fu_5795_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34029:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_221_fu_5805_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34029 | assign zext_ln840_61_fu_5811_p1 = add_ln840_221_fu_5805_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34031:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_222_fu_5815_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34031 | assign zext_ln840_62_fu_5821_p1 = add_ln840_222_fu_5815_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34033:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_223_fu_5825_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34033 | assign zext_ln840_63_fu_5831_p1 = add_ln840_223_fu_5825_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34035:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_224_fu_5835_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34035 | assign zext_ln840_64_fu_5841_p1 = add_ln840_224_fu_5835_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34037:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_225_fu_5845_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34037 | assign zext_ln840_65_fu_5851_p1 = add_ln840_225_fu_5845_p2;
[2025-06-27 18:06:05,134]       |                                 ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34039:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_151_fu_4435_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34039 | assign zext_ln840_6_fu_4441_p1 = add_ln840_151_fu_4435_p2;
[2025-06-27 18:06:05,134]       |                                ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34041:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_fu_4445_p2' generates 3 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34041 | assign zext_ln840_7_fu_4451_p1 = add_ln840_152_fu_4445_p2;
[2025-06-27 18:06:05,134]       |                                ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34043:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_fu_4455_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34043 | assign zext_ln840_8_fu_4461_p1 = add_ln840_153_fu_4455_p2;
[2025-06-27 18:06:05,134]       |                                ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34045:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_154_fu_4465_p2' generates 2 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34045 | assign zext_ln840_9_fu_4471_p1 = add_ln840_154_fu_4465_p2;
[2025-06-27 18:06:05,134]       |                                ^
[2025-06-27 18:06:05,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:34047:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_13_fu_4363_p2' generates 1 bits.
[2025-06-27 18:06:05,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:05,134] 34047 | assign zext_ln840_fu_4369_p1 = icmp_ln1039_13_fu_4363_p2;
[2025-06-27 18:06:05,134]       |                              ^
[2025-06-27 18:06:05,134] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:17696:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,134]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,134] 17696 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:05,134]       |  ^
[2025-06-27 18:06:05,134] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:17697:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,134]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,134] 17697 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:05,134]       |  ^
[2025-06-27 18:06:05,134] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:17698:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,134]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,134] 17698 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-27 18:06:05,134]       |  ^
[2025-06-27 18:06:05,134] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:17699:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,134]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,134] 17699 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-27 18:06:05,134]       |  ^
[2025-06-27 18:06:05,134] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:17700:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,134]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,134] 17700 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-27 18:06:05,134]       |  ^
[2025-06-27 18:06:05,134] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:17701:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,134]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,134] 17701 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-27 18:06:05,134]       |  ^
[2025-06-27 18:06:05,134] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:17702:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,135]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 17702 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,135]       |  ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25261:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25261 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:05,135]       |                             ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25285:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25285 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:05,135]       |                             ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25309:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25309 |             ap_NS_iter2_fsm = 'bx;
[2025-06-27 18:06:05,135]       |                             ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25333:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25333 |             ap_NS_iter3_fsm = 'bx;
[2025-06-27 18:06:05,135]       |                             ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25357:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25357 |             ap_NS_iter4_fsm = 'bx;
[2025-06-27 18:06:05,135]       |                             ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25381:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25381 |             ap_NS_iter5_fsm = 'bx;
[2025-06-27 18:06:05,135]       |                             ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25748:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_4814_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25748 | assign grp_fu_11383_p0 = zext_ln1494_1_fu_4814_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25750:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_4831_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25750 | assign grp_fu_11392_p0 = zext_ln1494_2_fu_4831_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25752:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_4858_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25752 | assign grp_fu_11401_p0 = zext_ln1494_4_fu_4858_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25754:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_4895_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25754 | assign grp_fu_11409_p0 = zext_ln1494_7_fu_4895_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25756:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_4922_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25756 | assign grp_fu_11418_p0 = zext_ln1494_9_fu_4922_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25758:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_4949_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25758 | assign grp_fu_11427_p0 = zext_ln1494_11_fu_4949_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25760:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_4976_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25760 | assign grp_fu_11436_p0 = zext_ln1494_13_fu_4976_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25762:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_16_fu_5013_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25762 | assign grp_fu_11444_p0 = zext_ln1494_16_fu_5013_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25764:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_18_fu_5040_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25764 | assign grp_fu_11453_p0 = zext_ln1494_18_fu_5040_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25766:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_20_fu_5067_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25766 | assign grp_fu_11462_p0 = zext_ln1494_20_fu_5067_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25768:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_22_fu_5094_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25768 | assign grp_fu_11471_p0 = zext_ln1494_22_fu_5094_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25770:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_25_fu_5131_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25770 | assign grp_fu_11479_p0 = zext_ln1494_25_fu_5131_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25772:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_27_fu_5158_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25772 | assign grp_fu_11488_p0 = zext_ln1494_27_fu_5158_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25774:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_30_fu_5195_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25774 | assign grp_fu_11496_p0 = zext_ln1494_30_fu_5195_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25776:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_32_fu_5222_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25776 | assign grp_fu_11505_p0 = zext_ln1494_32_fu_5222_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25778:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_35_fu_5259_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25778 | assign grp_fu_11513_p0 = zext_ln1494_35_fu_5259_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25780:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_37_fu_5286_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25780 | assign grp_fu_11522_p0 = zext_ln1494_37_fu_5286_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25782:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_39_fu_5313_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25782 | assign grp_fu_11531_p0 = zext_ln1494_39_fu_5313_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25784:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_41_fu_5340_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25784 | assign grp_fu_11540_p0 = zext_ln1494_41_fu_5340_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25786:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_44_fu_5377_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25786 | assign grp_fu_11548_p0 = zext_ln1494_44_fu_5377_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25788:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_46_fu_5404_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25788 | assign grp_fu_11557_p0 = zext_ln1494_46_fu_5404_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25790:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_51_fu_5461_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25790 | assign grp_fu_11565_p0 = zext_ln1494_51_fu_5461_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25792:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_52_fu_5478_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25792 | assign grp_fu_11574_p0 = zext_ln1494_52_fu_5478_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25794:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_56_fu_5525_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25794 | assign grp_fu_11582_p0 = zext_ln1494_56_fu_5525_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25796:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_58_fu_5552_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25796 | assign grp_fu_11591_p0 = zext_ln1494_58_fu_5552_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25798:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_60_fu_5579_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25798 | assign grp_fu_11600_p0 = zext_ln1494_60_fu_5579_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25800:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_61_fu_5596_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25800 | assign grp_fu_11609_p0 = zext_ln1494_61_fu_5596_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25802:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_65_fu_5643_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25802 | assign grp_fu_11617_p0 = zext_ln1494_65_fu_5643_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25804:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_66_fu_5660_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25804 | assign grp_fu_11626_p0 = zext_ln1494_66_fu_5660_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25806:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_70_fu_5707_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25806 | assign grp_fu_11634_p0 = zext_ln1494_70_fu_5707_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25808:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_71_fu_5724_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25808 | assign grp_fu_11643_p0 = zext_ln1494_71_fu_5724_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25810:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_75_fu_5771_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25810 | assign grp_fu_11651_p0 = zext_ln1494_75_fu_5771_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25812:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_77_fu_5798_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25812 | assign grp_fu_11660_p0 = zext_ln1494_77_fu_5798_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25814:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_79_fu_5825_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25814 | assign grp_fu_11669_p0 = zext_ln1494_79_fu_5825_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25816:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_82_fu_5862_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25816 | assign grp_fu_11677_p0 = zext_ln1494_82_fu_5862_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25818:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_84_fu_5889_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25818 | assign grp_fu_11686_p0 = zext_ln1494_84_fu_5889_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25820:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_85_fu_5906_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25820 | assign grp_fu_11694_p0 = zext_ln1494_85_fu_5906_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25822:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_87_fu_5933_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25822 | assign grp_fu_11703_p0 = zext_ln1494_87_fu_5933_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25824:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_90_fu_5970_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25824 | assign grp_fu_11711_p0 = zext_ln1494_90_fu_5970_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25826:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_92_fu_5997_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25826 | assign grp_fu_11720_p0 = zext_ln1494_92_fu_5997_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25828:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_94_fu_6024_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,135] 25828 | assign grp_fu_11729_p0 = zext_ln1494_94_fu_6024_p1;
[2025-06-27 18:06:05,135]       |                        ^
[2025-06-27 18:06:05,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25830:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_96_fu_6051_p1' generates 8 bits.
[2025-06-27 18:06:05,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25830 | assign grp_fu_11738_p0 = zext_ln1494_96_fu_6051_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25832:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_99_fu_6088_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25832 | assign grp_fu_11746_p0 = zext_ln1494_99_fu_6088_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25834:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_101_fu_6115_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25834 | assign grp_fu_11755_p0 = zext_ln1494_101_fu_6115_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25836:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_104_fu_6152_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25836 | assign grp_fu_11763_p0 = zext_ln1494_104_fu_6152_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25838:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_106_fu_6179_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25838 | assign grp_fu_11772_p0 = zext_ln1494_106_fu_6179_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25840:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_109_fu_6216_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25840 | assign grp_fu_11780_p0 = zext_ln1494_109_fu_6216_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25842:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_112_fu_6253_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25842 | assign grp_fu_11789_p0 = zext_ln1494_112_fu_6253_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25844:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_114_fu_6280_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25844 | assign grp_fu_11798_p0 = zext_ln1494_114_fu_6280_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25846:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_116_fu_6307_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25846 | assign grp_fu_11807_p0 = zext_ln1494_116_fu_6307_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25848:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_119_fu_6344_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25848 | assign grp_fu_11815_p0 = zext_ln1494_119_fu_6344_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25850:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_121_fu_6371_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25850 | assign grp_fu_11824_p0 = zext_ln1494_121_fu_6371_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25852:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_124_fu_6408_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25852 | assign grp_fu_11832_p0 = zext_ln1494_124_fu_6408_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25854:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_126_fu_6435_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25854 | assign grp_fu_11841_p0 = zext_ln1494_126_fu_6435_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25856:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_129_fu_6472_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25856 | assign grp_fu_11849_p0 = zext_ln1494_129_fu_6472_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25858:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_131_fu_6499_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25858 | assign grp_fu_11858_p0 = zext_ln1494_131_fu_6499_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25860:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_133_fu_6526_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25860 | assign grp_fu_11867_p0 = zext_ln1494_133_fu_6526_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25862:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_135_fu_6553_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25862 | assign grp_fu_11876_p0 = zext_ln1494_135_fu_6553_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25864:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_138_fu_6590_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25864 | assign grp_fu_11884_p0 = zext_ln1494_138_fu_6590_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25866:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_140_fu_6617_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25866 | assign grp_fu_11893_p0 = zext_ln1494_140_fu_6617_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25868:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_143_fu_6654_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25868 | assign grp_fu_11901_p0 = zext_ln1494_143_fu_6654_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25870:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_145_fu_6681_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25870 | assign grp_fu_11910_p0 = zext_ln1494_145_fu_6681_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25872:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_148_fu_6718_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25872 | assign grp_fu_11919_p0 = zext_ln1494_148_fu_6718_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25874:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_149_fu_6735_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25874 | assign grp_fu_11928_p0 = zext_ln1494_149_fu_6735_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25876:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_4814_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25876 | assign grp_fu_11937_p1 = zext_ln1494_1_fu_4814_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25878:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_4831_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25878 | assign grp_fu_11946_p1 = zext_ln1494_2_fu_4831_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25880:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_4858_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25880 | assign grp_fu_11955_p1 = zext_ln1494_4_fu_4858_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25882:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_4895_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25882 | assign grp_fu_11963_p1 = zext_ln1494_7_fu_4895_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25884:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_4922_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25884 | assign grp_fu_11972_p1 = zext_ln1494_9_fu_4922_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25886:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_4949_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25886 | assign grp_fu_11981_p1 = zext_ln1494_11_fu_4949_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25888:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_4976_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25888 | assign grp_fu_11990_p1 = zext_ln1494_13_fu_4976_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25890:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_16_fu_5013_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25890 | assign grp_fu_11998_p1 = zext_ln1494_16_fu_5013_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25892:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_18_fu_5040_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25892 | assign grp_fu_12007_p1 = zext_ln1494_18_fu_5040_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25894:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_20_fu_5067_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25894 | assign grp_fu_12016_p1 = zext_ln1494_20_fu_5067_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25896:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_22_fu_5094_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25896 | assign grp_fu_12025_p1 = zext_ln1494_22_fu_5094_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25898:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_25_fu_5131_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25898 | assign grp_fu_12033_p1 = zext_ln1494_25_fu_5131_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25900:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_27_fu_5158_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25900 | assign grp_fu_12042_p1 = zext_ln1494_27_fu_5158_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25902:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_30_fu_5195_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25902 | assign grp_fu_12050_p1 = zext_ln1494_30_fu_5195_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25904:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_32_fu_5222_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25904 | assign grp_fu_12059_p1 = zext_ln1494_32_fu_5222_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25906:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_35_fu_5259_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25906 | assign grp_fu_12067_p1 = zext_ln1494_35_fu_5259_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25908:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_37_fu_5286_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25908 | assign grp_fu_12076_p1 = zext_ln1494_37_fu_5286_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25910:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_39_fu_5313_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25910 | assign grp_fu_12085_p1 = zext_ln1494_39_fu_5313_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25912:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_41_fu_5340_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25912 | assign grp_fu_12094_p1 = zext_ln1494_41_fu_5340_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25914:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_44_fu_5377_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25914 | assign grp_fu_12102_p1 = zext_ln1494_44_fu_5377_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25916:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_46_fu_5404_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25916 | assign grp_fu_12111_p1 = zext_ln1494_46_fu_5404_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25918:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_51_fu_5461_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25918 | assign grp_fu_12119_p1 = zext_ln1494_51_fu_5461_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25920:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_52_fu_5478_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25920 | assign grp_fu_12128_p1 = zext_ln1494_52_fu_5478_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25922:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_56_fu_5525_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25922 | assign grp_fu_12136_p1 = zext_ln1494_56_fu_5525_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25924:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_58_fu_5552_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25924 | assign grp_fu_12145_p1 = zext_ln1494_58_fu_5552_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25926:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_60_fu_5579_p1' generates 8 bits.
[2025-06-27 18:06:05,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,136] 25926 | assign grp_fu_12154_p1 = zext_ln1494_60_fu_5579_p1;
[2025-06-27 18:06:05,136]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25928:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_61_fu_5596_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25928 | assign grp_fu_12163_p1 = zext_ln1494_61_fu_5596_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25930:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_65_fu_5643_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25930 | assign grp_fu_12171_p1 = zext_ln1494_65_fu_5643_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25932:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_66_fu_5660_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25932 | assign grp_fu_12180_p1 = zext_ln1494_66_fu_5660_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25934:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_70_fu_5707_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25934 | assign grp_fu_12188_p1 = zext_ln1494_70_fu_5707_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25936:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_71_fu_5724_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25936 | assign grp_fu_12197_p1 = zext_ln1494_71_fu_5724_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25938:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_75_fu_5771_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25938 | assign grp_fu_12205_p1 = zext_ln1494_75_fu_5771_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25940:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_77_fu_5798_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25940 | assign grp_fu_12214_p1 = zext_ln1494_77_fu_5798_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25942:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_79_fu_5825_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25942 | assign grp_fu_12223_p1 = zext_ln1494_79_fu_5825_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25944:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_82_fu_5862_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25944 | assign grp_fu_12231_p1 = zext_ln1494_82_fu_5862_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25946:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_84_fu_5889_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25946 | assign grp_fu_12240_p1 = zext_ln1494_84_fu_5889_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25948:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_85_fu_5906_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25948 | assign grp_fu_12248_p1 = zext_ln1494_85_fu_5906_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25950:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_87_fu_5933_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25950 | assign grp_fu_12257_p1 = zext_ln1494_87_fu_5933_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25952:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_90_fu_5970_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25952 | assign grp_fu_12265_p1 = zext_ln1494_90_fu_5970_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25954:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_92_fu_5997_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25954 | assign grp_fu_12274_p1 = zext_ln1494_92_fu_5997_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25956:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_94_fu_6024_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25956 | assign grp_fu_12283_p1 = zext_ln1494_94_fu_6024_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25958:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_96_fu_6051_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25958 | assign grp_fu_12292_p1 = zext_ln1494_96_fu_6051_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25960:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_99_fu_6088_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25960 | assign grp_fu_12300_p1 = zext_ln1494_99_fu_6088_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25962:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_101_fu_6115_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25962 | assign grp_fu_12309_p1 = zext_ln1494_101_fu_6115_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25964:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_104_fu_6152_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25964 | assign grp_fu_12317_p1 = zext_ln1494_104_fu_6152_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25966:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_106_fu_6179_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25966 | assign grp_fu_12326_p1 = zext_ln1494_106_fu_6179_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25968:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_109_fu_6216_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25968 | assign grp_fu_12334_p1 = zext_ln1494_109_fu_6216_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25970:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_112_fu_6253_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25970 | assign grp_fu_12343_p1 = zext_ln1494_112_fu_6253_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25972:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_114_fu_6280_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25972 | assign grp_fu_12352_p1 = zext_ln1494_114_fu_6280_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25974:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_116_fu_6307_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25974 | assign grp_fu_12361_p1 = zext_ln1494_116_fu_6307_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25976:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_119_fu_6344_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25976 | assign grp_fu_12369_p1 = zext_ln1494_119_fu_6344_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25978:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_121_fu_6371_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25978 | assign grp_fu_12378_p1 = zext_ln1494_121_fu_6371_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25980:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_124_fu_6408_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25980 | assign grp_fu_12386_p1 = zext_ln1494_124_fu_6408_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25982:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_126_fu_6435_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25982 | assign grp_fu_12395_p1 = zext_ln1494_126_fu_6435_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25984:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_129_fu_6472_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25984 | assign grp_fu_12403_p1 = zext_ln1494_129_fu_6472_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25986:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_131_fu_6499_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25986 | assign grp_fu_12412_p1 = zext_ln1494_131_fu_6499_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25988:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_133_fu_6526_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25988 | assign grp_fu_12421_p1 = zext_ln1494_133_fu_6526_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25990:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_135_fu_6553_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25990 | assign grp_fu_12430_p1 = zext_ln1494_135_fu_6553_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25992:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_138_fu_6590_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25992 | assign grp_fu_12438_p1 = zext_ln1494_138_fu_6590_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25994:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_140_fu_6617_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25994 | assign grp_fu_12447_p1 = zext_ln1494_140_fu_6617_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25996:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_143_fu_6654_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25996 | assign grp_fu_12455_p1 = zext_ln1494_143_fu_6654_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:25998:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_145_fu_6681_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 25998 | assign grp_fu_12464_p1 = zext_ln1494_145_fu_6681_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26000:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_148_fu_6718_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26000 | assign grp_fu_12473_p1 = zext_ln1494_148_fu_6718_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26002:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_149_fu_6735_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26002 | assign grp_fu_12482_p1 = zext_ln1494_149_fu_6735_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26004:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_6934_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26004 | assign grp_fu_12491_p0 = zext_ln1494_6_fu_6934_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26006:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_6940_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26006 | assign grp_fu_12500_p0 = zext_ln1494_15_fu_6940_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26008:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_24_fu_6946_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26008 | assign grp_fu_12509_p0 = zext_ln1494_24_fu_6946_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26010:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_29_fu_6952_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26010 | assign grp_fu_12518_p0 = zext_ln1494_29_fu_6952_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26012:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_34_fu_6958_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26012 | assign grp_fu_12527_p0 = zext_ln1494_34_fu_6958_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26014:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_43_fu_6964_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26014 | assign grp_fu_12536_p0 = zext_ln1494_43_fu_6964_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26016:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_49_fu_6970_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26016 | assign grp_fu_12545_p0 = zext_ln1494_49_fu_6970_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26018:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_54_fu_6976_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26018 | assign grp_fu_12554_p0 = zext_ln1494_54_fu_6976_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26020:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_63_fu_6982_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26020 | assign grp_fu_12563_p0 = zext_ln1494_63_fu_6982_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26022:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_68_fu_6988_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26022 | assign grp_fu_12572_p0 = zext_ln1494_68_fu_6988_p1;
[2025-06-27 18:06:05,137]       |                        ^
[2025-06-27 18:06:05,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26024:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_73_fu_6994_p1' generates 8 bits.
[2025-06-27 18:06:05,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,137] 26024 | assign grp_fu_12581_p0 = zext_ln1494_73_fu_6994_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26026:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_78_fu_7000_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26026 | assign grp_fu_12590_p0 = zext_ln1494_78_fu_7000_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26028:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_83_fu_7006_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26028 | assign grp_fu_12599_p0 = zext_ln1494_83_fu_7006_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26030:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_89_fu_7012_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26030 | assign grp_fu_12608_p0 = zext_ln1494_89_fu_7012_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26032:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_98_fu_7018_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26032 | assign grp_fu_12617_p0 = zext_ln1494_98_fu_7018_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26034:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_103_fu_7024_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26034 | assign grp_fu_12626_p0 = zext_ln1494_103_fu_7024_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26036:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_108_fu_7030_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26036 | assign grp_fu_12635_p0 = zext_ln1494_108_fu_7030_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26038:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_115_fu_7036_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26038 | assign grp_fu_12644_p0 = zext_ln1494_115_fu_7036_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26040:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_120_fu_7042_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26040 | assign grp_fu_12653_p0 = zext_ln1494_120_fu_7042_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26042:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_125_fu_7048_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26042 | assign grp_fu_12662_p0 = zext_ln1494_125_fu_7048_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26044:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_134_fu_7054_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26044 | assign grp_fu_12671_p0 = zext_ln1494_134_fu_7054_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26046:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_139_fu_7060_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26046 | assign grp_fu_12680_p0 = zext_ln1494_139_fu_7060_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26048:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_6934_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26048 | assign grp_fu_12689_p1 = zext_ln1494_6_fu_6934_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26050:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_6940_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26050 | assign grp_fu_12698_p1 = zext_ln1494_15_fu_6940_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26052:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_24_fu_6946_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26052 | assign grp_fu_12707_p1 = zext_ln1494_24_fu_6946_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26054:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_29_fu_6952_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26054 | assign grp_fu_12716_p1 = zext_ln1494_29_fu_6952_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26056:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_34_fu_6958_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26056 | assign grp_fu_12725_p1 = zext_ln1494_34_fu_6958_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26058:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_43_fu_6964_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26058 | assign grp_fu_12734_p1 = zext_ln1494_43_fu_6964_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26060:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_49_fu_6970_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26060 | assign grp_fu_12743_p1 = zext_ln1494_49_fu_6970_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26062:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_54_fu_6976_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26062 | assign grp_fu_12752_p1 = zext_ln1494_54_fu_6976_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26064:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_63_fu_6982_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26064 | assign grp_fu_12761_p1 = zext_ln1494_63_fu_6982_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26066:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_68_fu_6988_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26066 | assign grp_fu_12770_p1 = zext_ln1494_68_fu_6988_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26068:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_73_fu_6994_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26068 | assign grp_fu_12779_p1 = zext_ln1494_73_fu_6994_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26070:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_78_fu_7000_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26070 | assign grp_fu_12788_p1 = zext_ln1494_78_fu_7000_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26072:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_83_fu_7006_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26072 | assign grp_fu_12797_p1 = zext_ln1494_83_fu_7006_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26074:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_89_fu_7012_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26074 | assign grp_fu_12806_p1 = zext_ln1494_89_fu_7012_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26076:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_98_fu_7018_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26076 | assign grp_fu_12815_p1 = zext_ln1494_98_fu_7018_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26078:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_103_fu_7024_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26078 | assign grp_fu_12824_p1 = zext_ln1494_103_fu_7024_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26080:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_108_fu_7030_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26080 | assign grp_fu_12833_p1 = zext_ln1494_108_fu_7030_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26082:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_115_fu_7036_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26082 | assign grp_fu_12842_p1 = zext_ln1494_115_fu_7036_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26084:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_120_fu_7042_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26084 | assign grp_fu_12851_p1 = zext_ln1494_120_fu_7042_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26086:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_125_fu_7048_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26086 | assign grp_fu_12860_p1 = zext_ln1494_125_fu_7048_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26088:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_134_fu_7054_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26088 | assign grp_fu_12869_p1 = zext_ln1494_134_fu_7054_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26090:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_139_fu_7060_p1' generates 8 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26090 | assign grp_fu_12878_p1 = zext_ln1494_139_fu_7060_p1;
[2025-06-27 18:06:05,138]       |                        ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26162:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_12907_pp0_iter3_reg' generates 32 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26162 | assign idxprom2_i_fu_9357_p1 = nf_3_reg_12907_pp0_iter3_reg;
[2025-06-27 18:06:05,138]       |                              ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26172:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26172 | assign p_ZL7threshs_0_0_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                  ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26174:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26174 | assign p_ZL7threshs_0_10_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                   ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26176:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26176 | assign p_ZL7threshs_0_11_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                   ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26178:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26178 | assign p_ZL7threshs_0_12_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                   ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26180 | assign p_ZL7threshs_0_13_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                   ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26182:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26182 | assign p_ZL7threshs_0_14_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                   ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26184:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26184 | assign p_ZL7threshs_0_1_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                  ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26186:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26186 | assign p_ZL7threshs_0_2_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                  ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26188:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26188 | assign p_ZL7threshs_0_3_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                  ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26190:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26190 | assign p_ZL7threshs_0_4_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                  ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26192:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26192 | assign p_ZL7threshs_0_5_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                  ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26194:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26194 | assign p_ZL7threshs_0_6_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                  ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26196:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26196 | assign p_ZL7threshs_0_7_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                  ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26198:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,138] 26198 | assign p_ZL7threshs_0_8_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,138]       |                                  ^
[2025-06-27 18:06:05,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26200:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26200 | assign p_ZL7threshs_0_9_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26202:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26202 | assign p_ZL7threshs_1_0_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26204:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26204 | assign p_ZL7threshs_1_10_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                   ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26206:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26206 | assign p_ZL7threshs_1_11_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                   ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26208:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26208 | assign p_ZL7threshs_1_12_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                   ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26210:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26210 | assign p_ZL7threshs_1_13_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                   ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26212:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26212 | assign p_ZL7threshs_1_14_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                   ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26214:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26214 | assign p_ZL7threshs_1_1_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26216:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26216 | assign p_ZL7threshs_1_2_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26218:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26218 | assign p_ZL7threshs_1_3_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26220:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26220 | assign p_ZL7threshs_1_4_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26222:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26222 | assign p_ZL7threshs_1_5_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26224:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26224 | assign p_ZL7threshs_1_6_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26226:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26226 | assign p_ZL7threshs_1_7_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26228:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26228 | assign p_ZL7threshs_1_8_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26230:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26230 | assign p_ZL7threshs_1_9_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:05,139]       |                                  ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26370:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_100_fu_7804_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26370 | assign ret_V_100_fu_7807_p0 = zext_ln1494_100_fu_7804_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26372:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_102_fu_7820_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26372 | assign ret_V_102_fu_7823_p0 = zext_ln1494_102_fu_7820_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26374:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_105_fu_7836_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26374 | assign ret_V_105_fu_7839_p0 = zext_ln1494_105_fu_7836_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26376:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_107_fu_7852_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26376 | assign ret_V_107_fu_7855_p0 = zext_ln1494_107_fu_7852_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26378:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_7196_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26378 | assign ret_V_10_fu_7199_p0 = zext_ln1494_10_fu_7196_p1;
[2025-06-27 18:06:05,139]       |                            ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26380:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_110_fu_7868_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26380 | assign ret_V_110_fu_7871_p0 = zext_ln1494_110_fu_7868_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26382:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_111_fu_7884_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26382 | assign ret_V_111_fu_7887_p0 = zext_ln1494_111_fu_7884_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26384:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_113_fu_7900_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26384 | assign ret_V_113_fu_7903_p0 = zext_ln1494_113_fu_7900_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26386:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_117_fu_7916_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26386 | assign ret_V_117_fu_7919_p0 = zext_ln1494_117_fu_7916_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26388:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_118_fu_7932_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26388 | assign ret_V_118_fu_7935_p0 = zext_ln1494_118_fu_7932_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26390:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_122_fu_7948_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26390 | assign ret_V_122_fu_7951_p0 = zext_ln1494_122_fu_7948_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26392:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_123_fu_7964_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26392 | assign ret_V_123_fu_7967_p0 = zext_ln1494_123_fu_7964_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26394:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_127_fu_7980_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26394 | assign ret_V_127_fu_7983_p0 = zext_ln1494_127_fu_7980_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26396:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_128_fu_7996_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26396 | assign ret_V_128_fu_7999_p0 = zext_ln1494_128_fu_7996_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26398:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_7212_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26398 | assign ret_V_12_fu_7215_p0 = zext_ln1494_12_fu_7212_p1;
[2025-06-27 18:06:05,139]       |                            ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26400:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_130_fu_8012_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26400 | assign ret_V_130_fu_8015_p0 = zext_ln1494_130_fu_8012_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26402:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_132_fu_8028_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26402 | assign ret_V_132_fu_8031_p0 = zext_ln1494_132_fu_8028_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26404:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_136_fu_8044_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26404 | assign ret_V_136_fu_8047_p0 = zext_ln1494_136_fu_8044_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26406:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_137_fu_8060_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26406 | assign ret_V_137_fu_8063_p0 = zext_ln1494_137_fu_8060_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26408:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_141_fu_8076_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26408 | assign ret_V_141_fu_8079_p0 = zext_ln1494_141_fu_8076_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26410:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_142_fu_8092_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26410 | assign ret_V_142_fu_8095_p0 = zext_ln1494_142_fu_8092_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26412:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_144_fu_8108_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26412 | assign ret_V_144_fu_8111_p0 = zext_ln1494_144_fu_8108_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26414:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_146_fu_8124_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26414 | assign ret_V_146_fu_8127_p0 = zext_ln1494_146_fu_8124_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26416:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_147_fu_8140_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26416 | assign ret_V_147_fu_8143_p0 = zext_ln1494_147_fu_8140_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26418:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_7228_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26418 | assign ret_V_14_fu_7231_p0 = zext_ln1494_14_fu_7228_p1;
[2025-06-27 18:06:05,139]       |                            ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26420:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_7132_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26420 | assign ret_V_150_fu_8156_p1 = zext_ln1494_fu_7132_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26422:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_7148_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26422 | assign ret_V_153_fu_8169_p1 = zext_ln1494_3_fu_7148_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26424:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_7164_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26424 | assign ret_V_155_fu_8182_p1 = zext_ln1494_5_fu_7164_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26426:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_7180_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26426 | assign ret_V_158_fu_8195_p1 = zext_ln1494_8_fu_7180_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26428:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_7196_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26428 | assign ret_V_160_fu_8208_p1 = zext_ln1494_10_fu_7196_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26430:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_7212_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26430 | assign ret_V_162_fu_8221_p1 = zext_ln1494_12_fu_7212_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26432:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_7228_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26432 | assign ret_V_164_fu_8234_p1 = zext_ln1494_14_fu_7228_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26434:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_17_fu_7244_p1' generates 8 bits.
[2025-06-27 18:06:05,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,139] 26434 | assign ret_V_167_fu_8247_p1 = zext_ln1494_17_fu_7244_p1;
[2025-06-27 18:06:05,139]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26436:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_19_fu_7260_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26436 | assign ret_V_169_fu_8260_p1 = zext_ln1494_19_fu_7260_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26438:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_21_fu_7276_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26438 | assign ret_V_171_fu_8273_p1 = zext_ln1494_21_fu_7276_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26440:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_23_fu_7292_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26440 | assign ret_V_173_fu_8286_p1 = zext_ln1494_23_fu_7292_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26442:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_26_fu_7308_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26442 | assign ret_V_176_fu_8299_p1 = zext_ln1494_26_fu_7308_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26444:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_28_fu_7324_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26444 | assign ret_V_178_fu_8312_p1 = zext_ln1494_28_fu_7324_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26446:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_17_fu_7244_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26446 | assign ret_V_17_fu_7247_p0 = zext_ln1494_17_fu_7244_p1;
[2025-06-27 18:06:05,140]       |                            ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26448:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_31_fu_7340_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26448 | assign ret_V_181_fu_8325_p1 = zext_ln1494_31_fu_7340_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26450:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_33_fu_7356_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26450 | assign ret_V_183_fu_8338_p1 = zext_ln1494_33_fu_7356_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26452:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_36_fu_7372_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26452 | assign ret_V_186_fu_8351_p1 = zext_ln1494_36_fu_7372_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26454:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_38_fu_7388_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26454 | assign ret_V_188_fu_8364_p1 = zext_ln1494_38_fu_7388_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26456:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_40_fu_7404_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26456 | assign ret_V_190_fu_8377_p1 = zext_ln1494_40_fu_7404_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26458:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_42_fu_7420_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26458 | assign ret_V_192_fu_8390_p1 = zext_ln1494_42_fu_7420_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26460:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_45_fu_7436_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26460 | assign ret_V_195_fu_8403_p1 = zext_ln1494_45_fu_7436_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26462:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_47_fu_7452_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26462 | assign ret_V_197_fu_8416_p1 = zext_ln1494_47_fu_7452_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26464:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_48_fu_7468_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26464 | assign ret_V_198_fu_8429_p1 = zext_ln1494_48_fu_7468_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26466:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_19_fu_7260_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26466 | assign ret_V_19_fu_7263_p0 = zext_ln1494_19_fu_7260_p1;
[2025-06-27 18:06:05,140]       |                            ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26468:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_50_fu_7484_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26468 | assign ret_V_200_fu_8442_p1 = zext_ln1494_50_fu_7484_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26470:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_53_fu_7500_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26470 | assign ret_V_203_fu_8455_p1 = zext_ln1494_53_fu_7500_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26472:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_55_fu_7516_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26472 | assign ret_V_205_fu_8468_p1 = zext_ln1494_55_fu_7516_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26474:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_57_fu_7532_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26474 | assign ret_V_207_fu_8481_p1 = zext_ln1494_57_fu_7532_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26476:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_59_fu_7548_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26476 | assign ret_V_209_fu_8494_p1 = zext_ln1494_59_fu_7548_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26478:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_62_fu_7564_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26478 | assign ret_V_212_fu_8507_p1 = zext_ln1494_62_fu_7564_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26480:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_64_fu_7580_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26480 | assign ret_V_214_fu_8520_p1 = zext_ln1494_64_fu_7580_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26482:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_67_fu_7596_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26482 | assign ret_V_217_fu_8533_p1 = zext_ln1494_67_fu_7596_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26484:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_69_fu_7612_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26484 | assign ret_V_219_fu_8546_p1 = zext_ln1494_69_fu_7612_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26486:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_21_fu_7276_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26486 | assign ret_V_21_fu_7279_p0 = zext_ln1494_21_fu_7276_p1;
[2025-06-27 18:06:05,140]       |                            ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26488:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_72_fu_7628_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26488 | assign ret_V_222_fu_8559_p1 = zext_ln1494_72_fu_7628_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26490:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_74_fu_7644_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26490 | assign ret_V_224_fu_8572_p1 = zext_ln1494_74_fu_7644_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26492:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_76_fu_7660_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26492 | assign ret_V_226_fu_8585_p1 = zext_ln1494_76_fu_7660_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26494:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_80_fu_7676_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26494 | assign ret_V_230_fu_8598_p1 = zext_ln1494_80_fu_7676_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26496:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_81_fu_7692_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26496 | assign ret_V_231_fu_8611_p1 = zext_ln1494_81_fu_7692_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26498:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_86_fu_7708_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26498 | assign ret_V_236_fu_8624_p1 = zext_ln1494_86_fu_7708_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26500:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_88_fu_7724_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26500 | assign ret_V_238_fu_8637_p1 = zext_ln1494_88_fu_7724_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26502:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_23_fu_7292_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26502 | assign ret_V_23_fu_7295_p0 = zext_ln1494_23_fu_7292_p1;
[2025-06-27 18:06:05,140]       |                            ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26504:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_91_fu_7740_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26504 | assign ret_V_241_fu_8650_p1 = zext_ln1494_91_fu_7740_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26506:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_93_fu_7756_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26506 | assign ret_V_243_fu_8663_p1 = zext_ln1494_93_fu_7756_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26508:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_95_fu_7772_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26508 | assign ret_V_245_fu_8676_p1 = zext_ln1494_95_fu_7772_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26510:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_97_fu_7788_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26510 | assign ret_V_247_fu_8689_p1 = zext_ln1494_97_fu_7788_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26512:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_100_fu_7804_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26512 | assign ret_V_250_fu_8702_p1 = zext_ln1494_100_fu_7804_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26514:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_102_fu_7820_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26514 | assign ret_V_252_fu_8715_p1 = zext_ln1494_102_fu_7820_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26516:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_105_fu_7836_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26516 | assign ret_V_255_fu_8728_p1 = zext_ln1494_105_fu_7836_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26518:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_107_fu_7852_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26518 | assign ret_V_257_fu_8741_p1 = zext_ln1494_107_fu_7852_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26520:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_110_fu_7868_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26520 | assign ret_V_260_fu_8754_p1 = zext_ln1494_110_fu_7868_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26522:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_111_fu_7884_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26522 | assign ret_V_261_fu_8767_p1 = zext_ln1494_111_fu_7884_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26524:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_113_fu_7900_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26524 | assign ret_V_263_fu_8780_p1 = zext_ln1494_113_fu_7900_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26526:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_117_fu_7916_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26526 | assign ret_V_267_fu_8793_p1 = zext_ln1494_117_fu_7916_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26528:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_118_fu_7932_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26528 | assign ret_V_268_fu_8806_p1 = zext_ln1494_118_fu_7932_p1;
[2025-06-27 18:06:05,140]       |                             ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26530:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_26_fu_7308_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,140] 26530 | assign ret_V_26_fu_7311_p0 = zext_ln1494_26_fu_7308_p1;
[2025-06-27 18:06:05,140]       |                            ^
[2025-06-27 18:06:05,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26532:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_122_fu_7948_p1' generates 8 bits.
[2025-06-27 18:06:05,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26532 | assign ret_V_272_fu_8819_p1 = zext_ln1494_122_fu_7948_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26534:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_123_fu_7964_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26534 | assign ret_V_273_fu_8832_p1 = zext_ln1494_123_fu_7964_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26536:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_127_fu_7980_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26536 | assign ret_V_277_fu_8845_p1 = zext_ln1494_127_fu_7980_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26538:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_128_fu_7996_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26538 | assign ret_V_278_fu_8858_p1 = zext_ln1494_128_fu_7996_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26540:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_130_fu_8012_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26540 | assign ret_V_280_fu_8871_p1 = zext_ln1494_130_fu_8012_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26542:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_132_fu_8028_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26542 | assign ret_V_282_fu_8884_p1 = zext_ln1494_132_fu_8028_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26544:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_136_fu_8044_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26544 | assign ret_V_286_fu_8897_p1 = zext_ln1494_136_fu_8044_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26546:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_137_fu_8060_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26546 | assign ret_V_287_fu_8910_p1 = zext_ln1494_137_fu_8060_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26548:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_28_fu_7324_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26548 | assign ret_V_28_fu_7327_p0 = zext_ln1494_28_fu_7324_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26550:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_141_fu_8076_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26550 | assign ret_V_291_fu_8923_p1 = zext_ln1494_141_fu_8076_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26552:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_142_fu_8092_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26552 | assign ret_V_292_fu_8936_p1 = zext_ln1494_142_fu_8092_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26554:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_144_fu_8108_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26554 | assign ret_V_294_fu_8949_p1 = zext_ln1494_144_fu_8108_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26556:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_146_fu_8124_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26556 | assign ret_V_296_fu_8962_p1 = zext_ln1494_146_fu_8124_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26558:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_147_fu_8140_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26558 | assign ret_V_297_fu_8975_p1 = zext_ln1494_147_fu_8140_p1;
[2025-06-27 18:06:05,141]       |                             ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26560:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_31_fu_7340_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26560 | assign ret_V_31_fu_7343_p0 = zext_ln1494_31_fu_7340_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26562:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_33_fu_7356_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26562 | assign ret_V_33_fu_7359_p0 = zext_ln1494_33_fu_7356_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26564:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_36_fu_7372_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26564 | assign ret_V_36_fu_7375_p0 = zext_ln1494_36_fu_7372_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26566:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_38_fu_7388_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26566 | assign ret_V_38_fu_7391_p0 = zext_ln1494_38_fu_7388_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26568:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_7148_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26568 | assign ret_V_3_fu_7151_p0 = zext_ln1494_3_fu_7148_p1;
[2025-06-27 18:06:05,141]       |                           ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26570:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_40_fu_7404_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26570 | assign ret_V_40_fu_7407_p0 = zext_ln1494_40_fu_7404_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26572:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_42_fu_7420_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26572 | assign ret_V_42_fu_7423_p0 = zext_ln1494_42_fu_7420_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26574:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_45_fu_7436_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26574 | assign ret_V_45_fu_7439_p0 = zext_ln1494_45_fu_7436_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26576:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_47_fu_7452_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26576 | assign ret_V_47_fu_7455_p0 = zext_ln1494_47_fu_7452_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26578:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_48_fu_7468_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26578 | assign ret_V_48_fu_7471_p0 = zext_ln1494_48_fu_7468_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26580:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_50_fu_7484_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26580 | assign ret_V_50_fu_7487_p0 = zext_ln1494_50_fu_7484_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26582:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_53_fu_7500_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26582 | assign ret_V_53_fu_7503_p0 = zext_ln1494_53_fu_7500_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26584:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_55_fu_7516_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26584 | assign ret_V_55_fu_7519_p0 = zext_ln1494_55_fu_7516_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26586:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_57_fu_7532_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26586 | assign ret_V_57_fu_7535_p0 = zext_ln1494_57_fu_7532_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26588:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_59_fu_7548_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26588 | assign ret_V_59_fu_7551_p0 = zext_ln1494_59_fu_7548_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26590:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_7164_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26590 | assign ret_V_5_fu_7167_p0 = zext_ln1494_5_fu_7164_p1;
[2025-06-27 18:06:05,141]       |                           ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26592:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_62_fu_7564_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26592 | assign ret_V_62_fu_7567_p0 = zext_ln1494_62_fu_7564_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26594:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_64_fu_7580_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26594 | assign ret_V_64_fu_7583_p0 = zext_ln1494_64_fu_7580_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26596:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_67_fu_7596_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26596 | assign ret_V_67_fu_7599_p0 = zext_ln1494_67_fu_7596_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26598:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_69_fu_7612_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26598 | assign ret_V_69_fu_7615_p0 = zext_ln1494_69_fu_7612_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26600:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_72_fu_7628_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26600 | assign ret_V_72_fu_7631_p0 = zext_ln1494_72_fu_7628_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26602:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_74_fu_7644_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26602 | assign ret_V_74_fu_7647_p0 = zext_ln1494_74_fu_7644_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26604:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_76_fu_7660_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26604 | assign ret_V_76_fu_7663_p0 = zext_ln1494_76_fu_7660_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26606:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_80_fu_7676_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26606 | assign ret_V_80_fu_7679_p0 = zext_ln1494_80_fu_7676_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26608:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_81_fu_7692_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26608 | assign ret_V_81_fu_7695_p0 = zext_ln1494_81_fu_7692_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26610:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_86_fu_7708_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26610 | assign ret_V_86_fu_7711_p0 = zext_ln1494_86_fu_7708_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26612:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_88_fu_7724_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26612 | assign ret_V_88_fu_7727_p0 = zext_ln1494_88_fu_7724_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26614:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_7180_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26614 | assign ret_V_8_fu_7183_p0 = zext_ln1494_8_fu_7180_p1;
[2025-06-27 18:06:05,141]       |                           ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26616:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_91_fu_7740_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26616 | assign ret_V_91_fu_7743_p0 = zext_ln1494_91_fu_7740_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26618:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_93_fu_7756_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26618 | assign ret_V_93_fu_7759_p0 = zext_ln1494_93_fu_7756_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26620:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_95_fu_7772_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26620 | assign ret_V_95_fu_7775_p0 = zext_ln1494_95_fu_7772_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26622:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_97_fu_7788_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26622 | assign ret_V_97_fu_7791_p0 = zext_ln1494_97_fu_7788_p1;
[2025-06-27 18:06:05,141]       |                            ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26624:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_7132_p1' generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26624 | assign ret_V_fu_7135_p0 = zext_ln1494_fu_7132_p1;
[2025-06-27 18:06:05,141]       |                         ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26626:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26626 | assign sext_ln1039_1_fu_10546_p1 = $signed(p_ZL7threshs_0_1_q0);
[2025-06-27 18:06:05,141]       |                                  ^
[2025-06-27 18:06:05,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26628:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,141] 26628 | assign sext_ln1039_2_fu_10566_p1 = $signed(p_ZL7threshs_0_2_q0);
[2025-06-27 18:06:05,141]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26630:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26630 | assign sext_ln1039_3_fu_10586_p1 = $signed(p_ZL7threshs_0_3_q0);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26632:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26632 | assign sext_ln1039_4_fu_10606_p1 = $signed(p_ZL7threshs_0_4_q0);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26634:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26634 | assign sext_ln1039_5_fu_10950_p1 = $signed(p_ZL7threshs_1_0_q0);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26636:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26636 | assign sext_ln1039_6_fu_10970_p1 = $signed(p_ZL7threshs_1_1_q0);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26638:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26638 | assign sext_ln1039_fu_10526_p1 = $signed(p_ZL7threshs_0_0_q0);
[2025-06-27 18:06:05,142]       |                                ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26640:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_reg_17090' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26640 | assign sext_ln840_100_fu_9843_p1 = add_ln840_122_reg_17090;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26642:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12554_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26642 | assign sext_ln840_102_fu_9846_p1 = grp_fu_12554_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26644:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26644 | assign sext_ln840_103_fu_9855_p1 = $signed(add_ln840_125_fu_9849_p2);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26646:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11591_p3' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26646 | assign sext_ln840_104_fu_9150_p1 = grp_fu_11591_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26648:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11600_p3' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26648 | assign sext_ln840_105_fu_9153_p1 = grp_fu_11600_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26650:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26650 | assign sext_ln840_106_fu_9871_p1 = $signed(add_ln840_130_reg_17100);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26652:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_reg_17105' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26652 | assign sext_ln840_107_fu_9874_p1 = add_ln840_131_reg_17105;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26654:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12563_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26654 | assign sext_ln840_109_fu_9877_p1 = grp_fu_12563_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26656:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26656 | assign sext_ln840_10_fu_9415_p1 = $signed(add_ln840_10_reg_16880);
[2025-06-27 18:06:05,142]       |                                 ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26658:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26658 | assign sext_ln840_110_fu_9886_p1 = $signed(add_ln840_134_fu_9880_p2);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26660:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_reg_17115' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26660 | assign sext_ln840_111_fu_9896_p1 = add_ln840_136_reg_17115;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26662:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12572_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26662 | assign sext_ln840_113_fu_9899_p1 = grp_fu_12572_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26664:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26664 | assign sext_ln840_114_fu_9908_p1 = $signed(add_ln840_139_fu_9902_p2);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26666:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_reg_17125' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26666 | assign sext_ln840_115_fu_9912_p1 = add_ln840_140_reg_17125;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26668:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12581_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26668 | assign sext_ln840_117_fu_9915_p1 = grp_fu_12581_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26670:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26670 | assign sext_ln840_118_fu_9924_p1 = $signed(add_ln840_143_fu_9918_p2);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26672:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_reg_16885' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26672 | assign sext_ln840_11_fu_9418_p1 = add_ln840_11_reg_16885;
[2025-06-27 18:06:05,142]       |                                 ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26674:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12473_p3' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26674 | assign sext_ln840_120_fu_9171_p1 = grp_fu_12473_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26676:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12464_p3' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26676 | assign sext_ln840_121_fu_9174_p1 = grp_fu_12464_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26678:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26678 | assign sext_ln840_122_fu_9958_p1 = $signed(add_ln840_151_reg_17135);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26680:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_reg_17140' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26680 | assign sext_ln840_123_fu_9961_p1 = add_ln840_152_reg_17140;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26682:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12878_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26682 | assign sext_ln840_125_fu_9964_p1 = grp_fu_12878_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26684:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26684 | assign sext_ln840_126_fu_9973_p1 = $signed(add_ln840_155_fu_9967_p2);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26686:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12412_p3' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26686 | assign sext_ln840_127_fu_9186_p1 = grp_fu_12412_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26688:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12421_p3' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26688 | assign sext_ln840_128_fu_9189_p1 = grp_fu_12421_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26690:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26690 | assign sext_ln840_129_fu_9983_p1 = $signed(add_ln840_159_reg_17150);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26692:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_reg_17155' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26692 | assign sext_ln840_130_fu_9986_p1 = add_ln840_160_reg_17155;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26694:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12869_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26694 | assign sext_ln840_132_fu_9989_p1 = grp_fu_12869_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26696:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26696 | assign sext_ln840_133_fu_9998_p1 = $signed(add_ln840_163_fu_9992_p2);
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26698:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12343_p3' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26698 | assign sext_ln840_134_fu_9201_p1 = grp_fu_12343_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26700:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12352_p3' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26700 | assign sext_ln840_135_fu_9204_p1 = grp_fu_12352_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26702:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26702 | assign sext_ln840_136_fu_10014_p1 = $signed(add_ln840_168_reg_17165);
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26704:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_reg_17170' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26704 | assign sext_ln840_137_fu_10017_p1 = add_ln840_169_reg_17170;
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26706:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12842_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26706 | assign sext_ln840_139_fu_10020_p1 = grp_fu_12842_p3;
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26708:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12671_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26708 | assign sext_ln840_13_fu_9421_p1 = grp_fu_12671_p3;
[2025-06-27 18:06:05,142]       |                                 ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26710:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26710 | assign sext_ln840_140_fu_10029_p1 = $signed(add_ln840_172_fu_10023_p2);
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26712:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_reg_17180' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26712 | assign sext_ln840_141_fu_10039_p1 = add_ln840_174_reg_17180;
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26714:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12851_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26714 | assign sext_ln840_143_fu_10042_p1 = grp_fu_12851_p3;
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26716:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26716 | assign sext_ln840_144_fu_10051_p1 = $signed(add_ln840_177_fu_10045_p2);
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26718:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_reg_17190' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26718 | assign sext_ln840_145_fu_10055_p1 = add_ln840_178_reg_17190;
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26720:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12860_p3' generates 10 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26720 | assign sext_ln840_147_fu_10058_p1 = grp_fu_12860_p3;
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26722:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26722 | assign sext_ln840_148_fu_10067_p1 = $signed(add_ln840_181_fu_10061_p2);
[2025-06-27 18:06:05,142]       |                                   ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26724:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12205_p3' generates 9 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,142] 26724 | assign sext_ln840_149_fu_9222_p1 = grp_fu_12205_p3;
[2025-06-27 18:06:05,142]       |                                  ^
[2025-06-27 18:06:05,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26726:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26726 | assign sext_ln840_14_fu_9430_p1 = $signed(add_ln840_14_fu_9424_p2);
[2025-06-27 18:06:05,143]       |                                 ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26728:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12214_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26728 | assign sext_ln840_150_fu_9225_p1 = grp_fu_12214_p3;
[2025-06-27 18:06:05,143]       |                                  ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26730:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26730 | assign sext_ln840_151_fu_10089_p1 = $signed(add_ln840_187_reg_17200);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26732:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_17205' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26732 | assign sext_ln840_152_fu_10092_p1 = add_ln840_188_reg_17205;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26734:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12788_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26734 | assign sext_ln840_154_fu_10095_p1 = grp_fu_12788_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26736:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26736 | assign sext_ln840_155_fu_10104_p1 = $signed(add_ln840_191_fu_10098_p2);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26738:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_reg_17215' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26738 | assign sext_ln840_156_fu_10114_p1 = add_ln840_193_reg_17215;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26740:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12797_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26740 | assign sext_ln840_158_fu_10117_p1 = grp_fu_12797_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26742:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26742 | assign sext_ln840_159_fu_10126_p1 = $signed(add_ln840_196_fu_10120_p2);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26744:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11789_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26744 | assign sext_ln840_15_fu_9015_p1 = grp_fu_11789_p3;
[2025-06-27 18:06:05,143]       |                                 ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26746:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_reg_17225' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26746 | assign sext_ln840_160_fu_10130_p1 = add_ln840_197_reg_17225;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26748:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12806_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26748 | assign sext_ln840_162_fu_10133_p1 = grp_fu_12806_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26750:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26750 | assign sext_ln840_163_fu_10142_p1 = $signed(add_ln840_200_fu_10136_p2);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26752:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12274_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26752 | assign sext_ln840_164_fu_9243_p1 = grp_fu_12274_p3;
[2025-06-27 18:06:05,143]       |                                  ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26754:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12283_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26754 | assign sext_ln840_165_fu_9246_p1 = grp_fu_12283_p3;
[2025-06-27 18:06:05,143]       |                                  ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26756:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26756 | assign sext_ln840_166_fu_10158_p1 = $signed(add_ln840_205_reg_17235);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26758:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_reg_17240' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26758 | assign sext_ln840_167_fu_10161_p1 = add_ln840_206_reg_17240;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26760:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12815_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26760 | assign sext_ln840_169_fu_10164_p1 = grp_fu_12815_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26762:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11798_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26762 | assign sext_ln840_16_fu_9018_p1 = grp_fu_11798_p3;
[2025-06-27 18:06:05,143]       |                                 ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26764:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26764 | assign sext_ln840_170_fu_10173_p1 = $signed(add_ln840_209_fu_10167_p2);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26766:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_reg_17250' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26766 | assign sext_ln840_171_fu_10183_p1 = add_ln840_211_reg_17250;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26768:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12824_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26768 | assign sext_ln840_173_fu_10186_p1 = grp_fu_12824_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26770:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26770 | assign sext_ln840_174_fu_10195_p1 = $signed(add_ln840_214_fu_10189_p2);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26772:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_reg_17260' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26772 | assign sext_ln840_175_fu_10199_p1 = add_ln840_215_reg_17260;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26774:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12833_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26774 | assign sext_ln840_177_fu_10202_p1 = grp_fu_12833_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26776:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26776 | assign sext_ln840_178_fu_10211_p1 = $signed(add_ln840_218_fu_10205_p2);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26778:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11937_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26778 | assign sext_ln840_179_fu_9264_p1 = grp_fu_11937_p3;
[2025-06-27 18:06:05,143]       |                                  ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26780:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26780 | assign sext_ln840_17_fu_9446_p1 = $signed(add_ln840_19_reg_16895);
[2025-06-27 18:06:05,143]       |                                 ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26782:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11946_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26782 | assign sext_ln840_180_fu_9267_p1 = grp_fu_11946_p3;
[2025-06-27 18:06:05,143]       |                                  ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26784:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26784 | assign sext_ln840_181_fu_10239_p1 = $signed(add_ln840_225_reg_17270);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26786:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_reg_17275' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26786 | assign sext_ln840_182_fu_10242_p1 = add_ln840_226_reg_17275;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26788:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12689_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26788 | assign sext_ln840_184_fu_10245_p1 = grp_fu_12689_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26790:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26790 | assign sext_ln840_185_fu_10254_p1 = $signed(add_ln840_229_fu_10248_p2);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26792:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11972_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26792 | assign sext_ln840_186_fu_9279_p1 = grp_fu_11972_p3;
[2025-06-27 18:06:05,143]       |                                  ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26794:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11981_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26794 | assign sext_ln840_187_fu_9282_p1 = grp_fu_11981_p3;
[2025-06-27 18:06:05,143]       |                                  ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26796:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26796 | assign sext_ln840_188_fu_10264_p1 = $signed(add_ln840_233_reg_17285);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26798:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_reg_17290' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26798 | assign sext_ln840_189_fu_10267_p1 = add_ln840_234_reg_17290;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26800:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_reg_16900' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26800 | assign sext_ln840_18_fu_9449_p1 = add_ln840_20_reg_16900;
[2025-06-27 18:06:05,143]       |                                 ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26802:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12698_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26802 | assign sext_ln840_191_fu_10270_p1 = grp_fu_12698_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26804:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26804 | assign sext_ln840_192_fu_10279_p1 = $signed(add_ln840_237_fu_10273_p2);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26806:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12007_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26806 | assign sext_ln840_193_fu_9294_p1 = grp_fu_12007_p3;
[2025-06-27 18:06:05,143]       |                                  ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26808:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12016_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26808 | assign sext_ln840_194_fu_9297_p1 = grp_fu_12016_p3;
[2025-06-27 18:06:05,143]       |                                  ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26810:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26810 | assign sext_ln840_195_fu_10295_p1 = $signed(add_ln840_242_reg_17300);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26812:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_reg_17305' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26812 | assign sext_ln840_196_fu_10298_p1 = add_ln840_243_reg_17305;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26814:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12707_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26814 | assign sext_ln840_198_fu_10301_p1 = grp_fu_12707_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26816:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26816 | assign sext_ln840_199_fu_10310_p1 = $signed(add_ln840_246_fu_10304_p2);
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26818:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11919_p3' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26818 | assign sext_ln840_1_fu_8985_p1 = grp_fu_11919_p3;
[2025-06-27 18:06:05,143]       |                                ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26820:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_reg_17315' generates 9 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26820 | assign sext_ln840_200_fu_10320_p1 = add_ln840_248_reg_17315;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26822:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12716_p3' generates 10 bits.
[2025-06-27 18:06:05,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,143] 26822 | assign sext_ln840_202_fu_10323_p1 = grp_fu_12716_p3;
[2025-06-27 18:06:05,143]       |                                   ^
[2025-06-27 18:06:05,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26824:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26824 | assign sext_ln840_203_fu_10332_p1 = $signed(add_ln840_251_fu_10326_p2);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26826:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_252_reg_17325' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26826 | assign sext_ln840_204_fu_10336_p1 = add_ln840_252_reg_17325;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26828:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12725_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26828 | assign sext_ln840_206_fu_10339_p1 = grp_fu_12725_p3;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26830:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26830 | assign sext_ln840_207_fu_10348_p1 = $signed(add_ln840_255_fu_10342_p2);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26832:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12076_p3' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26832 | assign sext_ln840_208_fu_9315_p1 = grp_fu_12076_p3;
[2025-06-27 18:06:05,144]       |                                  ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26834:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12085_p3' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26834 | assign sext_ln840_209_fu_9318_p1 = grp_fu_12085_p3;
[2025-06-27 18:06:05,144]       |                                  ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26836:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12644_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26836 | assign sext_ln840_20_fu_9452_p1 = grp_fu_12644_p3;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26838:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26838 | assign sext_ln840_210_fu_10370_p1 = $signed(add_ln840_261_reg_17335);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26840:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_262_reg_17340' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26840 | assign sext_ln840_211_fu_10373_p1 = add_ln840_262_reg_17340;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26842:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12734_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26842 | assign sext_ln840_213_fu_10376_p1 = grp_fu_12734_p3;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26844:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26844 | assign sext_ln840_214_fu_10385_p1 = $signed(add_ln840_265_fu_10379_p2);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26846:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_267_reg_17350' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26846 | assign sext_ln840_215_fu_10395_p1 = add_ln840_267_reg_17350;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26848:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12743_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26848 | assign sext_ln840_217_fu_10398_p1 = grp_fu_12743_p3;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26850:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26850 | assign sext_ln840_218_fu_10407_p1 = $signed(add_ln840_270_fu_10401_p2);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26852:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_271_reg_17360' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26852 | assign sext_ln840_219_fu_10411_p1 = add_ln840_271_reg_17360;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26854:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26854 | assign sext_ln840_21_fu_9461_p1 = $signed(add_ln840_23_fu_9455_p2);
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26856:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12752_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26856 | assign sext_ln840_221_fu_10414_p1 = grp_fu_12752_p3;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26858:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26858 | assign sext_ln840_222_fu_10423_p1 = $signed(add_ln840_274_fu_10417_p2);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26860:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12145_p3' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26860 | assign sext_ln840_223_fu_9336_p1 = grp_fu_12145_p3;
[2025-06-27 18:06:05,144]       |                                  ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26862:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12154_p3' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26862 | assign sext_ln840_224_fu_9339_p1 = grp_fu_12154_p3;
[2025-06-27 18:06:05,144]       |                                  ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26864:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26864 | assign sext_ln840_225_fu_10439_p1 = $signed(add_ln840_279_reg_17370);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26866:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_280_reg_17375' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26866 | assign sext_ln840_226_fu_10442_p1 = add_ln840_280_reg_17375;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26868:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12761_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26868 | assign sext_ln840_228_fu_10445_p1 = grp_fu_12761_p3;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26870:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26870 | assign sext_ln840_229_fu_10454_p1 = $signed(add_ln840_283_fu_10448_p2);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26872:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_16910' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26872 | assign sext_ln840_22_fu_9471_p1 = add_ln840_25_reg_16910;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26874:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_285_reg_17385' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26874 | assign sext_ln840_230_fu_10464_p1 = add_ln840_285_reg_17385;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26876:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12770_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26876 | assign sext_ln840_232_fu_10467_p1 = grp_fu_12770_p3;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26878:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26878 | assign sext_ln840_233_fu_10476_p1 = $signed(add_ln840_288_fu_10470_p2);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26880:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_289_reg_17395' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26880 | assign sext_ln840_234_fu_10480_p1 = add_ln840_289_reg_17395;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26882:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12779_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26882 | assign sext_ln840_236_fu_10483_p1 = grp_fu_12779_p3;
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26884:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26884 | assign sext_ln840_237_fu_10492_p1 = $signed(add_ln840_292_fu_10486_p2);
[2025-06-27 18:06:05,144]       |                                   ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26886:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12653_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26886 | assign sext_ln840_24_fu_9474_p1 = grp_fu_12653_p3;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26888:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26888 | assign sext_ln840_25_fu_9483_p1 = $signed(add_ln840_28_fu_9477_p2);
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26890:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_reg_16920' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26890 | assign sext_ln840_26_fu_9487_p1 = add_ln840_29_reg_16920;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26892:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12662_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26892 | assign sext_ln840_28_fu_9490_p1 = grp_fu_12662_p3;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26894:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26894 | assign sext_ln840_29_fu_9499_p1 = $signed(add_ln840_32_fu_9493_p2);
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26896:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11910_p3' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26896 | assign sext_ln840_2_fu_8988_p1 = grp_fu_11910_p3;
[2025-06-27 18:06:05,144]       |                                ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26898:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11651_p3' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26898 | assign sext_ln840_30_fu_9036_p1 = grp_fu_11651_p3;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26900:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11660_p3' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26900 | assign sext_ln840_31_fu_9039_p1 = grp_fu_11660_p3;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26902:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26902 | assign sext_ln840_32_fu_9521_p1 = $signed(add_ln840_38_reg_16930);
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26904:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_reg_16935' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26904 | assign sext_ln840_33_fu_9524_p1 = add_ln840_39_reg_16935;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26906:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12590_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26906 | assign sext_ln840_35_fu_9527_p1 = grp_fu_12590_p3;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26908:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26908 | assign sext_ln840_36_fu_9536_p1 = $signed(add_ln840_42_fu_9530_p2);
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26910:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_reg_16945' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26910 | assign sext_ln840_37_fu_9546_p1 = add_ln840_44_reg_16945;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26912:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12599_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26912 | assign sext_ln840_39_fu_9549_p1 = grp_fu_12599_p3;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26914:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26914 | assign sext_ln840_3_fu_9390_p1 = $signed(add_ln840_2_reg_16865);
[2025-06-27 18:06:05,144]       |                                ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26916:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26916 | assign sext_ln840_40_fu_9558_p1 = $signed(add_ln840_47_fu_9552_p2);
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26918:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_48_reg_16955' generates 9 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26918 | assign sext_ln840_41_fu_9562_p1 = add_ln840_48_reg_16955;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26920:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12608_p3' generates 10 bits.
[2025-06-27 18:06:05,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,144] 26920 | assign sext_ln840_43_fu_9565_p1 = grp_fu_12608_p3;
[2025-06-27 18:06:05,144]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26922:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26922 | assign sext_ln840_44_fu_9574_p1 = $signed(add_ln840_51_fu_9568_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26924:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11720_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26924 | assign sext_ln840_45_fu_9057_p1 = grp_fu_11720_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26926:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11729_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26926 | assign sext_ln840_46_fu_9060_p1 = grp_fu_11729_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26928:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26928 | assign sext_ln840_47_fu_9590_p1 = $signed(add_ln840_56_reg_16965);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26930:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_16970' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26930 | assign sext_ln840_48_fu_9593_p1 = add_ln840_57_reg_16970;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26932:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_16870' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26932 | assign sext_ln840_4_fu_9393_p1 = add_ln840_3_reg_16870;
[2025-06-27 18:06:05,145]       |                                ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26934:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12617_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26934 | assign sext_ln840_50_fu_9596_p1 = grp_fu_12617_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26936:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26936 | assign sext_ln840_51_fu_9605_p1 = $signed(add_ln840_60_fu_9599_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26938:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_reg_16980' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26938 | assign sext_ln840_52_fu_9615_p1 = add_ln840_62_reg_16980;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26940:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12626_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26940 | assign sext_ln840_54_fu_9618_p1 = grp_fu_12626_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26942:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26942 | assign sext_ln840_55_fu_9627_p1 = $signed(add_ln840_65_fu_9621_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26944:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_reg_16990' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26944 | assign sext_ln840_56_fu_9631_p1 = add_ln840_66_reg_16990;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26946:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12635_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26946 | assign sext_ln840_58_fu_9634_p1 = grp_fu_12635_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26948:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26948 | assign sext_ln840_59_fu_9643_p1 = $signed(add_ln840_69_fu_9637_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26950:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11383_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26950 | assign sext_ln840_60_fu_9078_p1 = grp_fu_11383_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26952:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11392_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26952 | assign sext_ln840_61_fu_9081_p1 = grp_fu_11392_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26954:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26954 | assign sext_ln840_62_fu_9671_p1 = $signed(add_ln840_76_reg_17000);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26956:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_reg_17005' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26956 | assign sext_ln840_63_fu_9674_p1 = add_ln840_77_reg_17005;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26958:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12491_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26958 | assign sext_ln840_65_fu_9677_p1 = grp_fu_12491_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26960:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26960 | assign sext_ln840_66_fu_9686_p1 = $signed(add_ln840_80_fu_9680_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26962:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11418_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26962 | assign sext_ln840_67_fu_9093_p1 = grp_fu_11418_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26964:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11427_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26964 | assign sext_ln840_68_fu_9096_p1 = grp_fu_11427_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26966:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26966 | assign sext_ln840_69_fu_9696_p1 = $signed(add_ln840_84_reg_17015);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26968:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12680_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26968 | assign sext_ln840_6_fu_9396_p1 = grp_fu_12680_p3;
[2025-06-27 18:06:05,145]       |                                ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26970:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_reg_17020' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26970 | assign sext_ln840_70_fu_9699_p1 = add_ln840_85_reg_17020;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26972:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12500_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26972 | assign sext_ln840_72_fu_9702_p1 = grp_fu_12500_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26974:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26974 | assign sext_ln840_73_fu_9711_p1 = $signed(add_ln840_88_fu_9705_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26976:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11453_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26976 | assign sext_ln840_74_fu_9108_p1 = grp_fu_11453_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26978:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11462_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26978 | assign sext_ln840_75_fu_9111_p1 = grp_fu_11462_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26980:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26980 | assign sext_ln840_76_fu_9727_p1 = $signed(add_ln840_93_reg_17030);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26982:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_reg_17035' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26982 | assign sext_ln840_77_fu_9730_p1 = add_ln840_94_reg_17035;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26984:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12509_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26984 | assign sext_ln840_79_fu_9733_p1 = grp_fu_12509_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26986:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26986 | assign sext_ln840_7_fu_9405_p1 = $signed(add_ln840_6_fu_9399_p2);
[2025-06-27 18:06:05,145]       |                                ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26988:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26988 | assign sext_ln840_80_fu_9742_p1 = $signed(add_ln840_97_fu_9736_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26990:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_99_reg_17045' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26990 | assign sext_ln840_81_fu_9752_p1 = add_ln840_99_reg_17045;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26992:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12518_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26992 | assign sext_ln840_83_fu_9755_p1 = grp_fu_12518_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26994:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26994 | assign sext_ln840_84_fu_9764_p1 = $signed(add_ln840_102_fu_9758_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26996:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_reg_17055' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26996 | assign sext_ln840_85_fu_9768_p1 = add_ln840_103_reg_17055;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:26998:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12527_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 26998 | assign sext_ln840_87_fu_9771_p1 = grp_fu_12527_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27000:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 27000 | assign sext_ln840_88_fu_9780_p1 = $signed(add_ln840_106_fu_9774_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27002:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11522_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 27002 | assign sext_ln840_89_fu_9129_p1 = grp_fu_11522_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27004:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11858_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 27004 | assign sext_ln840_8_fu_9000_p1 = grp_fu_11858_p3;
[2025-06-27 18:06:05,145]       |                                ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27006:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11531_p3' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 27006 | assign sext_ln840_90_fu_9132_p1 = grp_fu_11531_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27008:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 27008 | assign sext_ln840_91_fu_9802_p1 = $signed(add_ln840_112_reg_17065);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27010:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_reg_17070' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 27010 | assign sext_ln840_92_fu_9805_p1 = add_ln840_113_reg_17070;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27012:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12536_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 27012 | assign sext_ln840_94_fu_9808_p1 = grp_fu_12536_p3;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27014:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 27014 | assign sext_ln840_95_fu_9817_p1 = $signed(add_ln840_116_fu_9811_p2);
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27016:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_118_reg_17080' generates 9 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,145] 27016 | assign sext_ln840_96_fu_9827_p1 = add_ln840_118_reg_17080;
[2025-06-27 18:06:05,145]       |                                 ^
[2025-06-27 18:06:05,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27018:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12545_p3' generates 10 bits.
[2025-06-27 18:06:05,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27018 | assign sext_ln840_98_fu_9830_p1 = grp_fu_12545_p3;
[2025-06-27 18:06:05,146]       |                                 ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27020:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27020 | assign sext_ln840_99_fu_9839_p1 = $signed(add_ln840_121_fu_9833_p2);
[2025-06-27 18:06:05,146]       |                                 ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27022:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11867_p3' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27022 | assign sext_ln840_9_fu_9003_p1 = grp_fu_11867_p3;
[2025-06-27 18:06:05,146]       |                                ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27080:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_2_q0' generates 8 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27080 | assign zext_ln1039_10_fu_10990_p1 = p_ZL7threshs_1_2_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27082:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_3_q0' generates 8 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27082 | assign zext_ln1039_11_fu_11010_p1 = p_ZL7threshs_1_3_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27084:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_4_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27084 | assign zext_ln1039_12_fu_11030_p1 = p_ZL7threshs_1_4_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27086:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_5_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27086 | assign zext_ln1039_13_fu_11050_p1 = p_ZL7threshs_1_5_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27088:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_6_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27088 | assign zext_ln1039_14_fu_11070_p1 = p_ZL7threshs_1_6_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27090:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_7_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27090 | assign zext_ln1039_15_fu_11090_p1 = p_ZL7threshs_1_7_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27092:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_8_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27092 | assign zext_ln1039_16_fu_11110_p1 = p_ZL7threshs_1_8_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27094:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_9_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27094 | assign zext_ln1039_17_fu_11130_p1 = p_ZL7threshs_1_9_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27096:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_10_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27096 | assign zext_ln1039_18_fu_11150_p1 = p_ZL7threshs_1_10_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27098:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_11_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27098 | assign zext_ln1039_19_fu_11170_p1 = p_ZL7threshs_1_11_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27100:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_6_q0' generates 8 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27100 | assign zext_ln1039_1_fu_10646_p1 = p_ZL7threshs_0_6_q0;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27102:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_12_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27102 | assign zext_ln1039_20_fu_11190_p1 = p_ZL7threshs_1_12_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27104:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_13_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27104 | assign zext_ln1039_21_fu_11210_p1 = p_ZL7threshs_1_13_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27106:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_14_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27106 | assign zext_ln1039_22_fu_11230_p1 = p_ZL7threshs_1_14_q0;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27108:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_7_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27108 | assign zext_ln1039_2_fu_10666_p1 = p_ZL7threshs_0_7_q0;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27110:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_8_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27110 | assign zext_ln1039_3_fu_10686_p1 = p_ZL7threshs_0_8_q0;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27112:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_9_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27112 | assign zext_ln1039_4_fu_10706_p1 = p_ZL7threshs_0_9_q0;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27114:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_10_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27114 | assign zext_ln1039_5_fu_10726_p1 = p_ZL7threshs_0_10_q0;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27116:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_11_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27116 | assign zext_ln1039_6_fu_10746_p1 = p_ZL7threshs_0_11_q0;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27118:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_12_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27118 | assign zext_ln1039_7_fu_10766_p1 = p_ZL7threshs_0_12_q0;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27120:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_13_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27120 | assign zext_ln1039_8_fu_10786_p1 = p_ZL7threshs_0_13_q0;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27122:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_14_q0' generates 9 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27122 | assign zext_ln1039_9_fu_10806_p1 = p_ZL7threshs_0_14_q0;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27124:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_5_q0' generates 8 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27124 | assign zext_ln1039_fu_10626_p1 = p_ZL7threshs_0_5_q0;
[2025-06-27 18:06:05,146]       |                                ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27126:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_100_reg_15177_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27126 | assign zext_ln1494_100_fu_7804_p1 = r_V_100_reg_15177_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27128:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_101_fu_6102_p4' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27128 | assign zext_ln1494_101_fu_6115_p1 = r_V_101_fu_6102_p4;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27130:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_102_reg_15193_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27130 | assign zext_ln1494_102_fu_7820_p1 = r_V_102_reg_15193_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27132:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_103_reg_15198' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27132 | assign zext_ln1494_103_fu_7024_p1 = r_V_103_reg_15198;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27134:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_104_fu_6139_p4' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27134 | assign zext_ln1494_104_fu_6152_p1 = r_V_104_fu_6139_p4;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27136:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_105_reg_15214_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27136 | assign zext_ln1494_105_fu_7836_p1 = r_V_105_reg_15214_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27138:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_106_fu_6166_p4' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27138 | assign zext_ln1494_106_fu_6179_p1 = r_V_106_fu_6166_p4;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27140:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_107_reg_15230_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27140 | assign zext_ln1494_107_fu_7852_p1 = r_V_107_reg_15230_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27142:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_108_reg_15235' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27142 | assign zext_ln1494_108_fu_7030_p1 = r_V_108_reg_15235;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27144:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_109_fu_6203_p4' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27144 | assign zext_ln1494_109_fu_6216_p1 = r_V_109_fu_6203_p4;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27146:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_reg_14499_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27146 | assign zext_ln1494_10_fu_7196_p1 = r_V_10_reg_14499_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27148:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_110_reg_15251_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27148 | assign zext_ln1494_110_fu_7868_p1 = r_V_110_reg_15251_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27150:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_111_reg_15256_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27150 | assign zext_ln1494_111_fu_7884_p1 = r_V_111_reg_15256_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27152:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_112_fu_6240_p4' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27152 | assign zext_ln1494_112_fu_6253_p1 = r_V_112_fu_6240_p4;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27154:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_113_reg_15272_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27154 | assign zext_ln1494_113_fu_7900_p1 = r_V_113_reg_15272_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27156:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_114_fu_6267_p4' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27156 | assign zext_ln1494_114_fu_6280_p1 = r_V_114_fu_6267_p4;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27158:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_115_reg_15288' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27158 | assign zext_ln1494_115_fu_7036_p1 = r_V_115_reg_15288;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27160:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_116_fu_6294_p4' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27160 | assign zext_ln1494_116_fu_6307_p1 = r_V_116_fu_6294_p4;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27162:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_117_reg_15304_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27162 | assign zext_ln1494_117_fu_7916_p1 = r_V_117_reg_15304_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27164:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_118_reg_15309_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27164 | assign zext_ln1494_118_fu_7932_p1 = r_V_118_reg_15309_pp0_iter2_reg;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27166:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_119_fu_6331_p4' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27166 | assign zext_ln1494_119_fu_6344_p1 = r_V_119_fu_6331_p4;
[2025-06-27 18:06:05,146]       |                                   ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27168:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_fu_4936_p4' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27168 | assign zext_ln1494_11_fu_4949_p1 = r_V_11_fu_4936_p4;
[2025-06-27 18:06:05,146]       |                                  ^
[2025-06-27 18:06:05,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27170:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_120_reg_15325' generates 4 bits.
[2025-06-27 18:06:05,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,146] 27170 | assign zext_ln1494_120_fu_7042_p1 = r_V_120_reg_15325;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27172:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_121_fu_6358_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27172 | assign zext_ln1494_121_fu_6371_p1 = r_V_121_fu_6358_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27174:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_122_reg_15341_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27174 | assign zext_ln1494_122_fu_7948_p1 = r_V_122_reg_15341_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27176:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_123_reg_15346_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27176 | assign zext_ln1494_123_fu_7964_p1 = r_V_123_reg_15346_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27178:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_124_fu_6395_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27178 | assign zext_ln1494_124_fu_6408_p1 = r_V_124_fu_6395_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27180:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_125_reg_15362' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27180 | assign zext_ln1494_125_fu_7048_p1 = r_V_125_reg_15362;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27182:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_126_fu_6422_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27182 | assign zext_ln1494_126_fu_6435_p1 = r_V_126_fu_6422_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27184:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_127_reg_15378_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27184 | assign zext_ln1494_127_fu_7980_p1 = r_V_127_reg_15378_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27186:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_128_reg_15383_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27186 | assign zext_ln1494_128_fu_7996_p1 = r_V_128_reg_15383_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27188:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_129_fu_6459_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27188 | assign zext_ln1494_129_fu_6472_p1 = r_V_129_fu_6459_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27190:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_reg_14515_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27190 | assign zext_ln1494_12_fu_7212_p1 = r_V_12_reg_14515_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27192:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_130_reg_15399_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27192 | assign zext_ln1494_130_fu_8012_p1 = r_V_130_reg_15399_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27194:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_131_fu_6486_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27194 | assign zext_ln1494_131_fu_6499_p1 = r_V_131_fu_6486_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27196:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_132_reg_15415_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27196 | assign zext_ln1494_132_fu_8028_p1 = r_V_132_reg_15415_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27198:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_133_fu_6513_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27198 | assign zext_ln1494_133_fu_6526_p1 = r_V_133_fu_6513_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27200:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_134_reg_15431' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27200 | assign zext_ln1494_134_fu_7054_p1 = r_V_134_reg_15431;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27202:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_135_fu_6540_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27202 | assign zext_ln1494_135_fu_6553_p1 = r_V_135_fu_6540_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27204:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_136_reg_15447_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27204 | assign zext_ln1494_136_fu_8044_p1 = r_V_136_reg_15447_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27206:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_137_reg_15452_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27206 | assign zext_ln1494_137_fu_8060_p1 = r_V_137_reg_15452_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27208:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_138_fu_6577_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27208 | assign zext_ln1494_138_fu_6590_p1 = r_V_138_fu_6577_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27210:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_139_reg_15468' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27210 | assign zext_ln1494_139_fu_7060_p1 = r_V_139_reg_15468;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27212:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_fu_4963_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27212 | assign zext_ln1494_13_fu_4976_p1 = r_V_13_fu_4963_p4;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27214:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_140_fu_6604_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27214 | assign zext_ln1494_140_fu_6617_p1 = r_V_140_fu_6604_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27216:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_141_reg_15484_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27216 | assign zext_ln1494_141_fu_8076_p1 = r_V_141_reg_15484_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27218:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_142_reg_15489_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27218 | assign zext_ln1494_142_fu_8092_p1 = r_V_142_reg_15489_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27220:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_143_fu_6641_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27220 | assign zext_ln1494_143_fu_6654_p1 = r_V_143_fu_6641_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27222:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_144_reg_15505_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27222 | assign zext_ln1494_144_fu_8108_p1 = r_V_144_reg_15505_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27224:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_145_fu_6668_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27224 | assign zext_ln1494_145_fu_6681_p1 = r_V_145_fu_6668_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27226:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_146_reg_15521_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27226 | assign zext_ln1494_146_fu_8124_p1 = r_V_146_reg_15521_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27228:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_147_reg_15526_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27228 | assign zext_ln1494_147_fu_8140_p1 = r_V_147_reg_15526_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27230:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_148_fu_6705_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27230 | assign zext_ln1494_148_fu_6718_p1 = r_V_148_fu_6705_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27232:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_149_fu_6722_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27232 | assign zext_ln1494_149_fu_6735_p1 = r_V_149_fu_6722_p4;
[2025-06-27 18:06:05,147]       |                                   ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27234:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_reg_14531_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27234 | assign zext_ln1494_14_fu_7228_p1 = r_V_14_reg_14531_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27236:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_14536' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27236 | assign zext_ln1494_15_fu_6940_p1 = r_V_15_reg_14536;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27238:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_5000_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27238 | assign zext_ln1494_16_fu_5013_p1 = r_V_16_fu_5000_p4;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27240:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_14552_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27240 | assign zext_ln1494_17_fu_7244_p1 = r_V_17_reg_14552_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27242:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_5027_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27242 | assign zext_ln1494_18_fu_5040_p1 = r_V_18_fu_5027_p4;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27244:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_14568_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27244 | assign zext_ln1494_19_fu_7260_p1 = r_V_19_reg_14568_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27246:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_fu_4801_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27246 | assign zext_ln1494_1_fu_4814_p1 = r_V_1_fu_4801_p4;
[2025-06-27 18:06:05,147]       |                                 ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27248:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_5054_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27248 | assign zext_ln1494_20_fu_5067_p1 = r_V_20_fu_5054_p4;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27250:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_14584_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27250 | assign zext_ln1494_21_fu_7276_p1 = r_V_21_reg_14584_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27252:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_5081_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27252 | assign zext_ln1494_22_fu_5094_p1 = r_V_22_fu_5081_p4;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27254:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_14600_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27254 | assign zext_ln1494_23_fu_7292_p1 = r_V_23_reg_14600_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27256:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_reg_14605' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27256 | assign zext_ln1494_24_fu_6946_p1 = r_V_24_reg_14605;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27258:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_fu_5118_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27258 | assign zext_ln1494_25_fu_5131_p1 = r_V_25_fu_5118_p4;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27260:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_reg_14621_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27260 | assign zext_ln1494_26_fu_7308_p1 = r_V_26_reg_14621_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27262:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_fu_5145_p4' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27262 | assign zext_ln1494_27_fu_5158_p1 = r_V_27_fu_5145_p4;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27264:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_reg_14637_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27264 | assign zext_ln1494_28_fu_7324_p1 = r_V_28_reg_14637_pp0_iter2_reg;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27266:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_14642' generates 4 bits.
[2025-06-27 18:06:05,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,147] 27266 | assign zext_ln1494_29_fu_6952_p1 = r_V_29_reg_14642;
[2025-06-27 18:06:05,147]       |                                  ^
[2025-06-27 18:06:05,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27268:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_4818_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27268 | assign zext_ln1494_2_fu_4831_p1 = r_V_2_fu_4818_p4;
[2025-06-27 18:06:05,148]       |                                 ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27270:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_5182_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27270 | assign zext_ln1494_30_fu_5195_p1 = r_V_30_fu_5182_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27272:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_reg_14658_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27272 | assign zext_ln1494_31_fu_7340_p1 = r_V_31_reg_14658_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27274:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_fu_5209_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27274 | assign zext_ln1494_32_fu_5222_p1 = r_V_32_fu_5209_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27276:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_reg_14674_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27276 | assign zext_ln1494_33_fu_7356_p1 = r_V_33_reg_14674_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27278:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_14679' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27278 | assign zext_ln1494_34_fu_6958_p1 = r_V_34_reg_14679;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27280:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_5246_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27280 | assign zext_ln1494_35_fu_5259_p1 = r_V_35_fu_5246_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27282:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_14695_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27282 | assign zext_ln1494_36_fu_7372_p1 = r_V_36_reg_14695_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27284:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_5273_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27284 | assign zext_ln1494_37_fu_5286_p1 = r_V_37_fu_5273_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27286:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_14711_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27286 | assign zext_ln1494_38_fu_7388_p1 = r_V_38_reg_14711_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27288:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_5300_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27288 | assign zext_ln1494_39_fu_5313_p1 = r_V_39_fu_5300_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27290:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_14446_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27290 | assign zext_ln1494_3_fu_7148_p1 = r_V_3_reg_14446_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                 ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27292:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_14727_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27292 | assign zext_ln1494_40_fu_7404_p1 = r_V_40_reg_14727_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27294:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_5327_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27294 | assign zext_ln1494_41_fu_5340_p1 = r_V_41_fu_5327_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27296:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_14743_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27296 | assign zext_ln1494_42_fu_7420_p1 = r_V_42_reg_14743_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27298:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_reg_14748' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27298 | assign zext_ln1494_43_fu_6964_p1 = r_V_43_reg_14748;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27300:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_fu_5364_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27300 | assign zext_ln1494_44_fu_5377_p1 = r_V_44_fu_5364_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27302:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_reg_14764_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27302 | assign zext_ln1494_45_fu_7436_p1 = r_V_45_reg_14764_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27304:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_fu_5391_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27304 | assign zext_ln1494_46_fu_5404_p1 = r_V_46_fu_5391_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27306:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_reg_14780_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27306 | assign zext_ln1494_47_fu_7452_p1 = r_V_47_reg_14780_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27308:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_14785_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27308 | assign zext_ln1494_48_fu_7468_p1 = r_V_48_reg_14785_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27310:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_reg_14790' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27310 | assign zext_ln1494_49_fu_6970_p1 = r_V_49_reg_14790;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27312:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_4845_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27312 | assign zext_ln1494_4_fu_4858_p1 = r_V_4_fu_4845_p4;
[2025-06-27 18:06:05,148]       |                                 ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27314:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_14795_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27314 | assign zext_ln1494_50_fu_7484_p1 = r_V_50_reg_14795_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27316:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_5448_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27316 | assign zext_ln1494_51_fu_5461_p1 = r_V_51_fu_5448_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27318:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_fu_5465_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27318 | assign zext_ln1494_52_fu_5478_p1 = r_V_52_fu_5465_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27320:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_reg_14822_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27320 | assign zext_ln1494_53_fu_7500_p1 = r_V_53_reg_14822_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27322:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_14827' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27322 | assign zext_ln1494_54_fu_6976_p1 = r_V_54_reg_14827;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27324:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_reg_14832_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27324 | assign zext_ln1494_55_fu_7516_p1 = r_V_55_reg_14832_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27326:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_fu_5512_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27326 | assign zext_ln1494_56_fu_5525_p1 = r_V_56_fu_5512_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27328:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_reg_14848_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27328 | assign zext_ln1494_57_fu_7532_p1 = r_V_57_reg_14848_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27330:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_fu_5539_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27330 | assign zext_ln1494_58_fu_5552_p1 = r_V_58_fu_5539_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27332:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_reg_14864_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27332 | assign zext_ln1494_59_fu_7548_p1 = r_V_59_reg_14864_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27334:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_14462_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27334 | assign zext_ln1494_5_fu_7164_p1 = r_V_5_reg_14462_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                 ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27336:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_fu_5566_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27336 | assign zext_ln1494_60_fu_5579_p1 = r_V_60_fu_5566_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27338:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_fu_5583_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27338 | assign zext_ln1494_61_fu_5596_p1 = r_V_61_fu_5583_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27340:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_reg_14891_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27340 | assign zext_ln1494_62_fu_7564_p1 = r_V_62_reg_14891_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27342:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_reg_14896' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27342 | assign zext_ln1494_63_fu_6982_p1 = r_V_63_reg_14896;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27344:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_64_reg_14901_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27344 | assign zext_ln1494_64_fu_7580_p1 = r_V_64_reg_14901_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27346:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_65_fu_5630_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27346 | assign zext_ln1494_65_fu_5643_p1 = r_V_65_fu_5630_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27348:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_66_fu_5647_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27348 | assign zext_ln1494_66_fu_5660_p1 = r_V_66_fu_5647_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27350:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_67_reg_14928_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27350 | assign zext_ln1494_67_fu_7596_p1 = r_V_67_reg_14928_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27352:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_68_reg_14933' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27352 | assign zext_ln1494_68_fu_6988_p1 = r_V_68_reg_14933;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27354:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_69_reg_14938_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27354 | assign zext_ln1494_69_fu_7612_p1 = r_V_69_reg_14938_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27356:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_reg_14467' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27356 | assign zext_ln1494_6_fu_6934_p1 = r_V_6_reg_14467;
[2025-06-27 18:06:05,148]       |                                 ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27358:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_70_fu_5694_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27358 | assign zext_ln1494_70_fu_5707_p1 = r_V_70_fu_5694_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27360:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_71_fu_5711_p4' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27360 | assign zext_ln1494_71_fu_5724_p1 = r_V_71_fu_5711_p4;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27362:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_72_reg_14965_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27362 | assign zext_ln1494_72_fu_7628_p1 = r_V_72_reg_14965_pp0_iter2_reg;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27364:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_73_reg_14970' generates 4 bits.
[2025-06-27 18:06:05,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,148] 27364 | assign zext_ln1494_73_fu_6994_p1 = r_V_73_reg_14970;
[2025-06-27 18:06:05,148]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27366:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_74_reg_14975_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27366 | assign zext_ln1494_74_fu_7644_p1 = r_V_74_reg_14975_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27368:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_75_fu_5758_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27368 | assign zext_ln1494_75_fu_5771_p1 = r_V_75_fu_5758_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27370:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_76_reg_14991_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27370 | assign zext_ln1494_76_fu_7660_p1 = r_V_76_reg_14991_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27372:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_77_fu_5785_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27372 | assign zext_ln1494_77_fu_5798_p1 = r_V_77_fu_5785_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27374:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_78_reg_15007' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27374 | assign zext_ln1494_78_fu_7000_p1 = r_V_78_reg_15007;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27376:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_79_fu_5812_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27376 | assign zext_ln1494_79_fu_5825_p1 = r_V_79_fu_5812_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27378:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_fu_4882_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27378 | assign zext_ln1494_7_fu_4895_p1 = r_V_7_fu_4882_p4;
[2025-06-27 18:06:05,149]       |                                 ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27380:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_80_reg_15023_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27380 | assign zext_ln1494_80_fu_7676_p1 = r_V_80_reg_15023_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27382:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_81_reg_15028_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27382 | assign zext_ln1494_81_fu_7692_p1 = r_V_81_reg_15028_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27384:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_82_fu_5849_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27384 | assign zext_ln1494_82_fu_5862_p1 = r_V_82_fu_5849_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27386:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_83_reg_15044' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27386 | assign zext_ln1494_83_fu_7006_p1 = r_V_83_reg_15044;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27388:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_84_fu_5876_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27388 | assign zext_ln1494_84_fu_5889_p1 = r_V_84_fu_5876_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27390:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_85_fu_5893_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27390 | assign zext_ln1494_85_fu_5906_p1 = r_V_85_fu_5893_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27392:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_86_reg_15071_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27392 | assign zext_ln1494_86_fu_7708_p1 = r_V_86_reg_15071_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27394:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_87_fu_5920_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27394 | assign zext_ln1494_87_fu_5933_p1 = r_V_87_fu_5920_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27396:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_88_reg_15087_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27396 | assign zext_ln1494_88_fu_7724_p1 = r_V_88_reg_15087_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27398:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_89_reg_15092' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27398 | assign zext_ln1494_89_fu_7012_p1 = r_V_89_reg_15092;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27400:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_14483_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27400 | assign zext_ln1494_8_fu_7180_p1 = r_V_8_reg_14483_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                 ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27402:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_90_fu_5957_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27402 | assign zext_ln1494_90_fu_5970_p1 = r_V_90_fu_5957_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27404:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_91_reg_15108_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27404 | assign zext_ln1494_91_fu_7740_p1 = r_V_91_reg_15108_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27406:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_92_fu_5984_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27406 | assign zext_ln1494_92_fu_5997_p1 = r_V_92_fu_5984_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27408:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_93_reg_15124_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27408 | assign zext_ln1494_93_fu_7756_p1 = r_V_93_reg_15124_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27410:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_94_fu_6011_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27410 | assign zext_ln1494_94_fu_6024_p1 = r_V_94_fu_6011_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27412:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_95_reg_15140_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27412 | assign zext_ln1494_95_fu_7772_p1 = r_V_95_reg_15140_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27414:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_96_fu_6038_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27414 | assign zext_ln1494_96_fu_6051_p1 = r_V_96_fu_6038_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27416:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_97_reg_15156_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27416 | assign zext_ln1494_97_fu_7788_p1 = r_V_97_reg_15156_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27418:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_98_reg_15161' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27418 | assign zext_ln1494_98_fu_7018_p1 = r_V_98_reg_15161;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27420:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_99_fu_6075_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27420 | assign zext_ln1494_99_fu_6088_p1 = r_V_99_fu_6075_p4;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27422:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_fu_4909_p4' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27422 | assign zext_ln1494_9_fu_4922_p1 = r_V_9_fu_4909_p4;
[2025-06-27 18:06:05,149]       |                                 ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27424:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_14419_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27424 | assign zext_ln1494_fu_7132_p1 = r_V_reg_14419_pp0_iter2_reg;
[2025-06-27 18:06:05,149]       |                               ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27426:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_10960_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27426 | assign zext_ln215_1_fu_10966_p1 = result_V_2_fu_10960_p2;
[2025-06-27 18:06:05,149]       |                                 ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27428:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_10536_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27428 | assign zext_ln215_fu_10542_p1 = result_V_fu_10536_p2;
[2025-06-27 18:06:05,149]       |                               ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27430:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_10756_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27430 | assign zext_ln218_10_fu_10762_p1 = xor_ln1039_10_fu_10756_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27432:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_10776_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27432 | assign zext_ln218_11_fu_10782_p1 = xor_ln1039_11_fu_10776_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27434:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_10796_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27434 | assign zext_ln218_12_fu_10802_p1 = xor_ln1039_12_fu_10796_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27436:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_10980_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27436 | assign zext_ln218_13_fu_10986_p1 = xor_ln1039_15_fu_10980_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27438:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_11000_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27438 | assign zext_ln218_14_fu_11006_p1 = xor_ln1039_16_fu_11000_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27440:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_11020_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27440 | assign zext_ln218_15_fu_11026_p1 = xor_ln1039_17_fu_11020_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27442:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_11040_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27442 | assign zext_ln218_16_fu_11046_p1 = xor_ln1039_18_fu_11040_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27444:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_11060_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27444 | assign zext_ln218_17_fu_11066_p1 = xor_ln1039_19_fu_11060_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27446:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_11080_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27446 | assign zext_ln218_18_fu_11086_p1 = xor_ln1039_20_fu_11080_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27448:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_11100_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27448 | assign zext_ln218_19_fu_11106_p1 = xor_ln1039_21_fu_11100_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27450:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_10576_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27450 | assign zext_ln218_1_fu_10582_p1 = xor_ln1039_1_fu_10576_p2;
[2025-06-27 18:06:05,149]       |                                 ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27452:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_11120_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27452 | assign zext_ln218_20_fu_11126_p1 = xor_ln1039_22_fu_11120_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27454:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_11140_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27454 | assign zext_ln218_21_fu_11146_p1 = xor_ln1039_23_fu_11140_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27456:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_11160_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27456 | assign zext_ln218_22_fu_11166_p1 = xor_ln1039_24_fu_11160_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27458:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_11180_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27458 | assign zext_ln218_23_fu_11186_p1 = xor_ln1039_25_fu_11180_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27460:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_11200_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,149] 27460 | assign zext_ln218_24_fu_11206_p1 = xor_ln1039_26_fu_11200_p2;
[2025-06-27 18:06:05,149]       |                                  ^
[2025-06-27 18:06:05,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27462:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_11220_p2' generates 1 bits.
[2025-06-27 18:06:05,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27462 | assign zext_ln218_25_fu_11226_p1 = xor_ln1039_27_fu_11220_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27464:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_10596_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27464 | assign zext_ln218_2_fu_10602_p1 = xor_ln1039_2_fu_10596_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27466:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_10616_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27466 | assign zext_ln218_3_fu_10622_p1 = xor_ln1039_3_fu_10616_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27468:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_10636_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27468 | assign zext_ln218_4_fu_10642_p1 = xor_ln1039_4_fu_10636_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27470:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_10656_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27470 | assign zext_ln218_5_fu_10662_p1 = xor_ln1039_5_fu_10656_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27472:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_10676_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27472 | assign zext_ln218_6_fu_10682_p1 = xor_ln1039_6_fu_10676_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27474:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_10696_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27474 | assign zext_ln218_7_fu_10702_p1 = xor_ln1039_7_fu_10696_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27476:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_10716_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27476 | assign zext_ln218_8_fu_10722_p1 = xor_ln1039_8_fu_10716_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27478:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_10736_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27478 | assign zext_ln218_9_fu_10742_p1 = xor_ln1039_9_fu_10736_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27480:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_10556_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27480 | assign zext_ln218_fu_10562_p1 = xor_ln1039_fu_10556_p2;
[2025-06-27 18:06:05,150]       |                               ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27482:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_309_fu_10928_p2' generates 3 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27482 | assign zext_ln840_10_fu_10934_p1 = add_ln840_309_fu_10928_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27484:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_11240_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27484 | assign zext_ln840_11_fu_11246_p1 = xor_ln1039_28_fu_11240_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27486:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_313_fu_11256_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27486 | assign zext_ln840_12_fu_11262_p1 = add_ln840_313_fu_11256_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27488:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_314_fu_11266_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27488 | assign zext_ln840_13_fu_11272_p1 = add_ln840_314_fu_11266_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27490:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_315_fu_11276_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27490 | assign zext_ln840_14_fu_11282_p1 = add_ln840_315_fu_11276_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27492:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_317_fu_11292_p2' generates 3 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27492 | assign zext_ln840_15_fu_11298_p1 = add_ln840_317_fu_11292_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27494:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_318_fu_11302_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27494 | assign zext_ln840_16_fu_11308_p1 = add_ln840_318_fu_11302_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27496:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_319_fu_11312_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27496 | assign zext_ln840_17_fu_11318_p1 = add_ln840_319_fu_11312_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27498:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_320_fu_11322_p2' generates 3 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27498 | assign zext_ln840_18_fu_11328_p1 = add_ln840_320_fu_11322_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27500:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_321_fu_11332_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27500 | assign zext_ln840_19_fu_11338_p1 = add_ln840_321_fu_11332_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27502:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_299_fu_10832_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27502 | assign zext_ln840_1_fu_10838_p1 = add_ln840_299_fu_10832_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27504:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_322_fu_11342_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27504 | assign zext_ln840_20_fu_11348_p1 = add_ln840_322_fu_11342_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27506:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_323_fu_11352_p2' generates 3 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27506 | assign zext_ln840_21_fu_11358_p1 = add_ln840_323_fu_11352_p2;
[2025-06-27 18:06:05,150]       |                                  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27508:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_300_fu_10842_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27508 | assign zext_ln840_2_fu_10848_p1 = add_ln840_300_fu_10842_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27510:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_301_fu_10852_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27510 | assign zext_ln840_3_fu_10858_p1 = add_ln840_301_fu_10852_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27512:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_303_fu_10868_p2' generates 3 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27512 | assign zext_ln840_4_fu_10874_p1 = add_ln840_303_fu_10868_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27514:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_304_fu_10878_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27514 | assign zext_ln840_5_fu_10884_p1 = add_ln840_304_fu_10878_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27516:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_305_fu_10888_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27516 | assign zext_ln840_6_fu_10894_p1 = add_ln840_305_fu_10888_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27518:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_306_fu_10898_p2' generates 3 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27518 | assign zext_ln840_7_fu_10904_p1 = add_ln840_306_fu_10898_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27520:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_307_fu_10908_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27520 | assign zext_ln840_8_fu_10914_p1 = add_ln840_307_fu_10908_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27522:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_308_fu_10918_p2' generates 2 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27522 | assign zext_ln840_9_fu_10924_p1 = add_ln840_308_fu_10918_p2;
[2025-06-27 18:06:05,150]       |                                 ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:27524:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_10816_p2' generates 1 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:05,150] 27524 | assign zext_ln840_fu_10822_p1 = xor_ln1039_13_fu_10816_p2;
[2025-06-27 18:06:05,150]       |                               ^
[2025-06-27 18:06:05,150] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11296:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,150]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11296 | #0 ap_CS_fsm = 1'd1;
[2025-06-27 18:06:05,150]       |  ^
[2025-06-27 18:06:05,150] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11297:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,150]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11297 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,150]       |  ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11655:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11655 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,150]       |                       ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11670:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11670 | assign buf_V_10_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                          ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11674:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11674 | assign buf_V_11_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                          ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11678:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11678 | assign buf_V_12_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                          ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11682:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11682 | assign buf_V_13_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                          ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11686:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11686 | assign buf_V_14_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                          ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11690:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11690 | assign buf_V_15_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                          ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11694:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11694 | assign buf_V_1_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                         ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11698:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11698 | assign buf_V_2_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                         ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11702:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11702 | assign buf_V_3_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                         ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11706:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11706 | assign buf_V_4_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                         ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11710:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11710 | assign buf_V_5_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                         ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11714:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11714 | assign buf_V_6_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                         ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11718:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11718 | assign buf_V_7_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                         ^
[2025-06-27 18:06:05,150] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11722:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,150]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,150] 11722 | assign buf_V_8_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,150]       |                         ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11726:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,151] 11726 | assign buf_V_9_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,151]       |                         ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11730:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,151] 11730 | assign buf_V_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:11734:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 3 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:05,151] 11734 | assign i_cast_fu_308_p1 = ap_sig_allocacmp_i_1;
[2025-06-27 18:06:05,151]       |                         ^
[2025-06-27 18:06:05,151] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:7847:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  7847 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:05,151]       |  ^
[2025-06-27 18:06:05,151] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:7848:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  7848 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:05,151]       |  ^
[2025-06-27 18:06:05,151] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:7849:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  7849 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-27 18:06:05,151]       |  ^
[2025-06-27 18:06:05,151] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:7850:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  7850 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-27 18:06:05,151]       |  ^
[2025-06-27 18:06:05,151] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:7851:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  7851 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-27 18:06:05,151]       |  ^
[2025-06-27 18:06:05,151] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:7852:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  7852 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-27 18:06:05,151]       |  ^
[2025-06-27 18:06:05,151] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:7853:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  7853 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:05,151]       |  ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9733:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9733 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:05,151]       |                             ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9757:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9757 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:05,151]       |                             ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9781:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9781 |             ap_NS_iter2_fsm = 'bx;
[2025-06-27 18:06:05,151]       |                             ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9805:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9805 |             ap_NS_iter3_fsm = 'bx;
[2025-06-27 18:06:05,151]       |                             ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9829:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9829 |             ap_NS_iter4_fsm = 'bx;
[2025-06-27 18:06:05,151]       |                             ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9853:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9853 |             ap_NS_iter5_fsm = 'bx;
[2025-06-27 18:06:05,151]       |                             ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9976:48: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9976 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_554 = 'bx;
[2025-06-27 18:06:05,151]       |                                                ^~~
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9986:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2986_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9986 | assign grp_fu_2986_p0 = grp_fu_2986_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9988:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_fu_1265_p1' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9988 | assign grp_fu_2986_p00 = r_V_fu_1265_p1;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9990:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2995_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9990 | assign grp_fu_2995_p0 = grp_fu_2995_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9992:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_fu_1296_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9992 | assign grp_fu_2995_p00 = r_V_3_fu_1296_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9994:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3004_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9994 | assign grp_fu_3004_p0 = grp_fu_3004_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9996:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1333_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9996 | assign grp_fu_3004_p00 = r_V_6_fu_1333_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:9998:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3013_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151]  9998 | assign grp_fu_3013_p0 = grp_fu_3013_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10000:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1380_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10000 | assign grp_fu_3013_p00 = r_V_10_fu_1380_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10002:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3022_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10002 | assign grp_fu_3022_p0 = grp_fu_3022_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10004:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_fu_1397_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10004 | assign grp_fu_3022_p00 = r_V_11_fu_1397_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10006:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3031_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10006 | assign grp_fu_3031_p0 = grp_fu_3031_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10008:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1434_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10008 | assign grp_fu_3031_p00 = r_V_14_fu_1434_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10010:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3040_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10010 | assign grp_fu_3040_p0 = grp_fu_3040_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10012:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_fu_1471_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10012 | assign grp_fu_3040_p00 = r_V_17_fu_1471_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10014:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3049_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10014 | assign grp_fu_3049_p0 = grp_fu_3049_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10016:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_fu_1518_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10016 | assign grp_fu_3049_p00 = r_V_21_fu_1518_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10018:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3058_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10018 | assign grp_fu_3058_p0 = grp_fu_3058_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10020:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_fu_1545_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10020 | assign grp_fu_3058_p00 = r_V_23_fu_1545_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10022:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3067_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10022 | assign grp_fu_3067_p0 = grp_fu_3067_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10024:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1562_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10024 | assign grp_fu_3067_p00 = r_V_24_fu_1562_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10026:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3076_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10026 | assign grp_fu_3076_p0 = grp_fu_3076_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10028:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_fu_1599_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10028 | assign grp_fu_3076_p00 = r_V_27_fu_1599_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10030:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3085_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10030 | assign grp_fu_3085_p0 = grp_fu_3085_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10032:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1636_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10032 | assign grp_fu_3085_p00 = r_V_30_fu_1636_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10034:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3094_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10034 | assign grp_fu_3094_p0 = grp_fu_3094_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10036:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1653_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10036 | assign grp_fu_3094_p00 = r_V_31_fu_1653_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10038:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3103_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10038 | assign grp_fu_3103_p0 = grp_fu_3103_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10040:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1700_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10040 | assign grp_fu_3103_p00 = r_V_35_fu_1700_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10042:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3112_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10042 | assign grp_fu_3112_p0 = grp_fu_3112_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10044:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_fu_1717_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10044 | assign grp_fu_3112_p00 = r_V_36_fu_1717_p4;
[2025-06-27 18:06:05,151]       |                        ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10046:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3121_p00' generates 8 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,151] 10046 | assign grp_fu_3121_p0 = grp_fu_3121_p00;
[2025-06-27 18:06:05,151]       |                       ^
[2025-06-27 18:06:05,151] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10048:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1754_p4' generates 4 bits.
[2025-06-27 18:06:05,151]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10048 | assign grp_fu_3121_p00 = r_V_39_fu_1754_p4;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10050:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3130_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10050 | assign grp_fu_3130_p0 = grp_fu_3130_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10052:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_fu_1791_p4' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10052 | assign grp_fu_3130_p00 = r_V_42_fu_1791_p4;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10054:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3139_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10054 | assign grp_fu_3139_p0 = grp_fu_3139_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10056:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_fu_1858_p4' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10056 | assign grp_fu_3139_p00 = r_V_48_fu_1858_p4;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10058:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3147_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10058 | assign grp_fu_3147_p0 = grp_fu_3147_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10060:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1875_p4' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10060 | assign grp_fu_3147_p00 = r_V_49_fu_1875_p4;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10062:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3156_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10062 | assign grp_fu_3156_p0 = grp_fu_3156_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10064:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_reg_3648' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10064 | assign grp_fu_3156_p00 = r_V_2_reg_3648;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10066:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3165_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10066 | assign grp_fu_3165_p0 = grp_fu_3165_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10068:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3668' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10068 | assign grp_fu_3165_p00 = r_V_5_reg_3668;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10070:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3174_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10070 | assign grp_fu_3174_p0 = grp_fu_3174_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10072:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3723' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10072 | assign grp_fu_3174_p00 = r_V_13_reg_3723;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10074:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3183_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10074 | assign grp_fu_3183_p0 = grp_fu_3183_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10076:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_reg_3743' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10076 | assign grp_fu_3183_p00 = r_V_16_reg_3743;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10078:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3192_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10078 | assign grp_fu_3192_p0 = grp_fu_3192_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10080:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3763' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10080 | assign grp_fu_3192_p00 = r_V_19_reg_3763;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10082:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3201_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10082 | assign grp_fu_3201_p0 = grp_fu_3201_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10084:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_reg_3813' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10084 | assign grp_fu_3201_p00 = r_V_26_reg_3813;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10086:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3210_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10086 | assign grp_fu_3210_p0 = grp_fu_3210_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10088:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3833' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10088 | assign grp_fu_3210_p00 = r_V_29_reg_3833;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10090:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3219_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10090 | assign grp_fu_3219_p0 = grp_fu_3219_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10092:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3868' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10092 | assign grp_fu_3219_p00 = r_V_34_reg_3868;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10094:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3228_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10094 | assign grp_fu_3228_p0 = grp_fu_3228_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10096:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3898' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10096 | assign grp_fu_3228_p00 = r_V_38_reg_3898;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10098:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3237_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10098 | assign grp_fu_3237_p0 = grp_fu_3237_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10100:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_reg_3918' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10100 | assign grp_fu_3237_p00 = r_V_41_reg_3918;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10102:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3246_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10102 | assign grp_fu_3246_p0 = grp_fu_3246_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10104:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3938' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10104 | assign grp_fu_3246_p00 = r_V_44_reg_3938;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10106:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3255_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10106 | assign grp_fu_3255_p0 = grp_fu_3255_p00;
[2025-06-27 18:06:05,152]       |                       ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10108:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3948' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10108 | assign grp_fu_3255_p00 = r_V_46_reg_3948;
[2025-06-27 18:06:05,152]       |                        ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10154:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3340_pp0_iter3_reg' generates 32 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10154 | assign idxprom2_i_fu_2340_p1 = nf_2_reg_3340_pp0_iter3_reg;
[2025-06-27 18:06:05,152]       |                              ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10162:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2970_p2' generates 4 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10162 | assign out_V_TDATA = result_V_2_fu_2970_p2;
[2025-06-27 18:06:05,152]       |                    ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10164:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10164 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10166:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10166 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                 ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10168:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10168 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                 ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10170:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10170 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                 ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10172:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10172 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                 ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10174:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10174 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                 ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10176:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10176 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10178:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10178 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10180:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10180 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10182:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10182 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10184:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10184 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10186:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10186 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10188:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10188 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10190:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10190 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10192:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10192 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:05,152]       |                                ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10236:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_12_fu_2050_p00' generates 8 bits.
[2025-06-27 18:06:05,152]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,152] 10236 | assign ret_V_12_fu_2050_p0 = ret_V_12_fu_2050_p00;
[2025-06-27 18:06:05,152]       |                            ^
[2025-06-27 18:06:05,152] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10238:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_reg_3718_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10238 | assign ret_V_12_fu_2050_p00 = r_V_12_reg_3718_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10240:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2066_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10240 | assign ret_V_15_fu_2066_p0 = ret_V_15_fu_2066_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10242:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3738_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10242 | assign ret_V_15_fu_2066_p00 = r_V_15_reg_3738_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10244:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_18_fu_2082_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10244 | assign ret_V_18_fu_2082_p0 = ret_V_18_fu_2082_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10246:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_reg_3758_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10246 | assign ret_V_18_fu_2082_p00 = r_V_18_reg_3758_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10248:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1970_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10248 | assign ret_V_1_fu_1970_p0 = ret_V_1_fu_1970_p00;
[2025-06-27 18:06:05,153]       |                           ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10250:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3643_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10250 | assign ret_V_1_fu_1970_p00 = r_V_1_reg_3643_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10252:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_20_fu_2098_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10252 | assign ret_V_20_fu_2098_p0 = ret_V_20_fu_2098_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10254:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_reg_3768_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10254 | assign ret_V_20_fu_2098_p00 = r_V_20_reg_3768_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10256:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_22_fu_2114_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10256 | assign ret_V_22_fu_2114_p0 = ret_V_22_fu_2114_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10258:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_reg_3783_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10258 | assign ret_V_22_fu_2114_p00 = r_V_22_reg_3783_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10260:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2130_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10260 | assign ret_V_25_fu_2130_p0 = ret_V_25_fu_2130_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10262:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3808_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10262 | assign ret_V_25_fu_2130_p00 = r_V_25_reg_3808_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10264:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_28_fu_2146_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10264 | assign ret_V_28_fu_2146_p0 = ret_V_28_fu_2146_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10266:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_reg_3828_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10266 | assign ret_V_28_fu_2146_p00 = r_V_28_reg_3828_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10268:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2162_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10268 | assign ret_V_32_fu_2162_p0 = ret_V_32_fu_2162_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10270:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3858_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10270 | assign ret_V_32_fu_2162_p00 = r_V_32_reg_3858_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10272:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_33_fu_2178_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10272 | assign ret_V_33_fu_2178_p0 = ret_V_33_fu_2178_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10274:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_reg_3863_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10274 | assign ret_V_33_fu_2178_p00 = r_V_33_reg_3863_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10276:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_37_fu_2194_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10276 | assign ret_V_37_fu_2194_p0 = ret_V_37_fu_2194_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10278:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_reg_3893_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10278 | assign ret_V_37_fu_2194_p00 = r_V_37_reg_3893_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10280:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2210_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10280 | assign ret_V_40_fu_2210_p0 = ret_V_40_fu_2210_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10282:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3913_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10282 | assign ret_V_40_fu_2210_p00 = r_V_40_reg_3913_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10284:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_43_fu_2226_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10284 | assign ret_V_43_fu_2226_p0 = ret_V_43_fu_2226_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10286:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_reg_3933_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10286 | assign ret_V_43_fu_2226_p00 = r_V_43_reg_3933_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10288:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_45_fu_2242_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10288 | assign ret_V_45_fu_2242_p0 = ret_V_45_fu_2242_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10290:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_reg_3943_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10290 | assign ret_V_45_fu_2242_p00 = r_V_45_reg_3943_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10292:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_47_fu_2258_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10292 | assign ret_V_47_fu_2258_p0 = ret_V_47_fu_2258_p00;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10294:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_reg_3953_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10294 | assign ret_V_47_fu_2258_p00 = r_V_47_reg_3953_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                             ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10296:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_4_fu_1986_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10296 | assign ret_V_4_fu_1986_p0 = ret_V_4_fu_1986_p00;
[2025-06-27 18:06:05,153]       |                           ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10298:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_reg_3663_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10298 | assign ret_V_4_fu_1986_p00 = r_V_4_reg_3663_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10300:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2002_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10300 | assign ret_V_7_fu_2002_p0 = ret_V_7_fu_2002_p00;
[2025-06-27 18:06:05,153]       |                           ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10302:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3683_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10302 | assign ret_V_7_fu_2002_p00 = r_V_7_reg_3683_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10304:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_8_fu_2018_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10304 | assign ret_V_8_fu_2018_p0 = ret_V_8_fu_2018_p00;
[2025-06-27 18:06:05,153]       |                           ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10306:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_3688_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10306 | assign ret_V_8_fu_2018_p00 = r_V_8_reg_3688_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10308:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2034_p00' generates 8 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10308 | assign ret_V_9_fu_2034_p0 = ret_V_9_fu_2034_p00;
[2025-06-27 18:06:05,153]       |                           ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10310:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3693_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10310 | assign ret_V_9_fu_2034_p00 = r_V_9_reg_3693_pp0_iter2_reg;
[2025-06-27 18:06:05,153]       |                            ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10314:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10314 | assign sext_ln1039_10_fu_2752_p1 = $signed(p_ZL7threshs_10_q0);
[2025-06-27 18:06:05,153]       |                                  ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10316:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10316 | assign sext_ln1039_11_fu_2772_p1 = $signed(p_ZL7threshs_11_q0);
[2025-06-27 18:06:05,153]       |                                  ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10318:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10318 | assign sext_ln1039_12_fu_2792_p1 = $signed(p_ZL7threshs_12_q0);
[2025-06-27 18:06:05,153]       |                                  ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10320:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10320 | assign sext_ln1039_13_fu_2812_p1 = $signed(p_ZL7threshs_13_q0);
[2025-06-27 18:06:05,153]       |                                  ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10322:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10322 | assign sext_ln1039_14_fu_2832_p1 = $signed(p_ZL7threshs_14_q0);
[2025-06-27 18:06:05,153]       |                                  ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10324:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10324 | assign sext_ln1039_1_fu_2572_p1 = $signed(p_ZL7threshs_1_q0);
[2025-06-27 18:06:05,153]       |                                 ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10326:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10326 | assign sext_ln1039_2_fu_2592_p1 = $signed(p_ZL7threshs_2_q0);
[2025-06-27 18:06:05,153]       |                                 ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10328:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10328 | assign sext_ln1039_3_fu_2612_p1 = $signed(p_ZL7threshs_3_q0);
[2025-06-27 18:06:05,153]       |                                 ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10330:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10330 | assign sext_ln1039_4_fu_2632_p1 = $signed(p_ZL7threshs_4_q0);
[2025-06-27 18:06:05,153]       |                                 ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10332:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10332 | assign sext_ln1039_5_fu_2652_p1 = $signed(p_ZL7threshs_5_q0);
[2025-06-27 18:06:05,153]       |                                 ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10334:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10334 | assign sext_ln1039_6_fu_2672_p1 = $signed(p_ZL7threshs_6_q0);
[2025-06-27 18:06:05,153]       |                                 ^
[2025-06-27 18:06:05,153] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10336:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,153]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,153] 10336 | assign sext_ln1039_7_fu_2692_p1 = $signed(p_ZL7threshs_7_q0);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10338:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10338 | assign sext_ln1039_8_fu_2712_p1 = $signed(p_ZL7threshs_8_q0);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10340:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10340 | assign sext_ln1039_9_fu_2732_p1 = $signed(p_ZL7threshs_9_q0);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10342:31: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10342 | assign sext_ln1039_fu_2552_p1 = $signed(p_ZL7threshs_0_q0);
[2025-06-27 18:06:05,154]       |                               ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10344:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3237_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10344 | assign sext_ln840_10_fu_2408_p1 = grp_fu_3237_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10346:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3201_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10346 | assign sext_ln840_12_fu_2411_p1 = grp_fu_3201_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10348:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10348 | assign sext_ln840_13_fu_2420_p1 = $signed(add_ln840_15_fu_2414_p2);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10350:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3210_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10350 | assign sext_ln840_15_fu_2424_p1 = grp_fu_3210_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10352:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3094_p3' generates 9 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10352 | assign sext_ln840_16_fu_2286_p1 = grp_fu_3094_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10354:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3103_p3' generates 9 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10354 | assign sext_ln840_17_fu_2289_p1 = grp_fu_3103_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10356:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10356 | assign sext_ln840_18_fu_2427_p1 = $signed(add_ln840_20_reg_4228);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10358:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10358 | assign sext_ln840_19_fu_2436_p1 = $signed(add_ln840_21_fu_2430_p2);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10360:32: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_reg_4193' generates 9 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10360 | assign sext_ln840_1_fu_2368_p1 = add_ln840_reg_4193;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10362:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10362 | assign sext_ln840_20_fu_2446_p1 = $signed(add_ln840_22_fu_2440_p2);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10364:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3219_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10364 | assign sext_ln840_22_fu_2456_p1 = grp_fu_3219_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10366:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3156_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10366 | assign sext_ln840_24_fu_2459_p1 = grp_fu_3156_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10368:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10368 | assign sext_ln840_25_fu_2468_p1 = $signed(add_ln840_28_fu_2462_p2);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10370:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3165_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10370 | assign sext_ln840_27_fu_2472_p1 = grp_fu_3165_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10372:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3013_p3' generates 9 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10372 | assign sext_ln840_28_fu_2307_p1 = grp_fu_3013_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10374:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3022_p3' generates 9 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10374 | assign sext_ln840_29_fu_2310_p1 = grp_fu_3022_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10376:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10376 | assign sext_ln840_30_fu_2475_p1 = $signed(add_ln840_33_reg_4248);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10378:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10378 | assign sext_ln840_31_fu_2484_p1 = $signed(add_ln840_34_fu_2478_p2);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10380:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10380 | assign sext_ln840_32_fu_2494_p1 = $signed(add_ln840_35_fu_2488_p2);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10382:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3174_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10382 | assign sext_ln840_34_fu_2498_p1 = grp_fu_3174_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10384:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3183_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10384 | assign sext_ln840_36_fu_2501_p1 = grp_fu_3183_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10386:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10386 | assign sext_ln840_37_fu_2510_p1 = $signed(add_ln840_40_fu_2504_p2);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10388:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3192_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10388 | assign sext_ln840_39_fu_2514_p1 = grp_fu_3192_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10390:32: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3255_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10390 | assign sext_ln840_3_fu_2377_p1 = grp_fu_3255_p3;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10392:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3058_p3' generates 9 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10392 | assign sext_ln840_40_fu_2328_p1 = grp_fu_3058_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10394:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3147_p3' generates 9 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10394 | assign sext_ln840_41_fu_2331_p1 = grp_fu_3147_p3;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10396:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10396 | assign sext_ln840_42_fu_2517_p1 = $signed(add_ln840_45_reg_4268);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10398:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10398 | assign sext_ln840_43_fu_2526_p1 = $signed(add_ln840_46_fu_2520_p2);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10400:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10400 | assign sext_ln840_44_fu_2536_p1 = $signed(add_ln840_47_fu_2530_p2);
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10402:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3246_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10402 | assign sext_ln840_5_fu_2386_p1 = grp_fu_3246_p3;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10404:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3228_p3' generates 10 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10404 | assign sext_ln840_7_fu_2389_p1 = grp_fu_3228_p3;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10406:32: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10406 | assign sext_ln840_8_fu_2398_p1 = $signed(add_ln840_9_fu_2392_p2);
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10442:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2562_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10442 | assign zext_ln215_fu_2568_p1 = result_V_fu_2562_p2;
[2025-06-27 18:06:05,154]       |                              ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10444:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_2782_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10444 | assign zext_ln218_10_fu_2788_p1 = xor_ln1039_10_fu_2782_p2;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10446:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_2802_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10446 | assign zext_ln218_11_fu_2808_p1 = xor_ln1039_11_fu_2802_p2;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10448:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_2822_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10448 | assign zext_ln218_12_fu_2828_p1 = xor_ln1039_12_fu_2822_p2;
[2025-06-27 18:06:05,154]       |                                 ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10450:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2602_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10450 | assign zext_ln218_1_fu_2608_p1 = xor_ln1039_1_fu_2602_p2;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10452:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_2622_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10452 | assign zext_ln218_2_fu_2628_p1 = xor_ln1039_2_fu_2622_p2;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10454:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_2642_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10454 | assign zext_ln218_3_fu_2648_p1 = xor_ln1039_3_fu_2642_p2;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10456:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_2662_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10456 | assign zext_ln218_4_fu_2668_p1 = xor_ln1039_4_fu_2662_p2;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10458:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_2682_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10458 | assign zext_ln218_5_fu_2688_p1 = xor_ln1039_5_fu_2682_p2;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10460:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_2702_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10460 | assign zext_ln218_6_fu_2708_p1 = xor_ln1039_6_fu_2702_p2;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10462:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_2722_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10462 | assign zext_ln218_7_fu_2728_p1 = xor_ln1039_7_fu_2722_p2;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10464:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_2742_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10464 | assign zext_ln218_8_fu_2748_p1 = xor_ln1039_8_fu_2742_p2;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10466:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_2762_p2' generates 1 bits.
[2025-06-27 18:06:05,154]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,154] 10466 | assign zext_ln218_9_fu_2768_p1 = xor_ln1039_9_fu_2762_p2;
[2025-06-27 18:06:05,154]       |                                ^
[2025-06-27 18:06:05,154] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10468:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2582_p2' generates 1 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10468 | assign zext_ln218_fu_2588_p1 = xor_ln1039_fu_2582_p2;
[2025-06-27 18:06:05,155]       |                              ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10470:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_2954_p2' generates 3 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10470 | assign zext_ln840_10_fu_2960_p1 = add_ln840_61_fu_2954_p2;
[2025-06-27 18:06:05,155]       |                                 ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10472:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_2858_p2' generates 2 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10472 | assign zext_ln840_1_fu_2864_p1 = add_ln840_51_fu_2858_p2;
[2025-06-27 18:06:05,155]       |                                ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10474:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_2868_p2' generates 2 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10474 | assign zext_ln840_2_fu_2874_p1 = add_ln840_52_fu_2868_p2;
[2025-06-27 18:06:05,155]       |                                ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10476:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_2878_p2' generates 2 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10476 | assign zext_ln840_3_fu_2884_p1 = add_ln840_53_fu_2878_p2;
[2025-06-27 18:06:05,155]       |                                ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10478:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_2894_p2' generates 3 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10478 | assign zext_ln840_4_fu_2900_p1 = add_ln840_55_fu_2894_p2;
[2025-06-27 18:06:05,155]       |                                ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10480:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_56_fu_2904_p2' generates 2 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10480 | assign zext_ln840_5_fu_2910_p1 = add_ln840_56_fu_2904_p2;
[2025-06-27 18:06:05,155]       |                                ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10482:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_2914_p2' generates 2 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10482 | assign zext_ln840_6_fu_2920_p1 = add_ln840_57_fu_2914_p2;
[2025-06-27 18:06:05,155]       |                                ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10484:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_2924_p2' generates 3 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10484 | assign zext_ln840_7_fu_2930_p1 = add_ln840_58_fu_2924_p2;
[2025-06-27 18:06:05,155]       |                                ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10486:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_2934_p2' generates 2 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10486 | assign zext_ln840_8_fu_2940_p1 = add_ln840_59_fu_2934_p2;
[2025-06-27 18:06:05,155]       |                                ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10488:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_2944_p2' generates 2 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10488 | assign zext_ln840_9_fu_2950_p1 = add_ln840_60_fu_2944_p2;
[2025-06-27 18:06:05,155]       |                                ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:10490:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_2842_p2' generates 1 bits.
[2025-06-27 18:06:05,155]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:05,155] 10490 | assign zext_ln840_fu_2848_p1 = xor_ln1039_13_fu_2842_p2;
[2025-06-27 18:06:05,155]       |                              ^
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1168:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1168 |         srlo_       <=  'bx;
[2025-06-27 18:06:05,155]       |                     ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1171:21: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1171 |         addr_       <=  'bx;
[2025-06-27 18:06:05,155]       |                     ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1184:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1184 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1194:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1194 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1208:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1208 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1215:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1215 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1228:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1228 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1246:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1246 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1260:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1260 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1277:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1277 |    srlo_       <=  'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1280:16: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-27 18:06:05,155]  1280 |    addr_       <=  'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1168:25: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1168 |         srlo_       <=  'bx;
[2025-06-27 18:06:05,155]       |                         ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1171:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1171 |         addr_       <=  'bx;
[2025-06-27 18:06:05,155]       |                     ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1184:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1184 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1194:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1194 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1208:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1208 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1215:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1215 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1228:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1228 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1246:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1246 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1260:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1260 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1277:20: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1277 |    srlo_       <=  'bx;
[2025-06-27 18:06:05,155]       |                    ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1280:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:05,155]  1280 |    addr_       <=  'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1171:21: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-27 18:06:05,155]  1171 |         addr_       <=  'bx;
[2025-06-27 18:06:05,155]       |                     ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1280:16: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-27 18:06:05,155]  1280 |    addr_       <=  'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1171:21: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-06-27 18:06:05,155]  1171 |         addr_       <=  'bx;
[2025-06-27 18:06:05,155]       |                     ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1280:16: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-06-27 18:06:05,155]  1280 |    addr_       <=  'bx;
[2025-06-27 18:06:05,155]       |                ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1168:25: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:05,155]  1168 |         srlo_       <=  'bx;
[2025-06-27 18:06:05,155]       |                         ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1184:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:05,155]  1184 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1194:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:05,155]  1194 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1208:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:05,155]  1208 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1215:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:05,155]  1215 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1228:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:05,155]  1228 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1246:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:05,155]  1246 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1260:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:05,155]  1260 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,155]       |                   ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1277:20: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:05,155]  1277 |    srlo_       <=  'bx;
[2025-06-27 18:06:05,155]       |                    ^~~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1168:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,155]  1168 |         srlo_       <=  'bx;
[2025-06-27 18:06:05,155]       |                     ^~
[2025-06-27 18:06:05,155] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1171:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,155]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,155]  1171 |         addr_       <=  'bx;
[2025-06-27 18:06:05,156]       |                     ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1184:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,156]  1184 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1194:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,156]  1194 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1208:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,156]  1208 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1215:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,156]  1215 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1228:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,156]  1228 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1246:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,156]  1246 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1260:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,156]  1260 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1277:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,156]  1277 |    srlo_       <=  'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1280:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:05,156]  1280 |    addr_       <=  'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1168:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1168 |         srlo_       <=  'bx;
[2025-06-27 18:06:05,156]       |                     ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1171:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1171 |         addr_       <=  'bx;
[2025-06-27 18:06:05,156]       |                     ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1184:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1184 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1194:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1194 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1208:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1208 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1215:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1215 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1228:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1228 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1246:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1246 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1260:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1260 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1277:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1277 |    srlo_       <=  'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1280:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:05,156]  1280 |    addr_       <=  'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1168:25: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:05,156]  1168 |         srlo_       <=  'bx;
[2025-06-27 18:06:05,156]       |                         ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1184:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:05,156]  1184 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1194:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:05,156]  1194 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1208:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:05,156]  1208 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1215:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:05,156]  1215 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1228:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:05,156]  1228 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1246:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:05,156]  1246 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1260:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:05,156]  1260 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1277:20: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:05,156]  1277 |    srlo_       <=  'bx;
[2025-06-27 18:06:05,156]       |                    ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1103:54: Operator EQ expects 32 or 4 bits on the LHS, but LHS's VARREF 'addr_' generates 3 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1103 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-06-27 18:06:05,156]       |                                                      ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1160:10: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 4 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1160 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-06-27 18:06:05,156]       |          ^
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1168:25: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1168 |         srlo_       <=  'bx;
[2025-06-27 18:06:05,156]       |                         ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1171:21: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1171 |         addr_       <=  'bx;
[2025-06-27 18:06:05,156]       |                     ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1184:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1184 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1194:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1194 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1208:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1208 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1215:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1215 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1228:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1228 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1246:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1246 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1260:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1260 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,156]       |                   ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1277:20: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1277 |    srlo_       <=  'bx;
[2025-06-27 18:06:05,156]       |                    ^~~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1280:16: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:05,156]  1280 |    addr_       <=  'bx;
[2025-06-27 18:06:05,156]       |                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1103:54: Operator EQ expects 32 or 11 bits on the LHS, but LHS's VARREF 'addr_' generates 10 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:05,156]  1103 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-06-27 18:06:05,156]       |                                                      ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1160:10: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 11 bits.
[2025-06-27 18:06:05,156]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:05,156]  1160 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-06-27 18:06:05,156]       |          ^
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:388:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:05,156]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,156]   388 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-27 18:06:05,156]       |                                                ^~
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:392:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:05,156]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,156]   392 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-06-27 18:06:05,156]       |                                                ^
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:392:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,156]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,156]   392 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-06-27 18:06:05,156]       |                                                                          ^
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:393:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:05,156]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,156]   393 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-06-27 18:06:05,156]       |                                                ^
[2025-06-27 18:06:05,156] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:393:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:05,156]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   393 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-06-27 18:06:05,157]       |                                                                          ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:400:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   400 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-06-27 18:06:05,157]       |                                     ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:426:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   426 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-06-27 18:06:05,157]       |                                                                               ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:429:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   429 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-06-27 18:06:05,157]       |                                          ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:433:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   433 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-27 18:06:05,157]       |                                           ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:452:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   452 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-06-27 18:06:05,157]       |                         ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:452:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   452 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-06-27 18:06:05,157]       |                                           ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:454:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   454 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-06-27 18:06:05,157]       |                                             ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:457:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 9 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   457 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-06-27 18:06:05,157]       |                                                           ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:464:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 10 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   464 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-06-27 18:06:05,157]       |                                  ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:481:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:05,157]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:05,157]   481 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-27 18:06:05,157]       |                                                                       ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41214:67: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:05,157] 41214 |     logic        [$clog2(LAST_READ_ELEM+1)+1-1:0]  Current_elem = FIRST_WRITE_ELEM;
[2025-06-27 18:06:05,157]       |                                                                   ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41223:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:05,157] 41223 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-27 18:06:05,157]       |                                                ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41257:26: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:05,157] 41257 |             Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:05,157]       |                          ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41269:34: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:05,157] 41269 |                     Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:05,157]       |                                  ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41265:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:05,157] 41265 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-27 18:06:05,157]       |                                           ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41282:38: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:05,157] 41282 |                         Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:05,157]       |                                      ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41279:75: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:05,157] 41279 |                     if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-27 18:06:05,157]       |                                                                           ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41287:59: Operator ADD expects 9 bits on the RHS, but RHS's VARREF 'addr_incr' generates 4 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:05,157] 41287 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-06-27 18:06:05,157]       |                                                           ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41276:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 9 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:05,157] 41276 |                 if (Current_elem == LAST_WRITE_ELEM) begin
[2025-06-27 18:06:05,157]       |                                  ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41931:67: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:05,157] 41931 |     logic        [$clog2(LAST_READ_ELEM+1)+1-1:0]  Current_elem = FIRST_WRITE_ELEM;
[2025-06-27 18:06:05,157]       |                                                                   ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41940:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:05,157] 41940 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-27 18:06:05,157]       |                                                ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41974:26: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:05,157] 41974 |             Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:05,157]       |                          ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41986:34: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:05,157] 41986 |                     Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:05,157]       |                                  ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41982:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:05,157] 41982 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-27 18:06:05,157]       |                                           ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41999:38: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:05,157] 41999 |                         Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:05,157]       |                                      ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41996:75: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:05,157] 41996 |                     if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-27 18:06:05,157]       |                                                                           ^~
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:42004:59: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'addr_incr' generates 4 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:05,157] 42004 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-06-27 18:06:05,157]       |                                                           ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41993:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 11 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:05,157] 41993 |                 if (Current_elem == LAST_WRITE_ELEM) begin
[2025-06-27 18:06:05,157]       |                                  ^~
[2025-06-27 18:06:05,157] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43381:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,157]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-27 18:06:05,157] 43381 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_90_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,157]       |  ^
[2025-06-27 18:06:05,157] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43382:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,157]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-27 18:06:05,157] 43382 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:05,157]       |  ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:43524:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-27 18:06:05,157] 43524 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,157]       |                       ^
[2025-06-27 18:06:05,157] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:36429:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,157]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-27 18:06:05,157] 36429 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,157]       |  ^
[2025-06-27 18:06:05,157] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:36430:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,157]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-27 18:06:05,157] 36430 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:05,157]       |  ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:36572:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-27 18:06:05,157] 36572 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,157]       |                       ^
[2025-06-27 18:06:05,157] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35346:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,157]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35346 | #0 ap_CS_fsm = 8'd1;
[2025-06-27 18:06:05,157]       |  ^
[2025-06-27 18:06:05,157] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35347:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,157]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35347 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,157]       |  ^
[2025-06-27 18:06:05,157] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35348:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,157]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35348 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,157]       |  ^
[2025-06-27 18:06:05,157] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35349:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,157]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35349 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,157]       |  ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35718:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35718 |         buf_V_1_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:05,157]       |                          ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35726:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35726 |         buf_V_1_address0 = 'bx;
[2025-06-27 18:06:05,157]       |                          ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35752:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35752 |         buf_V_1_d0 = 'bx;
[2025-06-27 18:06:05,157]       |                    ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35770:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35770 |         buf_V_2_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:05,157]       |                          ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35778:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35778 |         buf_V_2_address0 = 'bx;
[2025-06-27 18:06:05,157]       |                          ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35804:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35804 |         buf_V_2_d0 = 'bx;
[2025-06-27 18:06:05,157]       |                    ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35822:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35822 |         buf_V_3_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:05,157]       |                          ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35830:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35830 |         buf_V_3_address0 = 'bx;
[2025-06-27 18:06:05,157]       |                          ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35856:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35856 |         buf_V_3_d0 = 'bx;
[2025-06-27 18:06:05,157]       |                    ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35874:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:05,157]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,157] 35874 |         buf_V_4_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:05,157]       |                          ^
[2025-06-27 18:06:05,157] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35882:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 35882 |         buf_V_4_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35908:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 35908 |         buf_V_4_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                    ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35926:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 35926 |         buf_V_5_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35934:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 35934 |         buf_V_5_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35960:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 35960 |         buf_V_5_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                    ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35978:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 35978 |         buf_V_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:05,158]       |                        ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:35986:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 35986 |         buf_V_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                        ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:36012:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 36012 |         buf_V_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                  ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:36087:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 36087 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,158]       |                       ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:36134:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_263_p3' generates 4 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:05,158] 36134 | assign zext_ln156_fu_271_p1 = select_ln155_fu_263_p3;
[2025-06-27 18:06:05,158]       |                             ^
[2025-06-27 18:06:05,158] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:12100:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,158]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-27 18:06:05,158] 12100 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_60_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,158]       |  ^
[2025-06-27 18:06:05,158] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:12101:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,158]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-27 18:06:05,158] 12101 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:05,158]       |  ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:12243:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-27 18:06:05,158] 12243 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,158]       |                       ^
[2025-06-27 18:06:05,158] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5190:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5190 | #0 ap_CS_fsm = 8'd1;
[2025-06-27 18:06:05,158]       |  ^
[2025-06-27 18:06:05,158] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5191:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5191 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,158]       |  ^
[2025-06-27 18:06:05,158] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5192:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5192 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,158]       |  ^
[2025-06-27 18:06:05,158] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5193:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,158]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5193 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,158]       |  ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5852:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5852 |         buf_V_10_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5860:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5860 |         buf_V_10_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5886:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5886 |         buf_V_10_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                     ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5904:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5904 |         buf_V_11_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5912:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5912 |         buf_V_11_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5938:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5938 |         buf_V_11_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                     ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5956:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5956 |         buf_V_12_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5964:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5964 |         buf_V_12_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:5990:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  5990 |         buf_V_12_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                     ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6008:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6008 |         buf_V_13_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6016:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6016 |         buf_V_13_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6042:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6042 |         buf_V_13_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                     ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6060:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6060 |         buf_V_14_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6068:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6068 |         buf_V_14_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6094:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6094 |         buf_V_14_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                     ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6112:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6112 |         buf_V_15_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6120:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6120 |         buf_V_15_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                           ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6146:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6146 |         buf_V_15_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                     ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6164:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6164 |         buf_V_1_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6172:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6172 |         buf_V_1_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6198:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6198 |         buf_V_1_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                    ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6216:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6216 |         buf_V_2_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6224:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6224 |         buf_V_2_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6250:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6250 |         buf_V_2_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                    ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6268:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6268 |         buf_V_3_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6276:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6276 |         buf_V_3_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6302:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6302 |         buf_V_3_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                    ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6320:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6320 |         buf_V_4_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6328:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6328 |         buf_V_4_address0 = 'bx;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6354:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6354 |         buf_V_4_d0 = 'bx;
[2025-06-27 18:06:05,158]       |                    ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6372:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6372 |         buf_V_5_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,158]       |                          ^
[2025-06-27 18:06:05,158] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6380:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,158]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,158]  6380 |         buf_V_5_address0 = 'bx;
[2025-06-27 18:06:05,159]       |                          ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6406:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6406 |         buf_V_5_d0 = 'bx;
[2025-06-27 18:06:05,159]       |                    ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6424:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6424 |         buf_V_6_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,159]       |                          ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6432:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6432 |         buf_V_6_address0 = 'bx;
[2025-06-27 18:06:05,159]       |                          ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6458:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6458 |         buf_V_6_d0 = 'bx;
[2025-06-27 18:06:05,159]       |                    ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6476:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6476 |         buf_V_7_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,159]       |                          ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6484:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6484 |         buf_V_7_address0 = 'bx;
[2025-06-27 18:06:05,159]       |                          ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6510:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6510 |         buf_V_7_d0 = 'bx;
[2025-06-27 18:06:05,159]       |                    ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6528:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6528 |         buf_V_8_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,159]       |                          ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6536:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6536 |         buf_V_8_address0 = 'bx;
[2025-06-27 18:06:05,159]       |                          ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6562:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6562 |         buf_V_8_d0 = 'bx;
[2025-06-27 18:06:05,159]       |                    ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6580:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6580 |         buf_V_9_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,159]       |                          ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6588:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6588 |         buf_V_9_address0 = 'bx;
[2025-06-27 18:06:05,159]       |                          ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6614:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6614 |         buf_V_9_d0 = 'bx;
[2025-06-27 18:06:05,159]       |                    ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6632:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6632 |         buf_V_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:05,159]       |                        ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6640:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6640 |         buf_V_address0 = 'bx;
[2025-06-27 18:06:05,159]       |                        ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6666:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6666 |         buf_V_d0 = 'bx;
[2025-06-27 18:06:05,159]       |                  ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6741:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6741 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,159]       |                       ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:6788:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_473_p3' generates 3 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:05,159]  6788 | assign zext_ln156_fu_481_p1 = select_ln155_fu_473_p3;
[2025-06-27 18:06:05,159]       |                             ^
[2025-06-27 18:06:05,159] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:4623:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,159]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-27 18:06:05,159]  4623 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_60_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,159]       |  ^
[2025-06-27 18:06:05,159] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:4624:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,159]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-27 18:06:05,159]  4624 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:05,159]       |  ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:4766:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-27 18:06:05,159]  4766 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,159]       |                       ^
[2025-06-27 18:06:05,159] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:54795:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,159]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-27 18:06:05,159] 54795 | #0 grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,159]       |  ^
[2025-06-27 18:06:05,159] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:54796:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,159]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-27 18:06:05,159] 54796 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:05,159]       |  ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:54913:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-27 18:06:05,159] 54913 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,159]       |                       ^
[2025-06-27 18:06:05,159] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41363:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,159]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-27 18:06:05,159] 41363 | #0 grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28_ap_start_reg = 1'b0;
[2025-06-27 18:06:05,159]       |  ^
[2025-06-27 18:06:05,159] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41364:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:05,159]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-27 18:06:05,159] 41364 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:05,159]       |  ^
[2025-06-27 18:06:05,159] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:41481:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:05,159]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-27 18:06:05,159] 41481 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:05,159]       |                       ^
[2025-06-27 18:06:05,159] %Warning-CASEINCOMPLETE: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:44687:16: Case values incompletely covered (example pattern 0x6)
[2025-06-27 18:06:05,159] 44687 |         unique case (State)
[2025-06-27 18:06:05,159]       |                ^~~~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1168:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1168 |         srlo_       <=  'bx;
[2025-06-27 18:06:05,159]       |                     ^~
[2025-06-27 18:06:05,159]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-06-27 18:06:05,159]                   else you may end up with different sim results.
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1169:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1169 |         shift_en_o_ <= 1'bx;
[2025-06-27 18:06:05,159]       |                     ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1170:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1170 |         shift_en_   <= 1'bx;
[2025-06-27 18:06:05,159]       |                     ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1171:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1171 |         addr_       <=  'bx;
[2025-06-27 18:06:05,159]       |                     ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1172:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1172 |         state_      <= 2'bx;
[2025-06-27 18:06:05,159]       |                     ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1177:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1177 |    srlo_       <= i_d;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1178:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1178 |    shift_en_o_ <= 1;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1179:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1179 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1180:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1180 |    addr_       <= 0;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1181:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1181 |    state_      <= state_one;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1184:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1184 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1185:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1185 |    shift_en_o_ <= 0;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1186:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1186 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1187:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1187 |    addr_       <= 0;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1188:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1188 |    state_      <= state_empty;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1194:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1194 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1195:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1195 |    shift_en_o_ <= 0;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1196:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1196 |    shift_en_   <= 1;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1197:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1197 |    addr_       <= 0;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1198:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,159]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,159]  1198 |    state_      <= state_more;
[2025-06-27 18:06:05,159]       |                ^~
[2025-06-27 18:06:05,159] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1201:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1201 |    srlo_       <= i_d;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1202:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1202 |    shift_en_o_ <= 1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1203:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1203 |    shift_en_   <= 1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1204:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1204 |    addr_       <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1205:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1205 |    state_      <= state_one;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1208:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1208 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1209:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1209 |    shift_en_o_ <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1210:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1210 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1211:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1211 |    addr_       <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1212:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1212 |    state_      <= state_one;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1215:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1215 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1216:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1216 |    shift_en_o_ <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1217:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1217 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1218:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1218 |    addr_       <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1219:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1219 |    state_      <= state_empty;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1228:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1228 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1229:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1229 |    shift_en_o_ <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1230:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1230 |    shift_en_   <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1231:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1231 |    addr_       <= addr;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1232:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1232 |    state_      <= state_more;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1235:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1235 |    srlo_       <= srl[addr];
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1236:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1236 |    shift_en_o_ <= 1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1237:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1237 |    shift_en_   <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1240:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1240 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1241:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1241 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1246:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1246 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1247:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1247 |    shift_en_o_ <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1248:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1248 |    shift_en_   <= 1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1249:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1249 |    addr_       <= addr+1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1250:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1250 |    state_      <= state_more;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1253:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1253 |    srlo_       <= srl[addr];
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1254:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1254 |    shift_en_o_ <= 1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1255:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1255 |    shift_en_   <= 1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1256:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1256 |    addr_       <= addr;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1257:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1257 |    state_      <= state_more;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1260:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1260 |    srlo_       <= 'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1261:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1261 |    shift_en_o_ <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1262:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1262 |    shift_en_   <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1263:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1263 |    addr_       <= addr;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1264:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1264 |    state_      <= state_more;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1267:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1267 |    srlo_       <= srl[addr];
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1268:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1268 |    shift_en_o_ <= 1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1269:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1269 |    shift_en_   <= 0;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1270:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1270 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1271:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1271 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1277:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1277 |    srlo_       <=  'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1278:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1278 |    shift_en_o_ <= 1'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1279:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1279 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1280:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,160]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,160]  1280 |    addr_       <=  'bx;
[2025-06-27 18:06:05,160]       |                ^~
[2025-06-27 18:06:05,160] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_pmndzu1o/finn_design_wrapper.v:1281:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:05,161]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:05,161]  1281 |    state_      <= 2'bx;
[2025-06-27 18:06:05,161]       |                ^~
[2025-06-27 18:06:07,907] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_3iv6fok6'
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.cpp
[2025-06-27 18:06:07,907] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-06-27 18:06:07,907] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-06-27 18:06:07,907] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper__Syms.o
[2025-06-27 18:06:07,907] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-06-27 18:06:07,907] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-06-27 18:06:07,907] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_3iv6fok6'
[2025-06-27 18:06:07,986] Simulation starting
[2025-06-27 18:06:07,987] Number of inputs to write 2048
[2025-06-27 18:06:07,987] Number of outputs to expect 20
[2025-06-27 18:06:07,987] No-output timeout clock cycles 100000000
[2025-06-27 18:06:07,987] Elapsed iters 1000 inps 999 outs 0
[2025-06-27 18:06:07,987] Elapsed since last report = 0[s]
[2025-06-27 18:06:07,987] Elapsed iters 2000 inps 1999 outs 0
[2025-06-27 18:06:07,987] Elapsed since last report = 0[s]
[2025-06-27 18:06:07,987] All inputs written at cycle 2048
[2025-06-27 18:06:07,987] Elapsed iters 3000 inps 2048 outs 0
[2025-06-27 18:06:07,987] Elapsed since last report = 0[s]
[2025-06-27 18:06:07,987] Elapsed iters 4000 inps 2048 outs 0
[2025-06-27 18:06:07,987] Elapsed since last report = 0[s]
[2025-06-27 18:06:07,987] Elapsed iters 5000 inps 2048 outs 2
[2025-06-27 18:06:07,987] Elapsed since last report = 0[s]
[2025-06-27 18:06:07,987] Elapsed iters 6000 inps 2048 outs 10
[2025-06-27 18:06:07,987] Elapsed since last report = 0[s]
[2025-06-27 18:06:07,987] Elapsed iters 7000 inps 2048 outs 10
[2025-06-27 18:06:07,987] Elapsed since last report = 0[s]
[2025-06-27 18:06:07,987] Elapsed iters 8000 inps 2048 outs 16
[2025-06-27 18:06:07,987] Elapsed since last report = 0[s]
[2025-06-27 18:06:07,987] Simulation finished
[2025-06-27 18:06:07,987] Number of inputs consumed 2048
[2025-06-27 18:06:07,987] Number of outputs produced 20
[2025-06-27 18:06:07,987] Number of clock cycles 8275
[2025-06-27 18:06:07,995] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-06-27 18:06:07,995]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,995] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-06-27 18:06:07,995]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,995] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_0
[2025-06-27 18:06:07,995]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,996] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-06-27 18:06:07,996]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,996] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-06-27 18:06:07,996]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,996] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-06-27 18:06:07,996]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,996] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_1
[2025-06-27 18:06:07,996]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,997] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-06-27 18:06:07,997]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,997] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2025-06-27 18:06:07,997]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,997] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_2
[2025-06-27 18:06:07,997]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,997] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-06-27 18:06:07,997]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,998] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_3
[2025-06-27 18:06:07,998]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,998] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-06-27 18:06:07,998]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:07,998] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_rtl_0
[2025-06-27 18:06:07,998]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-27 18:06:08,062] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-06-27 18:06:08,062]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:06:08,065] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-06-27 18:06:08,065]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:06:08,071] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_1
[2025-06-27 18:06:08,071]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:06:08,073] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-06-27 18:06:08,073]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:06:08,075] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_0
[2025-06-27 18:06:08,075]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:06:08,076] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-06-27 18:06:08,077]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-27 18:06:08,112] Running step: step_create_stitched_ip [14/19]
[2025-06-27 18:06:08,141] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_2: rounding-up FIFO depth from 784 to 1024 for impl_style=vivado
[2025-06-27 18:06:08,141]   warnings.warn(
[2025-06-27 18:06:54,985] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip
[2025-06-27 18:06:54,985] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/make_project.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip
[2025-06-27 18:06:54,985] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/make_project.sh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/all_verilog_srcs.txt -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip
[2025-06-27 18:06:54,986] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.cache
[2025-06-27 18:06:54,986] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.cache/wt/project.wpc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-06-27 18:06:54,986] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/.Xil
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/vivado.jou -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip
[2025-06-27 18:06:54,986] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.ip_user_files
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.xpr -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/vivado.log -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip
[2025-06-27 18:06:54,986] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip
[2025-06-27 18:06:54,986] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/mvu_vvu_axi.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingDataWidthConverter_rtl_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_14.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,986] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingDataWidthConverter_rtl_3.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_5.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/ConvolutionInputGenerator_rtl_2_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_fifo_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_fifo_0/finn_design_fifo_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_fifo_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_8.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/MVAU_rtl_0_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/ConvolutionInputGenerator_rtl_0_impl.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_11_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_4_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/mvu_8sx8u_dsp48.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-06-27 18:06:54,987] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_12_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_6.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/swg_pkg.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,987] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-06-27 18:06:54,987] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingDataWidthConverter_rtl_2.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/ConvolutionInputGenerator_rtl_2_impl.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingDataWidthConverter_rtl_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_11.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_10.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_14_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_9_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_StreamingMaxPool_hls_0_0
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_StreamingMaxPool_hls_0_0
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_13_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_3.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/dwc.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/ConvolutionInputGenerator_rtl_1_impl.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/mvu_4sx4u.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_7_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,988] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-06-27 18:06:54,988] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_13.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/swg_common.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/mvu_vvu_8sx9_dsp58.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/replay_buffer.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/ConvolutionInputGenerator_rtl_1_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-06-27 18:06:54,989] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_7.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_4.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_10_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_8_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_StreamingMaxPool_hls_1_0
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src/finn_design_StreamingMaxPool_hls_1_0
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_12.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/StreamingFIFO_rtl_9.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/ConvolutionInputGenerator_rtl_0_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/Q_srl.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/dwc_axi.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_5_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,989] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/src/finn_design_StreamingFIFO_rtl_6_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/src
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/component.bak -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip
[2025-06-27 18:06:54,990] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/xgui
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/xgui/finn_design_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/xgui
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip
[2025-06-27 18:06:54,990] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_11_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_4_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_12_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_MVAU_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_14_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_9_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_13_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_7_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_10_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_8_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,990] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_5_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/sim/finn_design_StreamingFIFO_rtl_6_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/sim
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/data
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/data/finn_design.mdd -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/data
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/ip/data/finn_design.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/ip/data
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.hw
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.hw/finn_vivado_stitch_proj.lpr -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.hw
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bda -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-06-27 18:06:54,991] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-06-27 18:06:54,991] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/finn_design_MVAU_rtl_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-27 18:06:54,992] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-27 18:06:54,992] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-06-27 18:06:54,993] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-06-27 18:06:54,993] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/data
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/data/finn_design.mdd -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/data
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/data/finn_design.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/data
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3
[2025-06-27 18:06:54,994] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/xgui
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/xgui/StreamingDataWidthConverter_rtl_3_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/xgui
[2025-06-27 18:06:54,994] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/xgui/StreamingFIFO_rtl_9_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui/StreamingFIFO_rtl_7_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/xgui/ConvolutionInputGenerator_rtl_2_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui/StreamingDataWidthConverter_rtl_0_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/xgui/StreamingFIFO_rtl_14_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui/StreamingFIFO_rtl_0_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8
[2025-06-27 18:06:54,995] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui
[2025-06-27 18:06:54,995] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui/StreamingFIFO_rtl_8_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10/xgui/StreamingFIFO_rtl_10_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui/StreamingFIFO_rtl_4_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/xgui/StreamingFIFO_rtl_11_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui/StreamingFIFO_rtl_1_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui/StreamingFIFO_rtl_6_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1
[2025-06-27 18:06:54,996] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui
[2025-06-27 18:06:54,996] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui/ConvolutionInputGenerator_rtl_1_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui
[2025-06-27 18:06:54,997] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1
[2025-06-27 18:06:54,997] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-06-27 18:06:54,997] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-06-27 18:06:54,997] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui/StreamingFIFO_rtl_3_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-06-27 18:06:54,997] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-06-27 18:06:54,997] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-06-27 18:06:54,997] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-06-27 18:06:54,997] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui/StreamingDataWidthConverter_rtl_1_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-06-27 18:06:54,997] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-06-27 18:06:54,997] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-06-27 18:06:54,997] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-06-27 18:06:54,997] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui/StreamingFIFO_rtl_5_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-06-27 18:06:54,997] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-06-27 18:06:54,998] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12
[2025-06-27 18:06:54,998] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12/xgui
[2025-06-27 18:06:54,998] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12/xgui/StreamingFIFO_rtl_12_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12/xgui
[2025-06-27 18:06:54,998] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12
[2025-06-27 18:06:54,998] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0
[2025-06-27 18:06:54,998] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/xgui
[2025-06-27 18:06:54,998] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/xgui/MVAU_rtl_0_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/xgui
[2025-06-27 18:06:54,998] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0
[2025-06-27 18:06:54,998] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0
[2025-06-27 18:06:54,998] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui
[2025-06-27 18:06:54,998] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui/ConvolutionInputGenerator_rtl_0_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui
[2025-06-27 18:06:54,998] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0
[2025-06-27 18:06:54,998] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2025-06-27 18:06:54,999] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2025-06-27 18:06:54,999] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui/StreamingDataWidthConverter_rtl_2_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2025-06-27 18:06:54,999] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2025-06-27 18:06:54,999] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13
[2025-06-27 18:06:54,999] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/xgui
[2025-06-27 18:06:54,999] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/xgui/StreamingFIFO_rtl_13_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/xgui
[2025-06-27 18:06:54,999] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13
[2025-06-27 18:06:54,999] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-06-27 18:06:54,999] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bda -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-06-27 18:06:54,999] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared
[2025-06-27 18:06:54,999] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e
[2025-06-27 18:06:54,999] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl
[2025-06-27 18:06:54,999] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:54,999] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,000] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_mux_83_200_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/659e/hdl/verilog
[2025-06-27 18:06:55,001] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a
[2025-06-27 18:06:55,002] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl
[2025-06-27 18:06:55,002] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,002] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_mux_124_40_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,003] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/be8a/hdl/verilog
[2025-06-27 18:06:55,004] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713
[2025-06-27 18:06:55,004] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl
[2025-06-27 18:06:55,004] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98
[2025-06-27 18:06:55,004] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl
[2025-06-27 18:06:55,004] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,004] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,005] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0d98/hdl/verilog
[2025-06-27 18:06:55,006] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52
[2025-06-27 18:06:55,006] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl
[2025-06-27 18:06:55,006] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,006] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog/MVAU_hls_0_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cf52/hdl/verilog
[2025-06-27 18:06:55,007] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786
[2025-06-27 18:06:55,007] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl
[2025-06-27 18:06:55,007] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,007] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,008] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,008] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog/StreamingMaxPool_hls_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e786/hdl/verilog
[2025-06-27 18:06:55,008] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1
[2025-06-27 18:06:55,008] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-27 18:06:55,008] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-27 18:06:55,008] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-27 18:06:55,008] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-27 18:06:55,008] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-27 18:06:55,008] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079
[2025-06-27 18:06:55,008] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl
[2025-06-27 18:06:55,008] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,008] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,008] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b079/hdl/verilog
[2025-06-27 18:06:55,009] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8
[2025-06-27 18:06:55,009] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8/hdl
[2025-06-27 18:06:55,009] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8/hdl/axis_data_fifo_v2_0_vl_rfs.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8/hdl
[2025-06-27 18:06:55,010] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bxml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-06-27 18:06:55,010] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip
[2025-06-27 18:06:55,010] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0
[2025-06-27 18:06:55,010] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0
[2025-06-27 18:06:55,010] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/synth
[2025-06-27 18:06:55,010] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/synth/finn_design_StreamingFIFO_rtl_12_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/synth
[2025-06-27 18:06:55,010] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim
[2025-06-27 18:06:55,010] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim/finn_design_StreamingFIFO_rtl_12_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim
[2025-06-27 18:06:55,010] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-06-27 18:06:55,010] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-06-27 18:06:55,010] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-06-27 18:06:55,010] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-06-27 18:06:55,010] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-06-27 18:06:55,011] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-06-27 18:06:55,011] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2025-06-27 18:06:55,011] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2025-06-27 18:06:55,011] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth
[2025-06-27 18:06:55,011] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth/finn_design_StreamingFIFO_rtl_13_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth
[2025-06-27 18:06:55,011] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim
[2025-06-27 18:06:55,011] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim/finn_design_StreamingFIFO_rtl_13_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim
[2025-06-27 18:06:55,011] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-06-27 18:06:55,011] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-06-27 18:06:55,011] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-06-27 18:06:55,011] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth/finn_design_StreamingFIFO_rtl_7_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-06-27 18:06:55,011] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-06-27 18:06:55,011] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-06-27 18:06:55,012] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2025-06-27 18:06:55,012] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2025-06-27 18:06:55,012] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth
[2025-06-27 18:06:55,012] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth/finn_design_StreamingFIFO_rtl_9_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth
[2025-06-27 18:06:55,012] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim
[2025-06-27 18:06:55,012] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim/finn_design_StreamingFIFO_rtl_9_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim
[2025-06-27 18:06:55,012] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-27 18:06:55,012] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-27 18:06:55,012] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-27 18:06:55,012] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth
[2025-06-27 18:06:55,012] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth/finn_design_fifo_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth
[2025-06-27 18:06:55,012] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim
[2025-06-27 18:06:55,012] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim/finn_design_fifo_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim
[2025-06-27 18:06:55,013] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-06-27 18:06:55,013] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-06-27 18:06:55,013] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth
[2025-06-27 18:06:55,013] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth/finn_design_StreamingFIFO_rtl_8_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth
[2025-06-27 18:06:55,013] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim
[2025-06-27 18:06:55,013] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim/finn_design_StreamingFIFO_rtl_8_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim
[2025-06-27 18:06:55,013] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2025-06-27 18:06:55,013] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/finn_design_MVAU_rtl_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2025-06-27 18:06:55,013] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth
[2025-06-27 18:06:55,013] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth/finn_design_MVAU_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth
[2025-06-27 18:06:55,013] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim
[2025-06-27 18:06:55,013] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim/finn_design_MVAU_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim
[2025-06-27 18:06:55,013] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-06-27 18:06:55,014] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl
[2025-06-27 18:06:55,014] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,014] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints/MVAU_hls_3_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim/finn_design_MVAU_hls_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth/finn_design_StreamingFIFO_rtl_11_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim/finn_design_StreamingFIFO_rtl_11_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim/finn_design_MVAU_hls_2_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-06-27 18:06:55,015] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-06-27 18:06:55,015] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-06-27 18:06:55,016] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-06-27 18:06:55,016] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl
[2025-06-27 18:06:55,016] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,016] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-27 18:06:55,017] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints/MVAU_hls_1_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-06-27 18:06:55,017] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-06-27 18:06:55,017] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-06-27 18:06:55,018] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-06-27 18:06:55,018] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-06-27 18:06:55,018] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-06-27 18:06:55,018] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-06-27 18:06:55,018] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-06-27 18:06:55,018] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-06-27 18:06:55,018] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-06-27 18:06:55,018] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-06-27 18:06:55,018] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-06-27 18:06:55,018] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-06-27 18:06:55,018] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-06-27 18:06:55,018] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-06-27 18:06:55,018] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-06-27 18:06:55,019] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-06-27 18:06:55,019] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-06-27 18:06:55,019] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-06-27 18:06:55,019] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-27 18:06:55,019] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-27 18:06:55,019] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth
[2025-06-27 18:06:55,019] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth
[2025-06-27 18:06:55,019] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim
[2025-06-27 18:06:55,019] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim
[2025-06-27 18:06:55,019] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-06-27 18:06:55,019] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-06-27 18:06:55,019] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-06-27 18:06:55,019] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-06-27 18:06:55,020] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-06-27 18:06:55,020] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim/finn_design_StreamingFIFO_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-06-27 18:06:55,020] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-06-27 18:06:55,020] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-06-27 18:06:55,020] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-06-27 18:06:55,020] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-06-27 18:06:55,020] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-06-27 18:06:55,020] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-06-27 18:06:55,020] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-27 18:06:55,020] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-27 18:06:55,020] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth
[2025-06-27 18:06:55,020] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth
[2025-06-27 18:06:55,020] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/sim
[2025-06-27 18:06:55,020] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/sim/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/sim
[2025-06-27 18:06:55,021] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-27 18:06:55,021] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-27 18:06:55,021] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth
[2025-06-27 18:06:55,021] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth
[2025-06-27 18:06:55,021] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim
[2025-06-27 18:06:55,021] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim
[2025-06-27 18:06:55,021] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-27 18:06:55,021] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-27 18:06:55,021] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-06-27 18:06:55,021] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-06-27 18:06:55,021] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-06-27 18:06:55,021] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-06-27 18:06:55,021] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-06-27 18:06:55,022] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-06-27 18:06:55,022] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-06-27 18:06:55,022] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-06-27 18:06:55,022] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-06-27 18:06:55,022] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-06-27 18:06:55,022] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0
[2025-06-27 18:06:55,022] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0
[2025-06-27 18:06:55,022] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/constraints
[2025-06-27 18:06:55,022] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/constraints/StreamingMaxPool_hls_0_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/constraints
[2025-06-27 18:06:55,022] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/synth
[2025-06-27 18:06:55,022] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/synth/finn_design_StreamingMaxPool_hls_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/synth
[2025-06-27 18:06:55,022] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/sim
[2025-06-27 18:06:55,022] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/sim/finn_design_StreamingMaxPool_hls_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/sim
[2025-06-27 18:06:55,023] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-27 18:06:55,023] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-27 18:06:55,023] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2025-06-27 18:06:55,023] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2025-06-27 18:06:55,023] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2025-06-27 18:06:55,023] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2025-06-27 18:06:55,023] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-06-27 18:06:55,023] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-06-27 18:06:55,023] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-06-27 18:06:55,023] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-06-27 18:06:55,023] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-06-27 18:06:55,023] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim/finn_design_MVAU_hls_3_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-06-27 18:06:55,023] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-06-27 18:06:55,024] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-06-27 18:06:55,024] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-06-27 18:06:55,024] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-06-27 18:06:55,024] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-06-27 18:06:55,024] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim/finn_design_StreamingFIFO_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-06-27 18:06:55,024] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-06-27 18:06:55,024] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-06-27 18:06:55,024] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-06-27 18:06:55,024] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-06-27 18:06:55,024] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-06-27 18:06:55,024] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-06-27 18:06:55,024] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0
[2025-06-27 18:06:55,024] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/synth
[2025-06-27 18:06:55,025] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/synth/finn_design_StreamingFIFO_rtl_10_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/synth
[2025-06-27 18:06:55,025] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim
[2025-06-27 18:06:55,025] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim/finn_design_StreamingFIFO_rtl_10_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim
[2025-06-27 18:06:55,025] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0
[2025-06-27 18:06:55,025] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-27 18:06:55,025] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-27 18:06:55,025] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth
[2025-06-27 18:06:55,025] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth
[2025-06-27 18:06:55,025] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim
[2025-06-27 18:06:55,025] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim
[2025-06-27 18:06:55,025] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-06-27 18:06:55,025] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl
[2025-06-27 18:06:55,025] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,026] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-27 18:06:55,027] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints/MVAU_hls_2_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-06-27 18:06:55,027] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-06-27 18:06:55,027] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim/finn_design_MVAU_hls_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-06-27 18:06:55,027] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-27 18:06:55,027] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth/finn_design_MVAU_rtl_0_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth
[2025-06-27 18:06:55,027] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim/finn_design_MVAU_rtl_0_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim
[2025-06-27 18:06:55,027] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0
[2025-06-27 18:06:55,027] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/constraints
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/constraints/StreamingMaxPool_hls_1_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/constraints
[2025-06-27 18:06:55,027] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/synth
[2025-06-27 18:06:55,027] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/synth/finn_design_StreamingMaxPool_hls_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/synth
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/sim
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/sim/finn_design_StreamingMaxPool_hls_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/sim
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim/finn_design_StreamingFIFO_rtl_5_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth/finn_design_StreamingFIFO_rtl_14_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim/finn_design_StreamingFIFO_rtl_14_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-06-27 18:06:55,028] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.protoinst -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-06-27 18:06:55,028] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-06-27 18:06:55,029] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-06-27 18:06:55,029] copying /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-06-27 18:06:55,029] Vivado stitched IP written into /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip
[2025-06-27 18:06:55,030] Running step: step_measure_rtlsim_performance [15/19]
[2025-06-27 18:06:55,030] rtlsim_use_vivado_comps is enabled, may yield incorrect results
[2025-06-27 18:06:57,275] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:11931:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-27 18:06:57,275] 11931 | module dwc_axi #(
[2025-06-27 18:06:57,275]       |        ^~~~~~~
[2025-06-27 18:06:57,275]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:10563:8: ... Location of original declaration
[2025-06-27 18:06:57,275] 10563 | module dwc_axi #(
[2025-06-27 18:06:57,275]       |        ^~~~~~~
[2025-06-27 18:06:57,275]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-06-27 18:06:57,275]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-06-27 18:06:57,275] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:19718:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-27 18:06:57,275] 19718 | module dwc_axi #(
[2025-06-27 18:06:57,275]       |        ^~~~~~~
[2025-06-27 18:06:57,275]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:10563:8: ... Location of original declaration
[2025-06-27 18:06:57,275] 10563 | module dwc_axi #(
[2025-06-27 18:06:57,275]       |        ^~~~~~~
[2025-06-27 18:06:57,275] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47912:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-27 18:06:57,275] 47912 | module dwc_axi #(
[2025-06-27 18:06:57,275]       |        ^~~~~~~
[2025-06-27 18:06:57,275]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:10563:8: ... Location of original declaration
[2025-06-27 18:06:57,275] 10563 | module dwc_axi #(
[2025-06-27 18:06:57,275]       |        ^~~~~~~
[2025-06-27 18:06:57,275] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:49242:8: Duplicate declaration of module: 'swg_controller'
[2025-06-27 18:06:57,275] 49242 | module swg_controller
[2025-06-27 18:06:57,275]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47299:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 47299 | module swg_controller
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:49357:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-06-27 18:06:57,276] 49357 | module swg_cyclic_buffer_addressable #(
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47414:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 47414 | module swg_cyclic_buffer_addressable #(
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:49384:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-06-27 18:06:57,276] 49384 | module swg_reg_buffer
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47441:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 47441 | module swg_reg_buffer
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:49413:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-06-27 18:06:57,276] 49413 | module swg_ram_buffer
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47470:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 47470 | module swg_ram_buffer
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50823:8: Duplicate declaration of module: 'dwc'
[2025-06-27 18:06:57,276] 50823 | module dwc #(
[2025-06-27 18:06:57,276]       |        ^~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44928:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 44928 | module dwc #(
[2025-06-27 18:06:57,276]       |        ^~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:51799:8: Duplicate declaration of module: 'dwc'
[2025-06-27 18:06:57,276] 51799 | module dwc #(
[2025-06-27 18:06:57,276]       |        ^~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44928:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 44928 | module dwc #(
[2025-06-27 18:06:57,276]       |        ^~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:52460:8: Duplicate declaration of module: 'swg_controller'
[2025-06-27 18:06:57,276] 52460 | module swg_controller
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47299:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 47299 | module swg_controller
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:52575:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-06-27 18:06:57,276] 52575 | module swg_cyclic_buffer_addressable #(
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47414:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 47414 | module swg_cyclic_buffer_addressable #(
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:52602:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-06-27 18:06:57,276] 52602 | module swg_reg_buffer
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47441:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 47441 | module swg_reg_buffer
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:52631:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-06-27 18:06:57,276] 52631 | module swg_ram_buffer
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47470:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 47470 | module swg_ram_buffer
[2025-06-27 18:06:57,276]       |        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:54709:8: Duplicate declaration of module: 'dwc'
[2025-06-27 18:06:57,276] 54709 | module dwc #(
[2025-06-27 18:06:57,276]       |        ^~~
[2025-06-27 18:06:57,276]                  /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44928:8: ... Location of original declaration
[2025-06-27 18:06:57,276] 44928 | module dwc #(
[2025-06-27 18:06:57,276]       |        ^~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55116:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:57,276] 55116 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55116:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:57,276] 55116 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55116:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:57,276] 55116 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55116:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:57,276] 55116 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55116:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:57,276] 55116 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55116:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:57,276] 55116 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55116:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:57,276] 55116 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55116:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:57,276] 55116 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55185:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:57,276] 55185 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55185:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:57,276] 55185 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55185:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:57,276] 55185 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55185:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:57,276] 55185 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55185:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:57,276] 55185 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55185:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:57,276] 55185 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55185:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:57,276] 55185 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55185:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:57,276] 55185 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55254:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:57,276] 55254 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55254:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:57,276] 55254 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55254:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:57,276] 55254 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55254:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:57,276] 55254 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55254:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:57,276] 55254 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55254:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:57,276] 55254 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55254:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:57,276] 55254 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55254:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:57,276] 55254 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55323:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:57,276] 55323 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55323:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:57,276] 55323 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55323:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:57,276] 55323 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55323:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:57,276] 55323 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55323:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:57,276] 55323 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55323:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:57,276] 55323 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55323:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:57,276] 55323 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55323:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:57,276] 55323 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55392:34: Cell has missing pin: 'awready'
[2025-06-27 18:06:57,276] 55392 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55392:34: Cell has missing pin: 'wready'
[2025-06-27 18:06:57,276] 55392 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55392:34: Cell has missing pin: 'bvalid'
[2025-06-27 18:06:57,276] 55392 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55392:34: Cell has missing pin: 'bresp'
[2025-06-27 18:06:57,276] 55392 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55392:34: Cell has missing pin: 'arready'
[2025-06-27 18:06:57,276] 55392 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55392:34: Cell has missing pin: 'rvalid'
[2025-06-27 18:06:57,276] 55392 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55392:34: Cell has missing pin: 'rresp'
[2025-06-27 18:06:57,276] 55392 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55392:34: Cell has missing pin: 'rdata'
[2025-06-27 18:06:57,276] 55392 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-27 18:06:57,276]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55685:37: Cell has missing pin: 'count'
[2025-06-27 18:06:57,276] 55685 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-06-27 18:06:57,276]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,276] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55685:37: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,276] 55685 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55694:37: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55694 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55694:37: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55694 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55703:38: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55703 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55703:38: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55703 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55712:38: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55712 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55712:38: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55712 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55721:38: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55721 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55721:38: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55721 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55730:38: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55730 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55730:38: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55730 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55739:38: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55739 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55739:38: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55739 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
[2025-06-27 18:06:57,277]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55757:37: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55757 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55757:37: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55757 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55766:37: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55766 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55766:37: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55766 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55775:37: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55775 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55775:37: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55775 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55784:37: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55784 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55784:37: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55784 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55793:37: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55793 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55793:37: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55793 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55802:37: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55802 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55802:37: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55802 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55811:37: Cell has missing pin: 'count'
[2025-06-27 18:06:57,277] 55811 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:55811:37: Cell has missing pin: 'maxcount'
[2025-06-27 18:06:57,277] 55811 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
[2025-06-27 18:06:57,277]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-TIMESCALEMOD: /home/changhong/prj/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-06-27 18:06:57,277]    32 | package swg;
[2025-06-27 18:06:57,277]       |         ^~~
[2025-06-27 18:06:57,277]                        /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:10:8: ... Location of module with timescale
[2025-06-27 18:06:57,277]    10 | module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R (
[2025-06-27 18:06:57,277]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:11284:47: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'C_IS_ACLK_ASYNC' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-27 18:06:57,277] 11284 | localparam LP_CLOCKING_MODE = C_IS_ACLK_ASYNC ? "independent_clock" : "common_clock";
[2025-06-27 18:06:57,277]       |                                               ^
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:11394:20: Operator VAR 'LP_S_ACLKEN_CAN_TOGGLE' expects 32 bits on the Initial value, but Initial value's LOGOR generates 1 bits.
[2025-06-27 18:06:57,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-27 18:06:57,277] 11394 | localparam integer LP_S_ACLKEN_CAN_TOGGLE = (C_ACLKEN_CONV_MODE == 1) || (C_ACLKEN_CONV_MODE == 3);
[2025-06-27 18:06:57,277]       |                    ^~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:11395:20: Operator VAR 'LP_M_ACLKEN_CAN_TOGGLE' expects 32 bits on the Initial value, but Initial value's LOGOR generates 1 bits.
[2025-06-27 18:06:57,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-27 18:06:57,277] 11395 | localparam integer LP_M_ACLKEN_CAN_TOGGLE = (C_ACLKEN_CONV_MODE == 2) || (C_ACLKEN_CONV_MODE == 3);
[2025-06-27 18:06:57,277]       |                    ^~~~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:11429:28: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'LP_M_ACLKEN_CAN_TOGGLE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-27 18:06:57,277] 11429 |   if (C_IS_ACLK_ASYNC == 1 && LP_M_ACLKEN_CAN_TOGGLE) begin : gen_async_clock_and_reset
[2025-06-27 18:06:57,277]       |                            ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27269:21: Operator VAR 'SIMD_UNEVEN' expects 1 bits on the Initial value, but Initial value's MODDIV generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:57,277] 27269 |  localparam bit     SIMD_UNEVEN = SIMD % 2
[2025-06-27 18:06:57,277]       |                     ^~~~~~~~~~~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27386:69: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'PUMPED_COMPUTE' generates 1 bits.
[2025-06-27 18:06:57,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:57,277] 27386 |   localparam int unsigned  DSP_SIMD = EFFECTIVE_SIMD/(PUMPED_COMPUTE+1);
[2025-06-27 18:06:57,277]       |                                                                     ^
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27498:3: Operator GENCASE expects 144 bits on the Case expression, but Case expression's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-27 18:06:57,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:57,277] 27498 |   case(COMPUTE_CORE)
[2025-06-27 18:06:57,277]       |   ^~~~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:18663:1: Logical operator GENIF expects 1 bit on the If, but If's OR generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.s_util_aclken_converter_wrapper_0
[2025-06-27 18:06:57,277] 18663 | if (C_S_ACLKEN_CAN_TOGGLE | C_M_ACLKEN_CAN_TOGGLE) begin : gen_aclken_converter
[2025-06-27 18:06:57,277]       | ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2513:68: Operator EQ expects 48 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2513 |   localparam integer P_FIFO_MEMORY_TYPE      = ( (FIFO_MEMORY_TYPE == "lutram"   || FIFO_MEMORY_TYPE == "LUTRAM"   || FIFO_MEMORY_TYPE == "distributed"   || FIFO_MEMORY_TYPE == "DISTRIBUTED"  ) ? 1 :
[2025-06-27 18:06:57,277]       |                                                                    ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2513:102: Operator EQ expects 48 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2513 |   localparam integer P_FIFO_MEMORY_TYPE      = ( (FIFO_MEMORY_TYPE == "lutram"   || FIFO_MEMORY_TYPE == "LUTRAM"   || FIFO_MEMORY_TYPE == "distributed"   || FIFO_MEMORY_TYPE == "DISTRIBUTED"  ) ? 1 :
[2025-06-27 18:06:57,277]       |                                                                                                      ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2513:136: Operator EQ expects 88 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2513 |   localparam integer P_FIFO_MEMORY_TYPE      = ( (FIFO_MEMORY_TYPE == "lutram"   || FIFO_MEMORY_TYPE == "LUTRAM"   || FIFO_MEMORY_TYPE == "distributed"   || FIFO_MEMORY_TYPE == "DISTRIBUTED"  ) ? 1 :
[2025-06-27 18:06:57,277]       |                                                                                                                                        ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2513:175: Operator EQ expects 88 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2513 |   localparam integer P_FIFO_MEMORY_TYPE      = ( (FIFO_MEMORY_TYPE == "lutram"   || FIFO_MEMORY_TYPE == "LUTRAM"   || FIFO_MEMORY_TYPE == "distributed"   || FIFO_MEMORY_TYPE == "DISTRIBUTED"  ) ? 1 :
[2025-06-27 18:06:57,277]       |                                                                                                                                                                               ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2514:128: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2514 |                                                ( (FIFO_MEMORY_TYPE == "bram" || FIFO_MEMORY_TYPE == "BRAM" || FIFO_MEMORY_TYPE == "block" || FIFO_MEMORY_TYPE == "BLOCK") ? 2 :
[2025-06-27 18:06:57,277]       |                                                                                                                                ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2514:159: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2514 |                                                ( (FIFO_MEMORY_TYPE == "bram" || FIFO_MEMORY_TYPE == "BRAM" || FIFO_MEMORY_TYPE == "block" || FIFO_MEMORY_TYPE == "BLOCK") ? 2 :
[2025-06-27 18:06:57,277]       |                                                                                                                                                               ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2515:128: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2515 |                                                ( (FIFO_MEMORY_TYPE == "uram" || FIFO_MEMORY_TYPE == "URAM" || FIFO_MEMORY_TYPE == "ultra" || FIFO_MEMORY_TYPE == "ULTRA") ? 3 :
[2025-06-27 18:06:57,277]       |                                                                                                                                ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2515:159: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2515 |                                                ( (FIFO_MEMORY_TYPE == "uram" || FIFO_MEMORY_TYPE == "URAM" || FIFO_MEMORY_TYPE == "ultra" || FIFO_MEMORY_TYPE == "ULTRA") ? 3 :
[2025-06-27 18:06:57,277]       |                                                                                                                                                               ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2516:68: Operator EQ expects 64 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2516 |                                                ( (FIFO_MEMORY_TYPE == "mixedram" || FIFO_MEMORY_TYPE == "MIXEDRAM" || FIFO_MEMORY_TYPE == "mixed" || FIFO_MEMORY_TYPE == "MIXED" ) ? 4 : 0))));
[2025-06-27 18:06:57,277]       |                                                                    ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2516:102: Operator EQ expects 64 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2516 |                                                ( (FIFO_MEMORY_TYPE == "mixedram" || FIFO_MEMORY_TYPE == "MIXEDRAM" || FIFO_MEMORY_TYPE == "mixed" || FIFO_MEMORY_TYPE == "MIXED" ) ? 4 : 0))));
[2025-06-27 18:06:57,277]       |                                                                                                      ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2516:136: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,277]  2516 |                                                ( (FIFO_MEMORY_TYPE == "mixedram" || FIFO_MEMORY_TYPE == "MIXEDRAM" || FIFO_MEMORY_TYPE == "mixed" || FIFO_MEMORY_TYPE == "MIXED" ) ? 4 : 0))));
[2025-06-27 18:06:57,277]       |                                                                                                                                        ^~
[2025-06-27 18:06:57,277] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2516:167: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-27 18:06:57,277]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,278]  2516 |                                                ( (FIFO_MEMORY_TYPE == "mixedram" || FIFO_MEMORY_TYPE == "MIXEDRAM" || FIFO_MEMORY_TYPE == "mixed" || FIFO_MEMORY_TYPE == "MIXED" ) ? 4 : 0))));
[2025-06-27 18:06:57,278]       |                                                                                                                                                                       ^~
[2025-06-27 18:06:57,278] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2602:40: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'P_COMMON_CLOCK' generates 32 bits.
[2025-06-27 18:06:57,278]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,278]  2602 |         .DEST_SYNC_FF   (P_COMMON_CLOCK?4:CDC_SYNC_STAGES),
[2025-06-27 18:06:57,278]       |                                        ^
[2025-06-27 18:06:57,278] %Warning-LITENDIAN: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17254:16: Little bit endian vector: left < right of bit range: [-1:0]
[2025-06-27 18:06:57,278]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,278] 17254 |  typedef logic [$clog2(DEPTH)-1:0]  addr_t;
[2025-06-27 18:06:57,278]       |                ^
[2025-06-27 18:06:57,278] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:195:97: Operator SUB expects 32 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
[2025-06-27 18:06:57,278]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-27 18:06:57,278]   195 |   localparam PE_THRESH_ADJ   = (READ_MODE_LL == 1 && FIFO_MEMORY_TYPE != 5) ? PROG_EMPTY_THRESH - 2'h2 : PROG_EMPTY_THRESH;
[2025-06-27 18:06:57,278]       |                                                                                                 ^
[2025-06-27 18:06:57,278] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:197:107: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'COMMON_CLOCK' generates 32 bits.
[2025-06-27 18:06:57,278]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-27 18:06:57,278]   197 |   localparam PF_THRESH_MIN   = 3+(READ_MODE_LL*2*(((FIFO_WRITE_DEPTH-1)/FIFO_READ_DEPTH)+1))+(COMMON_CLOCK?0:CDC_DEST_SYNC_FF);
[2025-06-27 18:06:57,278]       |                                                                                                           ^
[2025-06-27 18:06:57,278] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:206:38: Operator FUNCREF 'hstr2bin' expects 128 bits on the Function Argument, but Function Argument's VARREF 'USE_ADV_FEATURES' generates 32 bits.
[2025-06-27 18:06:57,278]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-27 18:06:57,278]   206 |   localparam [15:0] EN_ADV_FEATURE = hstr2bin(USE_ADV_FEATURES);
[2025-06-27 18:06:57,278]       |                                      ^~~~~~~~
[2025-06-27 18:06:57,278] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:566:45: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'COMMON_CLOCK' generates 32 bits.
[2025-06-27 18:06:57,278]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-27 18:06:57,278]   566 |     .CLOCKING_MODE            (COMMON_CLOCK ? 0 : 1 ),
[2025-06-27 18:06:57,278]       |                                             ^
[2025-06-27 18:06:57,279] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:293:94: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's MODDIVS generates 32 bits.
[2025-06-27 18:06:57,279]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,279]   293 |   localparam integer  rsta_loop_iter  =  (READ_DATA_WIDTH_A < 4) ? 4 : (READ_DATA_WIDTH_A%4) ? (READ_DATA_WIDTH_A + (4-READ_DATA_WIDTH_A%4)) : READ_DATA_WIDTH_A;
[2025-06-27 18:06:57,279]       |                                                                                              ^
[2025-06-27 18:06:57,279] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:294:93: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's MODDIVS generates 32 bits.
[2025-06-27 18:06:57,279]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,279]   294 |   localparam integer rstb_loop_iter  =  (READ_DATA_WIDTH_B < 4) ? 4 : (READ_DATA_WIDTH_B%4) ? (READ_DATA_WIDTH_B + (4-READ_DATA_WIDTH_B%4)) : READ_DATA_WIDTH_B;
[2025-06-27 18:06:57,279]       |                                                                                             ^
[2025-06-27 18:06:57,279] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2603:50: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'USE_EMBEDDED_CONSTRAINT' generates 32 bits.
[2025-06-27 18:06:57,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,279]  2603 |     localparam EMB_XDC = USE_EMBEDDED_CONSTRAINT ? "yes" : "no";
[2025-06-27 18:06:57,279]       |                                                  ^
[2025-06-27 18:06:57,279] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2605:73: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_B' generates 32 bits.
[2025-06-27 18:06:57,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,279]  2605 |     localparam logic [READ_DATA_WIDTH_B_ECC-1:0] rstb_val = (RST_MODE_B == "ASYNC") ? {READ_DATA_WIDTH_B_ECC{1'b0}} : rst_val_conv_b(READ_RESET_VALUE_B);
[2025-06-27 18:06:57,279]       |                                                                         ^~
[2025-06-27 18:06:57,279] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2605:119: Operator FUNCREF 'rst_val_conv_b' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_B' generates 8 bits.
[2025-06-27 18:06:57,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,279]  2605 |     localparam logic [READ_DATA_WIDTH_B_ECC-1:0] rstb_val = (RST_MODE_B == "ASYNC") ? {READ_DATA_WIDTH_B_ECC{1'b0}} : rst_val_conv_b(READ_RESET_VALUE_B);
[2025-06-27 18:06:57,279]       |                                                                                                                       ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,279] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3038:24: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_B' generates 32 bits.
[2025-06-27 18:06:57,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,279]  3038 |         if((RST_MODE_B == "ASYNC")) begin
[2025-06-27 18:06:57,279]       |                        ^~
[2025-06-27 18:06:57,279] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1104:8: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,279]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.gaxis_rst_sync.xpm_cdc_sync_rst_inst
[2025-06-27 18:06:57,280]  1104 |       #1 $finish;
[2025-06-27 18:06:57,280]       |        ^
[2025-06-27 18:06:57,280] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1145:6: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,280]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.gaxis_rst_sync.xpm_cdc_sync_rst_inst
[2025-06-27 18:06:57,280]  1145 |     #1;
[2025-06-27 18:06:57,280]       |      ^
[2025-06-27 18:06:57,280] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1917:19: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'RST_VALUE' generates 32 bits.
[2025-06-27 18:06:57,280]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_fwft.ge_fwft_d1_inst
[2025-06-27 18:06:57,280]  1917 |   reg d_out_int = RST_VALUE;
[2025-06-27 18:06:57,280]       |                   ^~~~~~~~~
[2025-06-27 18:06:57,280] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1920:17: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'RST_VALUE' generates 32 bits.
[2025-06-27 18:06:57,280]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_fwft.ge_fwft_d1_inst
[2025-06-27 18:06:57,280]  1920 |       d_out_int <= RST_VALUE;
[2025-06-27 18:06:57,280]       |                 ^~
[2025-06-27 18:06:57,280] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1871:52: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-27 18:06:57,280]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_fwft.rdpp1_inst
[2025-06-27 18:06:57,280]  1871 |   reg [COUNTER_WIDTH-1:0]          count_value_i = RESET_VALUE;
[2025-06-27 18:06:57,280]       |                                                    ^~~~~~~~~~~
[2025-06-27 18:06:57,280] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1875:22: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-27 18:06:57,280]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_fwft.rdpp1_inst
[2025-06-27 18:06:57,280]  1875 |       count_value_i  <= RESET_VALUE;
[2025-06-27 18:06:57,280]       |                      ^~
[2025-06-27 18:06:57,280] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:302:6: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,280]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,280]   302 |     #1;
[2025-06-27 18:06:57,280]       |      ^
[2025-06-27 18:06:57,280] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:360:89: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'USE_EMBEDDED_CONSTRAINT' generates 32 bits.
[2025-06-27 18:06:57,281]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,281]   360 |     if (((MEMORY_PRIMITIVE == 0) || (MEMORY_PRIMITIVE == 2) || (MEMORY_PRIMITIVE == 3)) && USE_EMBEDDED_CONSTRAINT) begin
[2025-06-27 18:06:57,281]       |                                                                                         ^~
[2025-06-27 18:06:57,281] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:671:128: Operator FUNCREF 'rst_val_conv_a' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_A' generates 8 bits.
[2025-06-27 18:06:57,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,281]   671 |     if (((MEMORY_TYPE == 0) || (MEMORY_TYPE == 2) || ((MEMORY_TYPE == 3) || (MEMORY_TYPE == 4))) && (MEMORY_PRIMITIVE == 3) && rst_val_conv_a(READ_RESET_VALUE_A) != 0) begin
[2025-06-27 18:06:57,281]       |                                                                                                                                ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,281] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:675:104: Operator FUNCREF 'rst_val_conv_b' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_B' generates 8 bits.
[2025-06-27 18:06:57,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,281]   675 |     if (((MEMORY_TYPE == 1) || (MEMORY_TYPE == 2) || (MEMORY_TYPE == 4)) && (MEMORY_PRIMITIVE == 3) && rst_val_conv_b(READ_RESET_VALUE_B) != 0) begin
[2025-06-27 18:06:57,281]       |                                                                                                        ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,281] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:975:123: Operator FUNCREF 'rst_val_conv_a' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_A' generates 8 bits.
[2025-06-27 18:06:57,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,281]   975 |     if (!((ECC_MODE == 0)) && ((MEMORY_TYPE == 0) || (MEMORY_TYPE == 2) || ((MEMORY_TYPE == 3) || (MEMORY_TYPE == 4))) && rst_val_conv_a(READ_RESET_VALUE_A) != 0) begin
[2025-06-27 18:06:57,281]       |                                                                                                                           ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,281] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:980:99: Operator FUNCREF 'rst_val_conv_b' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_B' generates 8 bits.
[2025-06-27 18:06:57,281]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,281]   980 |     if (!((ECC_MODE == 0)) && ((MEMORY_TYPE == 1) || (MEMORY_TYPE == 2) || (MEMORY_TYPE == 4)) && rst_val_conv_b(READ_RESET_VALUE_B) != 0) begin
[2025-06-27 18:06:57,281]       |                                                                                                   ^~~~~~~~~~~~~~
[2025-06-27 18:06:57,281] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:996:21: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_A' generates 32 bits.
[2025-06-27 18:06:57,281]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,281]   996 |     if ((RST_MODE_A == "ASYNC") && !((MEMORY_PRIMITIVE == 2) || (MEMORY_PRIMITIVE == 3))) begin
[2025-06-27 18:06:57,281]       |                     ^~
[2025-06-27 18:06:57,281] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1001:21: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_B' generates 32 bits.
[2025-06-27 18:06:57,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,281]  1001 |     if ((RST_MODE_B == "ASYNC") && !((MEMORY_PRIMITIVE == 2) || (MEMORY_PRIMITIVE == 3))) begin
[2025-06-27 18:06:57,281]       |                     ^~
[2025-06-27 18:06:57,282] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1007:21: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_A' generates 32 bits.
[2025-06-27 18:06:57,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,282]  1007 |     if ((RST_MODE_A == "ASYNC") && (READ_RESET_VALUE_A != "0")) begin
[2025-06-27 18:06:57,282]       |                     ^~
[2025-06-27 18:06:57,282] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1012:21: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_B' generates 32 bits.
[2025-06-27 18:06:57,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,282]  1012 |     if ((RST_MODE_B == "ASYNC") && (READ_RESET_VALUE_B != "0")) begin
[2025-06-27 18:06:57,282]       |                     ^~
[2025-06-27 18:06:57,282] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1039:8: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,282]  1039 |       #1 $finish;
[2025-06-27 18:06:57,282]       |        ^
[2025-06-27 18:06:57,282] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1098:28: Operator ASSIGN expects 34 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
[2025-06-27 18:06:57,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,282]  1098 |               conv_bin_val = ascii_to_binary_reg[P_MIN_WIDTH_DATA_LDW-1:0];
[2025-06-27 18:06:57,282]       |                            ^
[2025-06-27 18:06:57,282] %Warning-WIDTHCONCAT: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1126:38: Unsized numbers/parameters not allowed in concatenations.
[2025-06-27 18:06:57,282]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,282]  1126 |       mem_param = init_param_memory({MEMORY_INIT_PARAM, 8'h0});
[2025-06-27 18:06:57,282]       |                                      ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,282] %Warning-WIDTHCONCAT: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1126:55: Unsized numbers/parameters not allowed in replications.
[2025-06-27 18:06:57,282]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,282]  1126 |       mem_param = init_param_memory({MEMORY_INIT_PARAM, 8'h0});
[2025-06-27 18:06:57,282]       |                                                       ^
[2025-06-27 18:06:57,282] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1126:19: Operator FUNCREF 'init_param_memory' expects 8 bits on the Function Argument, but Function Argument's REPLICATE generates 16 or 72 bits.
[2025-06-27 18:06:57,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,283]  1126 |       mem_param = init_param_memory({MEMORY_INIT_PARAM, 8'h0});
[2025-06-27 18:06:57,283]       |                   ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,283] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1131:10: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,283]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,283]  1131 |         #10;
[2025-06-27 18:06:57,283]       |          ^~
[2025-06-27 18:06:57,283] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3273:4: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-27 18:06:57,283]  3273 |   #1;
[2025-06-27 18:06:57,283]       |    ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1871:52: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-27 18:06:57,283]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrpp2_inst
[2025-06-27 18:06:57,283]  1871 |   reg [COUNTER_WIDTH-1:0]          count_value_i = RESET_VALUE;
[2025-06-27 18:06:57,283]       |                                                    ^~~~~~~~~~~
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1875:22: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-27 18:06:57,283]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrpp2_inst
[2025-06-27 18:06:57,283]  1875 |       count_value_i  <= RESET_VALUE;
[2025-06-27 18:06:57,283]       |                      ^~
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1877:39: Operator ADD expects 10 bits on the RHS, but RHS's VARREF 'cnt_up' generates 1 bits.
[2025-06-27 18:06:57,283]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrpp2_inst
[2025-06-27 18:06:57,283]  1877 |       count_value_i  <= count_value_i + cnt_up - cnt_down;
[2025-06-27 18:06:57,283]       |                                       ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1877:48: Operator SUB expects 10 bits on the RHS, but RHS's VARREF 'cnt_down' generates 1 bits.
[2025-06-27 18:06:57,283]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrpp2_inst
[2025-06-27 18:06:57,283]  1877 |       count_value_i  <= count_value_i + cnt_up - cnt_down;
[2025-06-27 18:06:57,283]       |                                                ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1871:52: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-27 18:06:57,283]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrp_inst
[2025-06-27 18:06:57,283]  1871 |   reg [COUNTER_WIDTH-1:0]          count_value_i = RESET_VALUE;
[2025-06-27 18:06:57,283]       |                                                    ^~~~~~~~~~~
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1875:22: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-27 18:06:57,283]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrp_inst
[2025-06-27 18:06:57,283]  1875 |       count_value_i  <= RESET_VALUE;
[2025-06-27 18:06:57,283]       |                      ^~
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1877:39: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'cnt_up' generates 1 bits.
[2025-06-27 18:06:57,283]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrp_inst
[2025-06-27 18:06:57,283]  1877 |       count_value_i  <= count_value_i + cnt_up - cnt_down;
[2025-06-27 18:06:57,283]       |                                       ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1877:48: Operator SUB expects 11 bits on the RHS, but RHS's VARREF 'cnt_down' generates 1 bits.
[2025-06-27 18:06:57,283]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrp_inst
[2025-06-27 18:06:57,283]  1877 |       count_value_i  <= count_value_i + cnt_up - cnt_down;
[2025-06-27 18:06:57,283]       |                                                ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:54617:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 54617 | assign a  = $unsigned(in0);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:54618:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 54618 | assign b  = $signed(in1);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:54619:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 54619 | assign c  = $signed(in2);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:54622:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 54622 | assign p  = m_reg + c;
[2025-06-27 18:06:57,283]       |                   ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:54633:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 54633 | assign dout = p_reg;
[2025-06-27 18:06:57,283]       |             ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:52999:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 52999 | assign a  = $unsigned(in0);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:53000:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 53000 | assign b  = $signed(in1);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:53001:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 53001 | assign c  = $signed(in2);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:53004:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 53004 | assign p  = m_reg + c;
[2025-06-27 18:06:57,283]       |                   ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:53015:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U8.MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 53015 | assign dout = p_reg;
[2025-06-27 18:06:57,283]       |             ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48687:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 48687 | assign a  = $unsigned(in0);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48688:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 48688 | assign b  = $signed(in1);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48689:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 48689 | assign c  = $signed(in2);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48692:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 48692 | assign p  = m_reg + c;
[2025-06-27 18:06:57,283]       |                   ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48703:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_9s_10_4_1_U257.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 48703 | assign dout = p_reg;
[2025-06-27 18:06:57,283]       |             ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47162:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 47162 | assign a  = $unsigned(in0);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47163:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 47163 | assign b  = $signed(in1);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47164:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 47164 | assign c  = $signed(in2);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47167:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 47167 | assign p  = m_reg + c;
[2025-06-27 18:06:57,283]       |                   ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47178:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_9s_10_4_1_U40.MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U
[2025-06-27 18:06:57,283] 47178 | assign dout = p_reg;
[2025-06-27 18:06:57,283]       |             ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:32013:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 32013 | assign a  = $unsigned(in0);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:32014:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 32014 | assign b  = $signed(in1);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:32015:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 32015 | assign c  = $signed(in2);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:32018:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 32018 | assign p  = m_reg + c;
[2025-06-27 18:06:57,283]       |                   ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:32029:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4ns_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,283] 32029 | assign dout = p_reg;
[2025-06-27 18:06:57,283]       |             ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31928:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 31928 | assign a  = $unsigned(in0);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31929:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 31929 | assign b  = $signed(in1);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31930:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 31930 | assign c  = $signed(in2);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31933:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 31933 | assign p  = m_reg + c;
[2025-06-27 18:06:57,283]       |                   ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31944:13: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_12s_12_4_1_U10.MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1_DSP48_2_U
[2025-06-27 18:06:57,283] 31944 | assign dout = p_reg;
[2025-06-27 18:06:57,283]       |             ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:29438:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:57,283] 29438 | assign a  = $signed(in0);
[2025-06-27 18:06:57,283]       |           ^
[2025-06-27 18:06:57,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:29439:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:57,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:57,283] 29439 | assign b  = $unsigned(in1);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:29440:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:57,284] 29440 | assign c  = $signed(in2);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:29443:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:57,284] 29443 | assign p  = m_reg + c;
[2025-06-27 18:06:57,284]       |                   ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:29454:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_9s_10_4_1_U279.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U
[2025-06-27 18:06:57,284] 29454 | assign dout = p_reg;
[2025-06-27 18:06:57,284]       |             ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27049:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:57,284] 27049 | assign a  = $signed(in0);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27050:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:57,284] 27050 | assign b  = $unsigned(in1);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27051:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:57,284] 27051 | assign c  = $signed(in2);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27054:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:57,284] 27054 | assign p  = m_reg + c;
[2025-06-27 18:06:57,284]       |                   ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27065:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.mac_muladd_4s_4ns_8s_9_4_1_U193.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-06-27 18:06:57,284] 27065 | assign dout = p_reg;
[2025-06-27 18:06:57,284]       |             ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23907:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:57,284] 23907 | assign a  = $signed(in0);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23908:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:57,284] 23908 | assign b  = $signed(in1);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23909:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:57,284] 23909 | assign c  = $signed(in2);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23912:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:57,284] 23912 | assign p  = m_reg + c;
[2025-06-27 18:06:57,284]       |                   ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23923:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-27 18:06:57,284] 23923 | assign dout = p_reg;
[2025-06-27 18:06:57,284]       |             ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1968:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:57,284]  1968 | assign a  = $signed(in0);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1969:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:57,284]  1969 | assign b  = $signed(in1);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1970:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:57,284]  1970 | assign c  = $signed(in2);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1973:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:57,284]  1973 | assign p  = m_reg + c;
[2025-06-27 18:06:57,284]       |                   ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1984:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-27 18:06:57,284]  1984 | assign dout = p_reg;
[2025-06-27 18:06:57,284]       |             ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1069:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,284]  1069 | assign a  = $unsigned(in0);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1070:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,284]  1070 | assign b  = $signed(in1);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1071:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,284]  1071 | assign c  = $signed(in2);
[2025-06-27 18:06:57,284]       |           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1074:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,284]  1074 | assign p  = m_reg + c;
[2025-06-27 18:06:57,284]       |                   ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1085:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-27 18:06:57,284]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_4ns_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-06-27 18:06:57,284]  1085 | assign dout = p_reg;
[2025-06-27 18:06:57,284]       |             ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:234:61: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's REPLICATE generates 10 bits.
[2025-06-27 18:06:57,284]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-27 18:06:57,284]   234 |   reg  [WR_PNTR_WIDTH:0]     diff_pntr_pf_q = {WR_PNTR_WIDTH{1'b0}};
[2025-06-27 18:06:57,284]       |                                                             ^
[2025-06-27 18:06:57,284] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:315:6: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,284]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-27 18:06:57,284]   315 |     #1;
[2025-06-27 18:06:57,284]       |      ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:353:31: Operator NEQ expects 3 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-27 18:06:57,284]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-27 18:06:57,284]   353 |     if (EN_ADV_FEATURE[15:14] != 3'h0) begin
[2025-06-27 18:06:57,284]       |                               ^~
[2025-06-27 18:06:57,284] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:441:8: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,284]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-27 18:06:57,284]   441 |       #1 $finish;
[2025-06-27 18:06:57,284]       |        ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:892:39: Operator SUB expects 11 bits on the RHS, but RHS's VARREF 'extra_words_fwft' generates 2 bits.
[2025-06-27 18:06:57,284]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-27 18:06:57,284]   892 |     assign rd_pntr_wr_dc = rd_pntr_ext-extra_words_fwft;
[2025-06-27 18:06:57,284]       |                                       ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/pyverilator_vh/axis_infrastructure_v1_1_0.vh:120:13: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'done' generates 32 bits.
[2025-06-27 18:06:57,284]                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.s_util_aclken_converter_wrapper_0.util_vector2axis_0
[2025-06-27 18:06:57,284]   120 |       while(!done)
[2025-06-27 18:06:57,284]       |             ^
[2025-06-27 18:06:57,284]                 /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:18997:5: ... note: In file included from finn_design_wrapper.v
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/pyverilator_vh/axis_infrastructure_v1_1_0.vh:120:13: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'done' generates 32 bits.
[2025-06-27 18:06:57,284]                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.s_util_aclken_converter_wrapper_0.util_axis2vector_0
[2025-06-27 18:06:57,284]   120 |       while(!done)
[2025-06-27 18:06:57,284]       |             ^
[2025-06-27 18:06:57,284]                 /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:18815:5: ... note: In file included from finn_design_wrapper.v
[2025-06-27 18:06:57,284] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17261:10: Unsupported: Unpacked struct/union
[2025-06-27 18:06:57,284]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,284] 17261 |  typedef struct {
[2025-06-27 18:06:57,284]       |          ^~~~~~
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17284:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,284] 17284 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:57,284]       |                                    ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17284:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,284] 17284 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:57,284]       |                      ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17289:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,284] 17289 |        ptr_eff.val == DEPTH-2;
[2025-06-27 18:06:57,284]       |                    ^~
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17312:19: Operator PATMEMBER expects 10 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,284] 17312 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-27 18:06:57,284]       |                   ^~~
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:51595:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.config_if
[2025-06-27 18:06:57,284] 51595 |     assign internal_rdata = ip_rdata;
[2025-06-27 18:06:57,284]       |                           ^
[2025-06-27 18:06:57,284] %Warning-LITENDIAN: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24166:8: Little bit endian vector: left < right of bit range: [1:5]
[2025-06-27 18:06:57,284]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24166 |  logic [1:5] L = '0;
[2025-06-27 18:06:57,284]       |        ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24217:18: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 4 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24217 |       dd[ofs+:3] = ww[pe];
[2025-06-27 18:06:57,284]       |                  ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24250:29: Operator SUB expects 30 bits on the LHS, but LHS's VARREF 'dd' generates 27 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24250 |      else if(en)  AD1 <= dd - aa;
[2025-06-27 18:06:57,284]       |                             ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24250:23: Operator ASSIGNDLY expects 27 bits on the Assign RHS, but Assign RHS's SUB generates 30 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24250 |      else if(en)  AD1 <= dd - aa;
[2025-06-27 18:06:57,284]       |                       ^~
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24268:28: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'M2' generates 46 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24268 |      else if(en)  P3 <= M2 + (L[3]? 0 : P3);
[2025-06-27 18:06:57,284]       |                            ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24623:20: Operator SUB expects 16 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24623 |     Res5[3] <= up4 - hi4[2];
[2025-06-27 18:06:57,284]       |                    ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24624:59: Operator ADD expects 17 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24624 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-27 18:06:57,284]       |                                                           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24624:87: Operator SUB expects 17 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24624 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-27 18:06:57,284]       |                                                                                       ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24624:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SUB generates 17 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24624 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-27 18:06:57,284]       |             ^~
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24625:59: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,284] 24625 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-27 18:06:57,284]       |                                                           ^
[2025-06-27 18:06:57,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24625:87: Operator SUB expects 18 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,285] 24625 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-27 18:06:57,285]       |                                                                                       ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24625:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SUB generates 18 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,285] 24625 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-27 18:06:57,285]       |             ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24626:59: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,285] 24626 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-06-27 18:06:57,285]       |                                                           ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:24626:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 18 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-27 18:06:57,285] 24626 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-06-27 18:06:57,285]       |             ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:935:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2025-06-27 18:06:57,285]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]   935 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-06-27 18:06:57,285]       |                    ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:935:11: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:57,285]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]   935 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-06-27 18:06:57,285]       |           ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:936:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2025-06-27 18:06:57,285]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]   936 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-06-27 18:06:57,285]       |                          ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:936:52: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2025-06-27 18:06:57,285]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]   936 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-06-27 18:06:57,285]       |                                                    ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:965:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
[2025-06-27 18:06:57,285]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]   965 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2025-06-27 18:06:57,285]       |                       ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:965:13: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:57,285]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]   965 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2025-06-27 18:06:57,285]       |             ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:966:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
[2025-06-27 18:06:57,285]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]   966 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2025-06-27 18:06:57,285]       |                            ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:966:55: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2025-06-27 18:06:57,285]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]   966 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2025-06-27 18:06:57,285]       |                                                       ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1000:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 8 bits.
[2025-06-27 18:06:57,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]  1000 |   assign irdy = !((WP-FP) >> AWIDTH);
[2025-06-27 18:06:57,285]       |                 ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1026:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 8 bits.
[2025-06-27 18:06:57,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]  1026 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2025-06-27 18:06:57,285]       |                ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1026:10: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:57,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]  1026 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2025-06-27 18:06:57,285]       |          ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1027:16: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
[2025-06-27 18:06:57,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-27 18:06:57,285]  1027 |       FP <= FP + last_rep;
[2025-06-27 18:06:57,285]       |                ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:51601:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 40 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.config_if
[2025-06-27 18:06:57,285] 51601 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-27 18:06:57,285]       |                           ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:51601:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 200 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.config_if
[2025-06-27 18:06:57,285] 51601 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-27 18:06:57,285]       |                           ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17284:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17284 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:57,285]       |                                    ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17284:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17284 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:57,285]       |                      ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17289:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17289 |        ptr_eff.val == DEPTH-2;
[2025-06-27 18:06:57,285]       |                    ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17312:19: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17312 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-27 18:06:57,285]       |                   ^~~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:51601:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 1200 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-06-27 18:06:57,285] 51601 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-27 18:06:57,285]       |                           ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17284:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17284 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:57,285]       |                                    ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17284:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17284 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-27 18:06:57,285]       |                      ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17289:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17289 |        ptr_eff.val == DEPTH-2;
[2025-06-27 18:06:57,285]       |                    ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17312:19: Operator PATMEMBER expects 2 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17312 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-27 18:06:57,285]       |                   ^~~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17340:17: Bit extraction of array[0:0] requires 1 bit index, not 2 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17340 |     if(Wr1)  Mem[addr] <= Data1;
[2025-06-27 18:06:57,285]       |                 ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17341:17: Bit extraction of array[0:0] requires 1 bit index, not 2 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-27 18:06:57,285] 17341 |     Data2 <= Mem[addr];
[2025-06-27 18:06:57,285]       |                 ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:51601:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 600 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-06-27 18:06:57,285] 51601 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-27 18:06:57,285]       |                           ^
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47501:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_w' generates 4 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-27 18:06:57,285] 47501 |             if (Addr_w == DEPTH-1)
[2025-06-27 18:06:57,285]       |                        ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47506:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_r' generates 4 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-27 18:06:57,285] 47506 |             if (Addr_r == DEPTH-1)
[2025-06-27 18:06:57,285]       |                        ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47501:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_w' generates 5 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-27 18:06:57,285] 47501 |             if (Addr_w == DEPTH-1)
[2025-06-27 18:06:57,285]       |                        ^~
[2025-06-27 18:06:57,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47506:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_r' generates 5 bits.
[2025-06-27 18:06:57,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-27 18:06:57,285] 47506 |             if (Addr_r == DEPTH-1)
[2025-06-27 18:06:57,285]       |                        ^~
[2025-06-27 18:06:57,285] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:52090:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,285]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,285] 52090 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:57,285]       |  ^
[2025-06-27 18:06:57,285] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:52091:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,285]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,285] 52091 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:57,285]       |  ^
[2025-06-27 18:06:57,285] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50612:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,285]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,285] 50612 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:57,285]       |  ^
[2025-06-27 18:06:57,285] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50613:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,285]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,285] 50613 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:57,285]       |  ^
[2025-06-27 18:06:57,285] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:32350:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,285]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,285] 32350 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:57,285]       |  ^
[2025-06-27 18:06:57,285] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:32351:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,285]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,285] 32351 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:57,285]       |  ^
[2025-06-27 18:06:57,285] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:32242:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,285]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,285] 32242 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:57,285]       |  ^
[2025-06-27 18:06:57,285] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:32243:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,285]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,286] 32243 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:57,286]       |  ^
[2025-06-27 18:06:57,286] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:14824:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,286]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,286] 14824 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:57,286]       |  ^
[2025-06-27 18:06:57,286] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:14825:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,286]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,286] 14825 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:57,286]       |  ^
[2025-06-27 18:06:57,286] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1566:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,286]  1566 | #0 ap_loop_init_int = 1'b1;
[2025-06-27 18:06:57,286]       |  ^
[2025-06-27 18:06:57,286] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:1567:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2025-06-27 18:06:57,286]  1567 | #0 ap_done_cache = 1'b0;
[2025-06-27 18:06:57,286]       |  ^
[2025-06-27 18:06:57,286] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2532:6: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,286]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,286]  2532 |     #1;
[2025-06-27 18:06:57,286]       |      ^
[2025-06-27 18:06:57,286] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2559:43: Operator NEQ expects 32 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
[2025-06-27 18:06:57,286]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,286]  2559 |     if (RELATED_CLOCKS == 1 && P_PKT_MODE != 1'b0) begin
[2025-06-27 18:06:57,286]       |                                           ^~
[2025-06-27 18:06:57,286] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2564:56: Operator NEQ expects 32 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
[2025-06-27 18:06:57,287]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,287]  2564 |     if (EN_ADV_FEATURE_AXIS[13] == 1'b1 && (P_PKT_MODE != 1'b1 || P_COMMON_CLOCK != 1'b0)) begin
[2025-06-27 18:06:57,287]       |                                                        ^~
[2025-06-27 18:06:57,287] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2564:82: Operator NEQ expects 32 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
[2025-06-27 18:06:57,287]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,287]  2564 |     if (EN_ADV_FEATURE_AXIS[13] == 1'b1 && (P_PKT_MODE != 1'b1 || P_COMMON_CLOCK != 1'b0)) begin
[2025-06-27 18:06:57,287]       |                                                                                  ^~
[2025-06-27 18:06:57,287] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2570:20: Operator EQ expects 32 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
[2025-06-27 18:06:57,287]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,287]  2570 |     if (P_PKT_MODE == 1'b1 && EN_ADV_FEATURE_AXIS[3] != 1'b1)
[2025-06-27 18:06:57,287]       |                    ^~
[2025-06-27 18:06:57,287] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2573:20: Operator EQ expects 32 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
[2025-06-27 18:06:57,287]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,287]  2573 |     if (P_PKT_MODE == 1'b1 && EN_ADV_FEATURE_AXIS[11] != 1'b1)
[2025-06-27 18:06:57,287]       |                    ^~
[2025-06-27 18:06:57,287] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2577:8: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,287]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,287]  2577 |       #1 $finish;
[2025-06-27 18:06:57,287]       |        ^
[2025-06-27 18:06:57,287] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2653:42: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'P_COMMON_CLOCK' generates 32 bits.
[2025-06-27 18:06:57,287]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-27 18:06:57,287]  2653 |         .rd_clk           (P_COMMON_CLOCK?s_aclk:m_aclk),
[2025-06-27 18:06:57,287]       |                                          ^
[2025-06-27 18:06:57,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/pyverilator_vh/axis_infrastructure_v1_1_0.vh:120:13: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'done' generates 32 bits.
[2025-06-27 18:06:57,287]                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.s_util_aclken_converter_wrapper_0
[2025-06-27 18:06:57,287]   120 |       while(!done)
[2025-06-27 18:06:57,288]       |             ^
[2025-06-27 18:06:57,288]                 /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:18618:2: ... note: In file included from finn_design_wrapper.v
[2025-06-27 18:06:57,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44956:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-06-27 18:06:57,288]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:57,288] 44956 |    if(OBITS % IBITS) begin
[2025-06-27 18:06:57,288]       |    ^~
[2025-06-27 18:06:57,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44966:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:57,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:57,288] 44966 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-27 18:06:57,288]       |                                ^
[2025-06-27 18:06:57,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44972:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:57,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:57,288] 44972 |     ACnt <= K-1;
[2025-06-27 18:06:57,288]       |          ^~
[2025-06-27 18:06:57,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44977:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 5 bits.
[2025-06-27 18:06:57,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:57,288] 44977 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:57,288]       |                                                ^
[2025-06-27 18:06:57,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44977:48: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:57,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-27 18:06:57,288] 44977 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:57,288]       |                                                ^
[2025-06-27 18:06:57,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44966:32: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:57,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-27 18:06:57,288] 44966 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-27 18:06:57,288]       |                                ^
[2025-06-27 18:06:57,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44972:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:57,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-27 18:06:57,289] 44972 |     ACnt <= K-1;
[2025-06-27 18:06:57,289]       |          ^~
[2025-06-27 18:06:57,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44977:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 7 bits.
[2025-06-27 18:06:57,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-27 18:06:57,289] 44977 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:57,289]       |                                                ^
[2025-06-27 18:06:57,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44977:48: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:57,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-27 18:06:57,289] 44977 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:57,289]       |                                                ^
[2025-06-27 18:06:57,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:45000:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-06-27 18:06:57,289]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-27 18:06:57,289] 45000 |    if(IBITS % OBITS) begin
[2025-06-27 18:06:57,289]       |    ^~
[2025-06-27 18:06:57,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:45029:11: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:57,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-27 18:06:57,289] 45029 |      acnt = ivld? -K+1 : 1;
[2025-06-27 18:06:57,289]       |           ^
[2025-06-27 18:06:57,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:45035:18: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
[2025-06-27 18:06:57,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-27 18:06:57,289] 45035 |     ACnt <= acnt + ainc;
[2025-06-27 18:06:57,289]       |                  ^
[2025-06-27 18:06:57,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44966:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:57,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-27 18:06:57,289] 44966 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-27 18:06:57,289]       |                                ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44972:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-27 18:06:57,290] 44972 |     ACnt <= K-1;
[2025-06-27 18:06:57,290]       |          ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44977:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-27 18:06:57,290] 44977 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:57,290]       |                                                ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44977:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-27 18:06:57,290] 44977 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-27 18:06:57,290]       |                                                ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:19496:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core
[2025-06-27 18:06:57,290] 19496 |   .ip_addr(config_address),
[2025-06-27 18:06:57,290]       |    ^~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27307:75: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:57,290] 27307 |    if (!(SIGNED_ACTIVATIONS == 1 && ACTIVATION_WIDTH == 9 && COMPUTE_CORE == "mvu_vvu_8sx9_dsp58")) begin
[2025-06-27 18:06:57,290]       |                                                                           ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27312:20: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:57,290] 27312 |   if (COMPUTE_CORE == "mvu_vvu_8sx9_dsp58") begin
[2025-06-27 18:06:57,290]       |                    ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27322:21: Operator NEQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:57,290] 27322 |    if (COMPUTE_CORE != "mvu_vvu_8sx9_dsp58" && COMPUTE_CORE != "mvu_vvu_lut") begin
[2025-06-27 18:06:57,290]       |                     ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27354:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 's_axis_weights_tdata' generates 8 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-27 18:06:57,290] 27354 |  uwire  mvu_w_t  mvu_w = s_axis_weights_tdata;
[2025-06-27 18:06:57,290]       |                        ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:19496:4: Output port connection 'ip_addr' expects 13 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-06-27 18:06:57,290] 19496 |   .ip_addr(config_address),
[2025-06-27 18:06:57,290]       |    ^~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:19496:4: Output port connection 'ip_addr' expects 15 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-06-27 18:06:57,290] 19496 |   .ip_addr(config_address),
[2025-06-27 18:06:57,290]       |    ^~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:19496:4: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-06-27 18:06:57,290] 19496 |   .ip_addr(config_address),
[2025-06-27 18:06:57,290]       |    ^~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:19496:4: Output port connection 'ip_addr' expects 7 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-06-27 18:06:57,290] 19496 |   .ip_addr(config_address),
[2025-06-27 18:06:57,290]       |    ^~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47334:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47334 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47335:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47335 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47336:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47336 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47337:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47337 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47338:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47338 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47344:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47344 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-06-27 18:06:57,290]       |                                         ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47345:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47345 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-06-27 18:06:57,290]       |                                         ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47346:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47346 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-06-27 18:06:57,290]       |                                         ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47347:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47347 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-06-27 18:06:57,290]       |                                         ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47348:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47348 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-06-27 18:06:57,290]       |                                         ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47354:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47354 |     assign tail_incr =
[2025-06-27 18:06:57,290]       |                      ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47380:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47380 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:57,290]       |                               ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47381:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47381 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:57,290]       |                               ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47382:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47382 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-06-27 18:06:57,290]       |                               ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47383:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47383 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-06-27 18:06:57,290]       |                               ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47384:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47384 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:57,290]       |                               ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47391:39: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47391 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                       ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47394:41: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47394 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                         ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47397:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47397 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                             ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47400:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47400 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47402:54: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47402 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                      ^~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47334:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47334 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47335:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47335 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47336:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47336 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47337:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47337 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47338:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47338 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:57,290]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47344:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47344 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-06-27 18:06:57,290]       |                                         ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47345:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,290] 47345 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-06-27 18:06:57,290]       |                                         ^
[2025-06-27 18:06:57,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47346:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-06-27 18:06:57,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47346 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-06-27 18:06:57,291]       |                                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47347:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47347 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-06-27 18:06:57,291]       |                                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47348:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47348 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-06-27 18:06:57,291]       |                                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47354:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47354 |     assign tail_incr =
[2025-06-27 18:06:57,291]       |                      ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47380:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47380 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:57,291]       |                               ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47381:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47381 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:57,291]       |                               ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47382:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47382 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-06-27 18:06:57,291]       |                               ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47383:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47383 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-06-27 18:06:57,291]       |                               ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47384:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47384 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:57,291]       |                               ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47391:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47391 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-27 18:06:57,291]       |                                       ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47394:41: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47394 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-06-27 18:06:57,291]       |                                         ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47397:45: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47397 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-06-27 18:06:57,291]       |                                             ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47400:48: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47400 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:57,291]       |                                                ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47402:54: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47402 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:57,291]       |                                                      ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47334:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47334 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-27 18:06:57,291]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47335:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47335 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-27 18:06:57,291]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47380:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47380 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:57,291]       |                               ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47381:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47381 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:57,291]       |                               ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47400:48: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47400 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-27 18:06:57,291]       |                                                ^~
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47402:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-27 18:06:57,291] 47402 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-27 18:06:57,291]       |                                                      ^~
[2025-06-27 18:06:57,291] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50116:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,291]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50116 | #0 ap_CS_fsm = 1'd1;
[2025-06-27 18:06:57,291]       |  ^
[2025-06-27 18:06:57,291] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50117:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,291]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50117 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,291]       |  ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50475:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50475 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,291]       |                       ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50490:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50490 | assign buf_V_10_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                          ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50494:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50494 | assign buf_V_11_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                          ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50498:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50498 | assign buf_V_12_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                          ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50502:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50502 | assign buf_V_13_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                          ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50506:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50506 | assign buf_V_14_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                          ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50510:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50510 | assign buf_V_15_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                          ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50514:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50514 | assign buf_V_1_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50518:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50518 | assign buf_V_2_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50522:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50522 | assign buf_V_3_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50526:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50526 | assign buf_V_4_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50530:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50530 | assign buf_V_5_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50534:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50534 | assign buf_V_6_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50538:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50538 | assign buf_V_7_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50542:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50542 | assign buf_V_8_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50546:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50546 | assign buf_V_9_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50550:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50550 | assign buf_V_address0 = i_cast_fu_308_p1;
[2025-06-27 18:06:57,291]       |                       ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:50554:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 3 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-27 18:06:57,291] 50554 | assign i_cast_fu_308_p1 = ap_sig_allocacmp_i_1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48058:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,291]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,291] 48058 | #0 ap_CS_fsm = 1'd1;
[2025-06-27 18:06:57,291]       |  ^
[2025-06-27 18:06:57,291] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48059:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,291]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,291] 48059 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,291]       |  ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48257:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,291] 48257 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,291]       |                       ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48272:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,291] 48272 | assign buf_V_1_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48276:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,291] 48276 | assign buf_V_2_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48280:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,291] 48280 | assign buf_V_3_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48284:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,291] 48284 | assign buf_V_4_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48288:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,291] 48288 | assign buf_V_5_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:57,291]       |                         ^
[2025-06-27 18:06:57,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48292:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_146_p1' generates 64 bits.
[2025-06-27 18:06:57,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,292] 48292 | assign buf_V_address0 = i_cast_fu_146_p1;
[2025-06-27 18:06:57,292]       |                       ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:48296:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 4 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-27 18:06:57,292] 48296 | assign i_cast_fu_146_p1 = ap_sig_allocacmp_i_1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:45414:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,292]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 45414 | #0 ap_CS_fsm = 1'd1;
[2025-06-27 18:06:57,292]       |  ^
[2025-06-27 18:06:57,292] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:45415:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,292]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 45415 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,292]       |  ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46077:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46077 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,292]       |                       ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46094:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46094 | assign buf_V_10_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                          ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46098:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46098 | assign buf_V_11_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                          ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46102:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46102 | assign buf_V_12_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                          ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46106:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46106 | assign buf_V_13_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                          ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46110:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46110 | assign buf_V_14_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                          ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46114:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46114 | assign buf_V_15_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                          ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46118:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46118 | assign buf_V_1_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46122:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46122 | assign buf_V_2_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46126:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46126 | assign buf_V_3_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46130:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46130 | assign buf_V_4_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46134:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46134 | assign buf_V_5_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46138:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46138 | assign buf_V_6_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46142:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46142 | assign buf_V_7_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46146:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46146 | assign buf_V_8_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46150:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46150 | assign buf_V_9_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                         ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46154:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46154 | assign buf_V_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-27 18:06:57,292]       |                       ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46260:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 3 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-27 18:06:57,292] 46260 | assign zext_ln156_cast_fu_554_p1 = zext_ln156;
[2025-06-27 18:06:57,292]       |                                  ^
[2025-06-27 18:06:57,292] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:34971:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,292]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 34971 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:57,292]       |  ^
[2025-06-27 18:06:57,292] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:34972:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,292]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 34972 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:57,292]       |  ^
[2025-06-27 18:06:57,292] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:34973:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,292]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 34973 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-27 18:06:57,292]       |  ^
[2025-06-27 18:06:57,292] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:34974:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,292]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 34974 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-27 18:06:57,292]       |  ^
[2025-06-27 18:06:57,292] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:34975:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,292]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 34975 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-27 18:06:57,292]       |  ^
[2025-06-27 18:06:57,292] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:34976:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,292]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 34976 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-27 18:06:57,292]       |  ^
[2025-06-27 18:06:57,292] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:34977:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,292]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 34977 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,292]       |  ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:42536:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 42536 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:57,292]       |                             ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:42560:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 42560 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:57,292]       |                             ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:42584:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 42584 |             ap_NS_iter2_fsm = 'bx;
[2025-06-27 18:06:57,292]       |                             ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:42608:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 42608 |             ap_NS_iter3_fsm = 'bx;
[2025-06-27 18:06:57,292]       |                             ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:42632:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 42632 |             ap_NS_iter4_fsm = 'bx;
[2025-06-27 18:06:57,292]       |                             ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:42656:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 42656 |             ap_NS_iter5_fsm = 'bx;
[2025-06-27 18:06:57,292]       |                             ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43023:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_4814_p1' generates 8 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 43023 | assign grp_fu_11383_p0 = zext_ln1494_1_fu_4814_p1;
[2025-06-27 18:06:57,292]       |                        ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43025:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_4831_p1' generates 8 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 43025 | assign grp_fu_11392_p0 = zext_ln1494_2_fu_4831_p1;
[2025-06-27 18:06:57,292]       |                        ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43027:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_4858_p1' generates 8 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 43027 | assign grp_fu_11401_p0 = zext_ln1494_4_fu_4858_p1;
[2025-06-27 18:06:57,292]       |                        ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43029:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_4895_p1' generates 8 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 43029 | assign grp_fu_11409_p0 = zext_ln1494_7_fu_4895_p1;
[2025-06-27 18:06:57,292]       |                        ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43031:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_4922_p1' generates 8 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 43031 | assign grp_fu_11418_p0 = zext_ln1494_9_fu_4922_p1;
[2025-06-27 18:06:57,292]       |                        ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43033:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_4949_p1' generates 8 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 43033 | assign grp_fu_11427_p0 = zext_ln1494_11_fu_4949_p1;
[2025-06-27 18:06:57,292]       |                        ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43035:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_4976_p1' generates 8 bits.
[2025-06-27 18:06:57,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,292] 43035 | assign grp_fu_11436_p0 = zext_ln1494_13_fu_4976_p1;
[2025-06-27 18:06:57,292]       |                        ^
[2025-06-27 18:06:57,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43037:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_16_fu_5013_p1' generates 8 bits.
[2025-06-27 18:06:57,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,293] 43037 | assign grp_fu_11444_p0 = zext_ln1494_16_fu_5013_p1;
[2025-06-27 18:06:57,293]       |                        ^
[2025-06-27 18:06:57,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43039:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_18_fu_5040_p1' generates 8 bits.
[2025-06-27 18:06:57,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,293] 43039 | assign grp_fu_11453_p0 = zext_ln1494_18_fu_5040_p1;
[2025-06-27 18:06:57,293]       |                        ^
[2025-06-27 18:06:57,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43041:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_20_fu_5067_p1' generates 8 bits.
[2025-06-27 18:06:57,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,293] 43041 | assign grp_fu_11462_p0 = zext_ln1494_20_fu_5067_p1;
[2025-06-27 18:06:57,293]       |                        ^
[2025-06-27 18:06:57,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43043:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_22_fu_5094_p1' generates 8 bits.
[2025-06-27 18:06:57,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,293] 43043 | assign grp_fu_11471_p0 = zext_ln1494_22_fu_5094_p1;
[2025-06-27 18:06:57,293]       |                        ^
[2025-06-27 18:06:57,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43045:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_25_fu_5131_p1' generates 8 bits.
[2025-06-27 18:06:57,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,293] 43045 | assign grp_fu_11479_p0 = zext_ln1494_25_fu_5131_p1;
[2025-06-27 18:06:57,293]       |                        ^
[2025-06-27 18:06:57,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43047:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_27_fu_5158_p1' generates 8 bits.
[2025-06-27 18:06:57,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,293] 43047 | assign grp_fu_11488_p0 = zext_ln1494_27_fu_5158_p1;
[2025-06-27 18:06:57,293]       |                        ^
[2025-06-27 18:06:57,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43049:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_30_fu_5195_p1' generates 8 bits.
[2025-06-27 18:06:57,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,293] 43049 | assign grp_fu_11496_p0 = zext_ln1494_30_fu_5195_p1;
[2025-06-27 18:06:57,293]       |                        ^
[2025-06-27 18:06:57,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43051:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_32_fu_5222_p1' generates 8 bits.
[2025-06-27 18:06:57,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,294] 43051 | assign grp_fu_11505_p0 = zext_ln1494_32_fu_5222_p1;
[2025-06-27 18:06:57,294]       |                        ^
[2025-06-27 18:06:57,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43053:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_35_fu_5259_p1' generates 8 bits.
[2025-06-27 18:06:57,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,294] 43053 | assign grp_fu_11513_p0 = zext_ln1494_35_fu_5259_p1;
[2025-06-27 18:06:57,294]       |                        ^
[2025-06-27 18:06:57,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43055:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_37_fu_5286_p1' generates 8 bits.
[2025-06-27 18:06:57,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,294] 43055 | assign grp_fu_11522_p0 = zext_ln1494_37_fu_5286_p1;
[2025-06-27 18:06:57,294]       |                        ^
[2025-06-27 18:06:57,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43057:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_39_fu_5313_p1' generates 8 bits.
[2025-06-27 18:06:57,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,294] 43057 | assign grp_fu_11531_p0 = zext_ln1494_39_fu_5313_p1;
[2025-06-27 18:06:57,294]       |                        ^
[2025-06-27 18:06:57,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43059:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_41_fu_5340_p1' generates 8 bits.
[2025-06-27 18:06:57,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,294] 43059 | assign grp_fu_11540_p0 = zext_ln1494_41_fu_5340_p1;
[2025-06-27 18:06:57,294]       |                        ^
[2025-06-27 18:06:57,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43061:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_44_fu_5377_p1' generates 8 bits.
[2025-06-27 18:06:57,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,294] 43061 | assign grp_fu_11548_p0 = zext_ln1494_44_fu_5377_p1;
[2025-06-27 18:06:57,294]       |                        ^
[2025-06-27 18:06:57,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43063:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_46_fu_5404_p1' generates 8 bits.
[2025-06-27 18:06:57,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,294] 43063 | assign grp_fu_11557_p0 = zext_ln1494_46_fu_5404_p1;
[2025-06-27 18:06:57,295]       |                        ^
[2025-06-27 18:06:57,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43065:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_51_fu_5461_p1' generates 8 bits.
[2025-06-27 18:06:57,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,295] 43065 | assign grp_fu_11565_p0 = zext_ln1494_51_fu_5461_p1;
[2025-06-27 18:06:57,295]       |                        ^
[2025-06-27 18:06:57,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43067:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_52_fu_5478_p1' generates 8 bits.
[2025-06-27 18:06:57,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,295] 43067 | assign grp_fu_11574_p0 = zext_ln1494_52_fu_5478_p1;
[2025-06-27 18:06:57,295]       |                        ^
[2025-06-27 18:06:57,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43069:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_56_fu_5525_p1' generates 8 bits.
[2025-06-27 18:06:57,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,295] 43069 | assign grp_fu_11582_p0 = zext_ln1494_56_fu_5525_p1;
[2025-06-27 18:06:57,295]       |                        ^
[2025-06-27 18:06:57,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43071:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_58_fu_5552_p1' generates 8 bits.
[2025-06-27 18:06:57,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,295] 43071 | assign grp_fu_11591_p0 = zext_ln1494_58_fu_5552_p1;
[2025-06-27 18:06:57,295]       |                        ^
[2025-06-27 18:06:57,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43073:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_60_fu_5579_p1' generates 8 bits.
[2025-06-27 18:06:57,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,295] 43073 | assign grp_fu_11600_p0 = zext_ln1494_60_fu_5579_p1;
[2025-06-27 18:06:57,295]       |                        ^
[2025-06-27 18:06:57,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43075:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_61_fu_5596_p1' generates 8 bits.
[2025-06-27 18:06:57,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,295] 43075 | assign grp_fu_11609_p0 = zext_ln1494_61_fu_5596_p1;
[2025-06-27 18:06:57,295]       |                        ^
[2025-06-27 18:06:57,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43077:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_65_fu_5643_p1' generates 8 bits.
[2025-06-27 18:06:57,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,296] 43077 | assign grp_fu_11617_p0 = zext_ln1494_65_fu_5643_p1;
[2025-06-27 18:06:57,296]       |                        ^
[2025-06-27 18:06:57,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43079:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_66_fu_5660_p1' generates 8 bits.
[2025-06-27 18:06:57,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,296] 43079 | assign grp_fu_11626_p0 = zext_ln1494_66_fu_5660_p1;
[2025-06-27 18:06:57,296]       |                        ^
[2025-06-27 18:06:57,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43081:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_70_fu_5707_p1' generates 8 bits.
[2025-06-27 18:06:57,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,296] 43081 | assign grp_fu_11634_p0 = zext_ln1494_70_fu_5707_p1;
[2025-06-27 18:06:57,296]       |                        ^
[2025-06-27 18:06:57,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43083:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_71_fu_5724_p1' generates 8 bits.
[2025-06-27 18:06:57,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,296] 43083 | assign grp_fu_11643_p0 = zext_ln1494_71_fu_5724_p1;
[2025-06-27 18:06:57,296]       |                        ^
[2025-06-27 18:06:57,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43085:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_75_fu_5771_p1' generates 8 bits.
[2025-06-27 18:06:57,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,296] 43085 | assign grp_fu_11651_p0 = zext_ln1494_75_fu_5771_p1;
[2025-06-27 18:06:57,296]       |                        ^
[2025-06-27 18:06:57,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43087:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_77_fu_5798_p1' generates 8 bits.
[2025-06-27 18:06:57,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,296] 43087 | assign grp_fu_11660_p0 = zext_ln1494_77_fu_5798_p1;
[2025-06-27 18:06:57,296]       |                        ^
[2025-06-27 18:06:57,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43089:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_79_fu_5825_p1' generates 8 bits.
[2025-06-27 18:06:57,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,296] 43089 | assign grp_fu_11669_p0 = zext_ln1494_79_fu_5825_p1;
[2025-06-27 18:06:57,296]       |                        ^
[2025-06-27 18:06:57,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43091:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_82_fu_5862_p1' generates 8 bits.
[2025-06-27 18:06:57,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,297] 43091 | assign grp_fu_11677_p0 = zext_ln1494_82_fu_5862_p1;
[2025-06-27 18:06:57,297]       |                        ^
[2025-06-27 18:06:57,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43093:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_84_fu_5889_p1' generates 8 bits.
[2025-06-27 18:06:57,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,297] 43093 | assign grp_fu_11686_p0 = zext_ln1494_84_fu_5889_p1;
[2025-06-27 18:06:57,297]       |                        ^
[2025-06-27 18:06:57,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43095:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_85_fu_5906_p1' generates 8 bits.
[2025-06-27 18:06:57,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,297] 43095 | assign grp_fu_11694_p0 = zext_ln1494_85_fu_5906_p1;
[2025-06-27 18:06:57,297]       |                        ^
[2025-06-27 18:06:57,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43097:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_87_fu_5933_p1' generates 8 bits.
[2025-06-27 18:06:57,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,297] 43097 | assign grp_fu_11703_p0 = zext_ln1494_87_fu_5933_p1;
[2025-06-27 18:06:57,297]       |                        ^
[2025-06-27 18:06:57,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43099:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_90_fu_5970_p1' generates 8 bits.
[2025-06-27 18:06:57,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,297] 43099 | assign grp_fu_11711_p0 = zext_ln1494_90_fu_5970_p1;
[2025-06-27 18:06:57,297]       |                        ^
[2025-06-27 18:06:57,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43101:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_92_fu_5997_p1' generates 8 bits.
[2025-06-27 18:06:57,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,297] 43101 | assign grp_fu_11720_p0 = zext_ln1494_92_fu_5997_p1;
[2025-06-27 18:06:57,297]       |                        ^
[2025-06-27 18:06:57,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43103:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_94_fu_6024_p1' generates 8 bits.
[2025-06-27 18:06:57,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,297] 43103 | assign grp_fu_11729_p0 = zext_ln1494_94_fu_6024_p1;
[2025-06-27 18:06:57,298]       |                        ^
[2025-06-27 18:06:57,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43105:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_96_fu_6051_p1' generates 8 bits.
[2025-06-27 18:06:57,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,298] 43105 | assign grp_fu_11738_p0 = zext_ln1494_96_fu_6051_p1;
[2025-06-27 18:06:57,298]       |                        ^
[2025-06-27 18:06:57,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43107:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_99_fu_6088_p1' generates 8 bits.
[2025-06-27 18:06:57,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,298] 43107 | assign grp_fu_11746_p0 = zext_ln1494_99_fu_6088_p1;
[2025-06-27 18:06:57,298]       |                        ^
[2025-06-27 18:06:57,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43109:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_101_fu_6115_p1' generates 8 bits.
[2025-06-27 18:06:57,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,298] 43109 | assign grp_fu_11755_p0 = zext_ln1494_101_fu_6115_p1;
[2025-06-27 18:06:57,298]       |                        ^
[2025-06-27 18:06:57,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43111:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_104_fu_6152_p1' generates 8 bits.
[2025-06-27 18:06:57,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,298] 43111 | assign grp_fu_11763_p0 = zext_ln1494_104_fu_6152_p1;
[2025-06-27 18:06:57,298]       |                        ^
[2025-06-27 18:06:57,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43113:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_106_fu_6179_p1' generates 8 bits.
[2025-06-27 18:06:57,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,298] 43113 | assign grp_fu_11772_p0 = zext_ln1494_106_fu_6179_p1;
[2025-06-27 18:06:57,298]       |                        ^
[2025-06-27 18:06:57,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43115:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_109_fu_6216_p1' generates 8 bits.
[2025-06-27 18:06:57,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,298] 43115 | assign grp_fu_11780_p0 = zext_ln1494_109_fu_6216_p1;
[2025-06-27 18:06:57,298]       |                        ^
[2025-06-27 18:06:57,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43117:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_112_fu_6253_p1' generates 8 bits.
[2025-06-27 18:06:57,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,299] 43117 | assign grp_fu_11789_p0 = zext_ln1494_112_fu_6253_p1;
[2025-06-27 18:06:57,299]       |                        ^
[2025-06-27 18:06:57,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43119:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_114_fu_6280_p1' generates 8 bits.
[2025-06-27 18:06:57,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,299] 43119 | assign grp_fu_11798_p0 = zext_ln1494_114_fu_6280_p1;
[2025-06-27 18:06:57,299]       |                        ^
[2025-06-27 18:06:57,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43121:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_116_fu_6307_p1' generates 8 bits.
[2025-06-27 18:06:57,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,299] 43121 | assign grp_fu_11807_p0 = zext_ln1494_116_fu_6307_p1;
[2025-06-27 18:06:57,299]       |                        ^
[2025-06-27 18:06:57,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43123:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_119_fu_6344_p1' generates 8 bits.
[2025-06-27 18:06:57,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,299] 43123 | assign grp_fu_11815_p0 = zext_ln1494_119_fu_6344_p1;
[2025-06-27 18:06:57,299]       |                        ^
[2025-06-27 18:06:57,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43125:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_121_fu_6371_p1' generates 8 bits.
[2025-06-27 18:06:57,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,299] 43125 | assign grp_fu_11824_p0 = zext_ln1494_121_fu_6371_p1;
[2025-06-27 18:06:57,299]       |                        ^
[2025-06-27 18:06:57,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43127:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_124_fu_6408_p1' generates 8 bits.
[2025-06-27 18:06:57,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,299] 43127 | assign grp_fu_11832_p0 = zext_ln1494_124_fu_6408_p1;
[2025-06-27 18:06:57,299]       |                        ^
[2025-06-27 18:06:57,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43129:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_126_fu_6435_p1' generates 8 bits.
[2025-06-27 18:06:57,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,299] 43129 | assign grp_fu_11841_p0 = zext_ln1494_126_fu_6435_p1;
[2025-06-27 18:06:57,299]       |                        ^
[2025-06-27 18:06:57,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43131:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_129_fu_6472_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43131 | assign grp_fu_11849_p0 = zext_ln1494_129_fu_6472_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43133:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_131_fu_6499_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43133 | assign grp_fu_11858_p0 = zext_ln1494_131_fu_6499_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43135:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_133_fu_6526_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43135 | assign grp_fu_11867_p0 = zext_ln1494_133_fu_6526_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43137:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_135_fu_6553_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43137 | assign grp_fu_11876_p0 = zext_ln1494_135_fu_6553_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43139:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_138_fu_6590_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43139 | assign grp_fu_11884_p0 = zext_ln1494_138_fu_6590_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43141:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_140_fu_6617_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43141 | assign grp_fu_11893_p0 = zext_ln1494_140_fu_6617_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43143:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_143_fu_6654_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43143 | assign grp_fu_11901_p0 = zext_ln1494_143_fu_6654_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43145:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_145_fu_6681_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43145 | assign grp_fu_11910_p0 = zext_ln1494_145_fu_6681_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43147:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_148_fu_6718_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43147 | assign grp_fu_11919_p0 = zext_ln1494_148_fu_6718_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43149:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_149_fu_6735_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43149 | assign grp_fu_11928_p0 = zext_ln1494_149_fu_6735_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43151:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_4814_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43151 | assign grp_fu_11937_p1 = zext_ln1494_1_fu_4814_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43153:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_4831_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43153 | assign grp_fu_11946_p1 = zext_ln1494_2_fu_4831_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43155:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_4858_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43155 | assign grp_fu_11955_p1 = zext_ln1494_4_fu_4858_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43157:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_4895_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43157 | assign grp_fu_11963_p1 = zext_ln1494_7_fu_4895_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43159:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_4922_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43159 | assign grp_fu_11972_p1 = zext_ln1494_9_fu_4922_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43161:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_4949_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43161 | assign grp_fu_11981_p1 = zext_ln1494_11_fu_4949_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43163:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_4976_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43163 | assign grp_fu_11990_p1 = zext_ln1494_13_fu_4976_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43165:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_16_fu_5013_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43165 | assign grp_fu_11998_p1 = zext_ln1494_16_fu_5013_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43167:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_18_fu_5040_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43167 | assign grp_fu_12007_p1 = zext_ln1494_18_fu_5040_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43169:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_20_fu_5067_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43169 | assign grp_fu_12016_p1 = zext_ln1494_20_fu_5067_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43171:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_22_fu_5094_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43171 | assign grp_fu_12025_p1 = zext_ln1494_22_fu_5094_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43173:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_25_fu_5131_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43173 | assign grp_fu_12033_p1 = zext_ln1494_25_fu_5131_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43175:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_27_fu_5158_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43175 | assign grp_fu_12042_p1 = zext_ln1494_27_fu_5158_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43177:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_30_fu_5195_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43177 | assign grp_fu_12050_p1 = zext_ln1494_30_fu_5195_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43179:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_32_fu_5222_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43179 | assign grp_fu_12059_p1 = zext_ln1494_32_fu_5222_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43181:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_35_fu_5259_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43181 | assign grp_fu_12067_p1 = zext_ln1494_35_fu_5259_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43183:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_37_fu_5286_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43183 | assign grp_fu_12076_p1 = zext_ln1494_37_fu_5286_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43185:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_39_fu_5313_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43185 | assign grp_fu_12085_p1 = zext_ln1494_39_fu_5313_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43187:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_41_fu_5340_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43187 | assign grp_fu_12094_p1 = zext_ln1494_41_fu_5340_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43189:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_44_fu_5377_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43189 | assign grp_fu_12102_p1 = zext_ln1494_44_fu_5377_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43191:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_46_fu_5404_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43191 | assign grp_fu_12111_p1 = zext_ln1494_46_fu_5404_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43193:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_51_fu_5461_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43193 | assign grp_fu_12119_p1 = zext_ln1494_51_fu_5461_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43195:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_52_fu_5478_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43195 | assign grp_fu_12128_p1 = zext_ln1494_52_fu_5478_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43197:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_56_fu_5525_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43197 | assign grp_fu_12136_p1 = zext_ln1494_56_fu_5525_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43199:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_58_fu_5552_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43199 | assign grp_fu_12145_p1 = zext_ln1494_58_fu_5552_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43201:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_60_fu_5579_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43201 | assign grp_fu_12154_p1 = zext_ln1494_60_fu_5579_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43203:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_61_fu_5596_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43203 | assign grp_fu_12163_p1 = zext_ln1494_61_fu_5596_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43205:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_65_fu_5643_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43205 | assign grp_fu_12171_p1 = zext_ln1494_65_fu_5643_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43207:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_66_fu_5660_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43207 | assign grp_fu_12180_p1 = zext_ln1494_66_fu_5660_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43209:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_70_fu_5707_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43209 | assign grp_fu_12188_p1 = zext_ln1494_70_fu_5707_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43211:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_71_fu_5724_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43211 | assign grp_fu_12197_p1 = zext_ln1494_71_fu_5724_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43213:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_75_fu_5771_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43213 | assign grp_fu_12205_p1 = zext_ln1494_75_fu_5771_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43215:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_77_fu_5798_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43215 | assign grp_fu_12214_p1 = zext_ln1494_77_fu_5798_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43217:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_79_fu_5825_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43217 | assign grp_fu_12223_p1 = zext_ln1494_79_fu_5825_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43219:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_82_fu_5862_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43219 | assign grp_fu_12231_p1 = zext_ln1494_82_fu_5862_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43221:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_84_fu_5889_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43221 | assign grp_fu_12240_p1 = zext_ln1494_84_fu_5889_p1;
[2025-06-27 18:06:57,300]       |                        ^
[2025-06-27 18:06:57,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43223:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_85_fu_5906_p1' generates 8 bits.
[2025-06-27 18:06:57,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,300] 43223 | assign grp_fu_12248_p1 = zext_ln1494_85_fu_5906_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43225:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_87_fu_5933_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43225 | assign grp_fu_12257_p1 = zext_ln1494_87_fu_5933_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43227:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_90_fu_5970_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43227 | assign grp_fu_12265_p1 = zext_ln1494_90_fu_5970_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43229:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_92_fu_5997_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43229 | assign grp_fu_12274_p1 = zext_ln1494_92_fu_5997_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43231:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_94_fu_6024_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43231 | assign grp_fu_12283_p1 = zext_ln1494_94_fu_6024_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43233:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_96_fu_6051_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43233 | assign grp_fu_12292_p1 = zext_ln1494_96_fu_6051_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43235:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_99_fu_6088_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43235 | assign grp_fu_12300_p1 = zext_ln1494_99_fu_6088_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43237:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_101_fu_6115_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43237 | assign grp_fu_12309_p1 = zext_ln1494_101_fu_6115_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43239:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_104_fu_6152_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43239 | assign grp_fu_12317_p1 = zext_ln1494_104_fu_6152_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43241:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_106_fu_6179_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43241 | assign grp_fu_12326_p1 = zext_ln1494_106_fu_6179_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43243:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_109_fu_6216_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43243 | assign grp_fu_12334_p1 = zext_ln1494_109_fu_6216_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43245:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_112_fu_6253_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43245 | assign grp_fu_12343_p1 = zext_ln1494_112_fu_6253_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43247:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_114_fu_6280_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43247 | assign grp_fu_12352_p1 = zext_ln1494_114_fu_6280_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43249:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_116_fu_6307_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43249 | assign grp_fu_12361_p1 = zext_ln1494_116_fu_6307_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43251:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_119_fu_6344_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43251 | assign grp_fu_12369_p1 = zext_ln1494_119_fu_6344_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43253:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_121_fu_6371_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43253 | assign grp_fu_12378_p1 = zext_ln1494_121_fu_6371_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43255:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_124_fu_6408_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43255 | assign grp_fu_12386_p1 = zext_ln1494_124_fu_6408_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43257:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_126_fu_6435_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43257 | assign grp_fu_12395_p1 = zext_ln1494_126_fu_6435_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43259:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_129_fu_6472_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43259 | assign grp_fu_12403_p1 = zext_ln1494_129_fu_6472_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43261:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_131_fu_6499_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43261 | assign grp_fu_12412_p1 = zext_ln1494_131_fu_6499_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43263:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_133_fu_6526_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43263 | assign grp_fu_12421_p1 = zext_ln1494_133_fu_6526_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43265:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_135_fu_6553_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43265 | assign grp_fu_12430_p1 = zext_ln1494_135_fu_6553_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43267:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_138_fu_6590_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43267 | assign grp_fu_12438_p1 = zext_ln1494_138_fu_6590_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43269:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_140_fu_6617_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43269 | assign grp_fu_12447_p1 = zext_ln1494_140_fu_6617_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43271:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_143_fu_6654_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43271 | assign grp_fu_12455_p1 = zext_ln1494_143_fu_6654_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43273:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_145_fu_6681_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43273 | assign grp_fu_12464_p1 = zext_ln1494_145_fu_6681_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43275:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_148_fu_6718_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43275 | assign grp_fu_12473_p1 = zext_ln1494_148_fu_6718_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43277:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_149_fu_6735_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43277 | assign grp_fu_12482_p1 = zext_ln1494_149_fu_6735_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43279:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_6934_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43279 | assign grp_fu_12491_p0 = zext_ln1494_6_fu_6934_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43281:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_6940_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43281 | assign grp_fu_12500_p0 = zext_ln1494_15_fu_6940_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43283:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_24_fu_6946_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43283 | assign grp_fu_12509_p0 = zext_ln1494_24_fu_6946_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43285:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_29_fu_6952_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43285 | assign grp_fu_12518_p0 = zext_ln1494_29_fu_6952_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43287:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_34_fu_6958_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43287 | assign grp_fu_12527_p0 = zext_ln1494_34_fu_6958_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43289:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_43_fu_6964_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43289 | assign grp_fu_12536_p0 = zext_ln1494_43_fu_6964_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43291:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_49_fu_6970_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43291 | assign grp_fu_12545_p0 = zext_ln1494_49_fu_6970_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43293:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_54_fu_6976_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43293 | assign grp_fu_12554_p0 = zext_ln1494_54_fu_6976_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43295:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_63_fu_6982_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43295 | assign grp_fu_12563_p0 = zext_ln1494_63_fu_6982_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43297:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_68_fu_6988_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43297 | assign grp_fu_12572_p0 = zext_ln1494_68_fu_6988_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43299:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_73_fu_6994_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43299 | assign grp_fu_12581_p0 = zext_ln1494_73_fu_6994_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43301:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_78_fu_7000_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43301 | assign grp_fu_12590_p0 = zext_ln1494_78_fu_7000_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43303:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_83_fu_7006_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43303 | assign grp_fu_12599_p0 = zext_ln1494_83_fu_7006_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43305:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_89_fu_7012_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43305 | assign grp_fu_12608_p0 = zext_ln1494_89_fu_7012_p1;
[2025-06-27 18:06:57,301]       |                        ^
[2025-06-27 18:06:57,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43307:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_98_fu_7018_p1' generates 8 bits.
[2025-06-27 18:06:57,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,301] 43307 | assign grp_fu_12617_p0 = zext_ln1494_98_fu_7018_p1;
[2025-06-27 18:06:57,302]       |                        ^
[2025-06-27 18:06:57,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43309:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_103_fu_7024_p1' generates 8 bits.
[2025-06-27 18:06:57,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,302] 43309 | assign grp_fu_12626_p0 = zext_ln1494_103_fu_7024_p1;
[2025-06-27 18:06:57,302]       |                        ^
[2025-06-27 18:06:57,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43311:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_108_fu_7030_p1' generates 8 bits.
[2025-06-27 18:06:57,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,302] 43311 | assign grp_fu_12635_p0 = zext_ln1494_108_fu_7030_p1;
[2025-06-27 18:06:57,302]       |                        ^
[2025-06-27 18:06:57,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43313:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_115_fu_7036_p1' generates 8 bits.
[2025-06-27 18:06:57,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,302] 43313 | assign grp_fu_12644_p0 = zext_ln1494_115_fu_7036_p1;
[2025-06-27 18:06:57,302]       |                        ^
[2025-06-27 18:06:57,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43315:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_120_fu_7042_p1' generates 8 bits.
[2025-06-27 18:06:57,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,302] 43315 | assign grp_fu_12653_p0 = zext_ln1494_120_fu_7042_p1;
[2025-06-27 18:06:57,302]       |                        ^
[2025-06-27 18:06:57,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43317:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_125_fu_7048_p1' generates 8 bits.
[2025-06-27 18:06:57,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,302] 43317 | assign grp_fu_12662_p0 = zext_ln1494_125_fu_7048_p1;
[2025-06-27 18:06:57,302]       |                        ^
[2025-06-27 18:06:57,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43319:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_134_fu_7054_p1' generates 8 bits.
[2025-06-27 18:06:57,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,302] 43319 | assign grp_fu_12671_p0 = zext_ln1494_134_fu_7054_p1;
[2025-06-27 18:06:57,302]       |                        ^
[2025-06-27 18:06:57,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43321:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_139_fu_7060_p1' generates 8 bits.
[2025-06-27 18:06:57,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,303] 43321 | assign grp_fu_12680_p0 = zext_ln1494_139_fu_7060_p1;
[2025-06-27 18:06:57,303]       |                        ^
[2025-06-27 18:06:57,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43323:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_6934_p1' generates 8 bits.
[2025-06-27 18:06:57,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,303] 43323 | assign grp_fu_12689_p1 = zext_ln1494_6_fu_6934_p1;
[2025-06-27 18:06:57,303]       |                        ^
[2025-06-27 18:06:57,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43325:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_6940_p1' generates 8 bits.
[2025-06-27 18:06:57,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,303] 43325 | assign grp_fu_12698_p1 = zext_ln1494_15_fu_6940_p1;
[2025-06-27 18:06:57,303]       |                        ^
[2025-06-27 18:06:57,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43327:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_24_fu_6946_p1' generates 8 bits.
[2025-06-27 18:06:57,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,303] 43327 | assign grp_fu_12707_p1 = zext_ln1494_24_fu_6946_p1;
[2025-06-27 18:06:57,303]       |                        ^
[2025-06-27 18:06:57,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43329:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_29_fu_6952_p1' generates 8 bits.
[2025-06-27 18:06:57,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,303] 43329 | assign grp_fu_12716_p1 = zext_ln1494_29_fu_6952_p1;
[2025-06-27 18:06:57,303]       |                        ^
[2025-06-27 18:06:57,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43331:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_34_fu_6958_p1' generates 8 bits.
[2025-06-27 18:06:57,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,303] 43331 | assign grp_fu_12725_p1 = zext_ln1494_34_fu_6958_p1;
[2025-06-27 18:06:57,303]       |                        ^
[2025-06-27 18:06:57,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43333:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_43_fu_6964_p1' generates 8 bits.
[2025-06-27 18:06:57,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,303] 43333 | assign grp_fu_12734_p1 = zext_ln1494_43_fu_6964_p1;
[2025-06-27 18:06:57,303]       |                        ^
[2025-06-27 18:06:57,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43335:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_49_fu_6970_p1' generates 8 bits.
[2025-06-27 18:06:57,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,304] 43335 | assign grp_fu_12743_p1 = zext_ln1494_49_fu_6970_p1;
[2025-06-27 18:06:57,304]       |                        ^
[2025-06-27 18:06:57,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43337:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_54_fu_6976_p1' generates 8 bits.
[2025-06-27 18:06:57,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,304] 43337 | assign grp_fu_12752_p1 = zext_ln1494_54_fu_6976_p1;
[2025-06-27 18:06:57,304]       |                        ^
[2025-06-27 18:06:57,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43339:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_63_fu_6982_p1' generates 8 bits.
[2025-06-27 18:06:57,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,304] 43339 | assign grp_fu_12761_p1 = zext_ln1494_63_fu_6982_p1;
[2025-06-27 18:06:57,304]       |                        ^
[2025-06-27 18:06:57,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43341:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_68_fu_6988_p1' generates 8 bits.
[2025-06-27 18:06:57,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,304] 43341 | assign grp_fu_12770_p1 = zext_ln1494_68_fu_6988_p1;
[2025-06-27 18:06:57,304]       |                        ^
[2025-06-27 18:06:57,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43343:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_73_fu_6994_p1' generates 8 bits.
[2025-06-27 18:06:57,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,304] 43343 | assign grp_fu_12779_p1 = zext_ln1494_73_fu_6994_p1;
[2025-06-27 18:06:57,304]       |                        ^
[2025-06-27 18:06:57,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43345:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_78_fu_7000_p1' generates 8 bits.
[2025-06-27 18:06:57,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,304] 43345 | assign grp_fu_12788_p1 = zext_ln1494_78_fu_7000_p1;
[2025-06-27 18:06:57,304]       |                        ^
[2025-06-27 18:06:57,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43347:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_83_fu_7006_p1' generates 8 bits.
[2025-06-27 18:06:57,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,304] 43347 | assign grp_fu_12797_p1 = zext_ln1494_83_fu_7006_p1;
[2025-06-27 18:06:57,304]       |                        ^
[2025-06-27 18:06:57,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43349:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_89_fu_7012_p1' generates 8 bits.
[2025-06-27 18:06:57,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,305] 43349 | assign grp_fu_12806_p1 = zext_ln1494_89_fu_7012_p1;
[2025-06-27 18:06:57,305]       |                        ^
[2025-06-27 18:06:57,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43351:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_98_fu_7018_p1' generates 8 bits.
[2025-06-27 18:06:57,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,305] 43351 | assign grp_fu_12815_p1 = zext_ln1494_98_fu_7018_p1;
[2025-06-27 18:06:57,305]       |                        ^
[2025-06-27 18:06:57,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43353:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_103_fu_7024_p1' generates 8 bits.
[2025-06-27 18:06:57,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,305] 43353 | assign grp_fu_12824_p1 = zext_ln1494_103_fu_7024_p1;
[2025-06-27 18:06:57,305]       |                        ^
[2025-06-27 18:06:57,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43355:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_108_fu_7030_p1' generates 8 bits.
[2025-06-27 18:06:57,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,305] 43355 | assign grp_fu_12833_p1 = zext_ln1494_108_fu_7030_p1;
[2025-06-27 18:06:57,305]       |                        ^
[2025-06-27 18:06:57,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43357:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_115_fu_7036_p1' generates 8 bits.
[2025-06-27 18:06:57,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,305] 43357 | assign grp_fu_12842_p1 = zext_ln1494_115_fu_7036_p1;
[2025-06-27 18:06:57,305]       |                        ^
[2025-06-27 18:06:57,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43359:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_120_fu_7042_p1' generates 8 bits.
[2025-06-27 18:06:57,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,305] 43359 | assign grp_fu_12851_p1 = zext_ln1494_120_fu_7042_p1;
[2025-06-27 18:06:57,305]       |                        ^
[2025-06-27 18:06:57,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43361:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_125_fu_7048_p1' generates 8 bits.
[2025-06-27 18:06:57,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,305] 43361 | assign grp_fu_12860_p1 = zext_ln1494_125_fu_7048_p1;
[2025-06-27 18:06:57,306]       |                        ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43363:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_134_fu_7054_p1' generates 8 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43363 | assign grp_fu_12869_p1 = zext_ln1494_134_fu_7054_p1;
[2025-06-27 18:06:57,306]       |                        ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43365:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_139_fu_7060_p1' generates 8 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43365 | assign grp_fu_12878_p1 = zext_ln1494_139_fu_7060_p1;
[2025-06-27 18:06:57,306]       |                        ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43437:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_12907_pp0_iter3_reg' generates 32 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43437 | assign idxprom2_i_fu_9357_p1 = nf_3_reg_12907_pp0_iter3_reg;
[2025-06-27 18:06:57,306]       |                              ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43447:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43447 | assign p_ZL7threshs_0_0_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43449:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43449 | assign p_ZL7threshs_0_10_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43451:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43451 | assign p_ZL7threshs_0_11_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43453:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43453 | assign p_ZL7threshs_0_12_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43455:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43455 | assign p_ZL7threshs_0_13_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43457:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43457 | assign p_ZL7threshs_0_14_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43459:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43459 | assign p_ZL7threshs_0_1_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43461:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43461 | assign p_ZL7threshs_0_2_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43463:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43463 | assign p_ZL7threshs_0_3_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43465:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43465 | assign p_ZL7threshs_0_4_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43467:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43467 | assign p_ZL7threshs_0_5_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43469:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43469 | assign p_ZL7threshs_0_6_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43471:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43471 | assign p_ZL7threshs_0_7_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43473:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43473 | assign p_ZL7threshs_0_8_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43475:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43475 | assign p_ZL7threshs_0_9_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43477:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43477 | assign p_ZL7threshs_1_0_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43479:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43479 | assign p_ZL7threshs_1_10_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43481:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43481 | assign p_ZL7threshs_1_11_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43483:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43483 | assign p_ZL7threshs_1_12_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43485:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43485 | assign p_ZL7threshs_1_13_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43487:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43487 | assign p_ZL7threshs_1_14_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                   ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43489:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43489 | assign p_ZL7threshs_1_1_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43491:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43491 | assign p_ZL7threshs_1_2_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43493:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43493 | assign p_ZL7threshs_1_3_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43495:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43495 | assign p_ZL7threshs_1_4_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,306]       |                                  ^
[2025-06-27 18:06:57,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43497:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,306] 43497 | assign p_ZL7threshs_1_5_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,307]       |                                  ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43499:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43499 | assign p_ZL7threshs_1_6_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,307]       |                                  ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43501:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43501 | assign p_ZL7threshs_1_7_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,307]       |                                  ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43503:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43503 | assign p_ZL7threshs_1_8_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,307]       |                                  ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43505:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9357_p1' generates 64 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43505 | assign p_ZL7threshs_1_9_address0 = idxprom2_i_fu_9357_p1;
[2025-06-27 18:06:57,307]       |                                  ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43645:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_100_fu_7804_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43645 | assign ret_V_100_fu_7807_p0 = zext_ln1494_100_fu_7804_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43647:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_102_fu_7820_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43647 | assign ret_V_102_fu_7823_p0 = zext_ln1494_102_fu_7820_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43649:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_105_fu_7836_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43649 | assign ret_V_105_fu_7839_p0 = zext_ln1494_105_fu_7836_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43651:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_107_fu_7852_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43651 | assign ret_V_107_fu_7855_p0 = zext_ln1494_107_fu_7852_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43653:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_7196_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43653 | assign ret_V_10_fu_7199_p0 = zext_ln1494_10_fu_7196_p1;
[2025-06-27 18:06:57,307]       |                            ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43655:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_110_fu_7868_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43655 | assign ret_V_110_fu_7871_p0 = zext_ln1494_110_fu_7868_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43657:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_111_fu_7884_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43657 | assign ret_V_111_fu_7887_p0 = zext_ln1494_111_fu_7884_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43659:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_113_fu_7900_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43659 | assign ret_V_113_fu_7903_p0 = zext_ln1494_113_fu_7900_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43661:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_117_fu_7916_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43661 | assign ret_V_117_fu_7919_p0 = zext_ln1494_117_fu_7916_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43663:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_118_fu_7932_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43663 | assign ret_V_118_fu_7935_p0 = zext_ln1494_118_fu_7932_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43665:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_122_fu_7948_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43665 | assign ret_V_122_fu_7951_p0 = zext_ln1494_122_fu_7948_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43667:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_123_fu_7964_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43667 | assign ret_V_123_fu_7967_p0 = zext_ln1494_123_fu_7964_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43669:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_127_fu_7980_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43669 | assign ret_V_127_fu_7983_p0 = zext_ln1494_127_fu_7980_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43671:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_128_fu_7996_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43671 | assign ret_V_128_fu_7999_p0 = zext_ln1494_128_fu_7996_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43673:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_7212_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43673 | assign ret_V_12_fu_7215_p0 = zext_ln1494_12_fu_7212_p1;
[2025-06-27 18:06:57,307]       |                            ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43675:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_130_fu_8012_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43675 | assign ret_V_130_fu_8015_p0 = zext_ln1494_130_fu_8012_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43677:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_132_fu_8028_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43677 | assign ret_V_132_fu_8031_p0 = zext_ln1494_132_fu_8028_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43679:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_136_fu_8044_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43679 | assign ret_V_136_fu_8047_p0 = zext_ln1494_136_fu_8044_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43681:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_137_fu_8060_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43681 | assign ret_V_137_fu_8063_p0 = zext_ln1494_137_fu_8060_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43683:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_141_fu_8076_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43683 | assign ret_V_141_fu_8079_p0 = zext_ln1494_141_fu_8076_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43685:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_142_fu_8092_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43685 | assign ret_V_142_fu_8095_p0 = zext_ln1494_142_fu_8092_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43687:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_144_fu_8108_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43687 | assign ret_V_144_fu_8111_p0 = zext_ln1494_144_fu_8108_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43689:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_146_fu_8124_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43689 | assign ret_V_146_fu_8127_p0 = zext_ln1494_146_fu_8124_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43691:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_147_fu_8140_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43691 | assign ret_V_147_fu_8143_p0 = zext_ln1494_147_fu_8140_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43693:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_7228_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43693 | assign ret_V_14_fu_7231_p0 = zext_ln1494_14_fu_7228_p1;
[2025-06-27 18:06:57,307]       |                            ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43695:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_7132_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43695 | assign ret_V_150_fu_8156_p1 = zext_ln1494_fu_7132_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43697:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_7148_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43697 | assign ret_V_153_fu_8169_p1 = zext_ln1494_3_fu_7148_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43699:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_7164_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43699 | assign ret_V_155_fu_8182_p1 = zext_ln1494_5_fu_7164_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43701:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_7180_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43701 | assign ret_V_158_fu_8195_p1 = zext_ln1494_8_fu_7180_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43703:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_7196_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43703 | assign ret_V_160_fu_8208_p1 = zext_ln1494_10_fu_7196_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43705:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_7212_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43705 | assign ret_V_162_fu_8221_p1 = zext_ln1494_12_fu_7212_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43707:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_7228_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43707 | assign ret_V_164_fu_8234_p1 = zext_ln1494_14_fu_7228_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43709:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_17_fu_7244_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43709 | assign ret_V_167_fu_8247_p1 = zext_ln1494_17_fu_7244_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43711:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_19_fu_7260_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43711 | assign ret_V_169_fu_8260_p1 = zext_ln1494_19_fu_7260_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43713:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_21_fu_7276_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43713 | assign ret_V_171_fu_8273_p1 = zext_ln1494_21_fu_7276_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43715:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_23_fu_7292_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43715 | assign ret_V_173_fu_8286_p1 = zext_ln1494_23_fu_7292_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43717:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_26_fu_7308_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43717 | assign ret_V_176_fu_8299_p1 = zext_ln1494_26_fu_7308_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43719:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_28_fu_7324_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43719 | assign ret_V_178_fu_8312_p1 = zext_ln1494_28_fu_7324_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43721:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_17_fu_7244_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43721 | assign ret_V_17_fu_7247_p0 = zext_ln1494_17_fu_7244_p1;
[2025-06-27 18:06:57,307]       |                            ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43723:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_31_fu_7340_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43723 | assign ret_V_181_fu_8325_p1 = zext_ln1494_31_fu_7340_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43725:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_33_fu_7356_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43725 | assign ret_V_183_fu_8338_p1 = zext_ln1494_33_fu_7356_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43727:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_36_fu_7372_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43727 | assign ret_V_186_fu_8351_p1 = zext_ln1494_36_fu_7372_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43729:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_38_fu_7388_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,307] 43729 | assign ret_V_188_fu_8364_p1 = zext_ln1494_38_fu_7388_p1;
[2025-06-27 18:06:57,307]       |                             ^
[2025-06-27 18:06:57,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43731:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_40_fu_7404_p1' generates 8 bits.
[2025-06-27 18:06:57,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43731 | assign ret_V_190_fu_8377_p1 = zext_ln1494_40_fu_7404_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43733:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_42_fu_7420_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43733 | assign ret_V_192_fu_8390_p1 = zext_ln1494_42_fu_7420_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43735:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_45_fu_7436_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43735 | assign ret_V_195_fu_8403_p1 = zext_ln1494_45_fu_7436_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43737:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_47_fu_7452_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43737 | assign ret_V_197_fu_8416_p1 = zext_ln1494_47_fu_7452_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43739:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_48_fu_7468_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43739 | assign ret_V_198_fu_8429_p1 = zext_ln1494_48_fu_7468_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43741:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_19_fu_7260_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43741 | assign ret_V_19_fu_7263_p0 = zext_ln1494_19_fu_7260_p1;
[2025-06-27 18:06:57,308]       |                            ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43743:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_50_fu_7484_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43743 | assign ret_V_200_fu_8442_p1 = zext_ln1494_50_fu_7484_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43745:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_53_fu_7500_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43745 | assign ret_V_203_fu_8455_p1 = zext_ln1494_53_fu_7500_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43747:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_55_fu_7516_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43747 | assign ret_V_205_fu_8468_p1 = zext_ln1494_55_fu_7516_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43749:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_57_fu_7532_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43749 | assign ret_V_207_fu_8481_p1 = zext_ln1494_57_fu_7532_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43751:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_59_fu_7548_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43751 | assign ret_V_209_fu_8494_p1 = zext_ln1494_59_fu_7548_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43753:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_62_fu_7564_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43753 | assign ret_V_212_fu_8507_p1 = zext_ln1494_62_fu_7564_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43755:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_64_fu_7580_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43755 | assign ret_V_214_fu_8520_p1 = zext_ln1494_64_fu_7580_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43757:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_67_fu_7596_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43757 | assign ret_V_217_fu_8533_p1 = zext_ln1494_67_fu_7596_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43759:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_69_fu_7612_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43759 | assign ret_V_219_fu_8546_p1 = zext_ln1494_69_fu_7612_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43761:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_21_fu_7276_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43761 | assign ret_V_21_fu_7279_p0 = zext_ln1494_21_fu_7276_p1;
[2025-06-27 18:06:57,308]       |                            ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43763:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_72_fu_7628_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43763 | assign ret_V_222_fu_8559_p1 = zext_ln1494_72_fu_7628_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43765:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_74_fu_7644_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43765 | assign ret_V_224_fu_8572_p1 = zext_ln1494_74_fu_7644_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43767:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_76_fu_7660_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43767 | assign ret_V_226_fu_8585_p1 = zext_ln1494_76_fu_7660_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43769:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_80_fu_7676_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43769 | assign ret_V_230_fu_8598_p1 = zext_ln1494_80_fu_7676_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43771:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_81_fu_7692_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43771 | assign ret_V_231_fu_8611_p1 = zext_ln1494_81_fu_7692_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43773:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_86_fu_7708_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43773 | assign ret_V_236_fu_8624_p1 = zext_ln1494_86_fu_7708_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43775:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_88_fu_7724_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43775 | assign ret_V_238_fu_8637_p1 = zext_ln1494_88_fu_7724_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43777:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_23_fu_7292_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43777 | assign ret_V_23_fu_7295_p0 = zext_ln1494_23_fu_7292_p1;
[2025-06-27 18:06:57,308]       |                            ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43779:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_91_fu_7740_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43779 | assign ret_V_241_fu_8650_p1 = zext_ln1494_91_fu_7740_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43781:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_93_fu_7756_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43781 | assign ret_V_243_fu_8663_p1 = zext_ln1494_93_fu_7756_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43783:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_95_fu_7772_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43783 | assign ret_V_245_fu_8676_p1 = zext_ln1494_95_fu_7772_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43785:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_97_fu_7788_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43785 | assign ret_V_247_fu_8689_p1 = zext_ln1494_97_fu_7788_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43787:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_100_fu_7804_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43787 | assign ret_V_250_fu_8702_p1 = zext_ln1494_100_fu_7804_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43789:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_102_fu_7820_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43789 | assign ret_V_252_fu_8715_p1 = zext_ln1494_102_fu_7820_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43791:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_105_fu_7836_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43791 | assign ret_V_255_fu_8728_p1 = zext_ln1494_105_fu_7836_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43793:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_107_fu_7852_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43793 | assign ret_V_257_fu_8741_p1 = zext_ln1494_107_fu_7852_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43795:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_110_fu_7868_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43795 | assign ret_V_260_fu_8754_p1 = zext_ln1494_110_fu_7868_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43797:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_111_fu_7884_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43797 | assign ret_V_261_fu_8767_p1 = zext_ln1494_111_fu_7884_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43799:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_113_fu_7900_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43799 | assign ret_V_263_fu_8780_p1 = zext_ln1494_113_fu_7900_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43801:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_117_fu_7916_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43801 | assign ret_V_267_fu_8793_p1 = zext_ln1494_117_fu_7916_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43803:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_118_fu_7932_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43803 | assign ret_V_268_fu_8806_p1 = zext_ln1494_118_fu_7932_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43805:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_26_fu_7308_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43805 | assign ret_V_26_fu_7311_p0 = zext_ln1494_26_fu_7308_p1;
[2025-06-27 18:06:57,308]       |                            ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43807:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_122_fu_7948_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43807 | assign ret_V_272_fu_8819_p1 = zext_ln1494_122_fu_7948_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43809:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_123_fu_7964_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43809 | assign ret_V_273_fu_8832_p1 = zext_ln1494_123_fu_7964_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43811:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_127_fu_7980_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43811 | assign ret_V_277_fu_8845_p1 = zext_ln1494_127_fu_7980_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43813:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_128_fu_7996_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,308] 43813 | assign ret_V_278_fu_8858_p1 = zext_ln1494_128_fu_7996_p1;
[2025-06-27 18:06:57,308]       |                             ^
[2025-06-27 18:06:57,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43815:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_130_fu_8012_p1' generates 8 bits.
[2025-06-27 18:06:57,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,309] 43815 | assign ret_V_280_fu_8871_p1 = zext_ln1494_130_fu_8012_p1;
[2025-06-27 18:06:57,309]       |                             ^
[2025-06-27 18:06:57,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43817:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_132_fu_8028_p1' generates 8 bits.
[2025-06-27 18:06:57,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,309] 43817 | assign ret_V_282_fu_8884_p1 = zext_ln1494_132_fu_8028_p1;
[2025-06-27 18:06:57,309]       |                             ^
[2025-06-27 18:06:57,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43819:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_136_fu_8044_p1' generates 8 bits.
[2025-06-27 18:06:57,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,309] 43819 | assign ret_V_286_fu_8897_p1 = zext_ln1494_136_fu_8044_p1;
[2025-06-27 18:06:57,309]       |                             ^
[2025-06-27 18:06:57,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43821:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_137_fu_8060_p1' generates 8 bits.
[2025-06-27 18:06:57,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,309] 43821 | assign ret_V_287_fu_8910_p1 = zext_ln1494_137_fu_8060_p1;
[2025-06-27 18:06:57,309]       |                             ^
[2025-06-27 18:06:57,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43823:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_28_fu_7324_p1' generates 8 bits.
[2025-06-27 18:06:57,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,309] 43823 | assign ret_V_28_fu_7327_p0 = zext_ln1494_28_fu_7324_p1;
[2025-06-27 18:06:57,309]       |                            ^
[2025-06-27 18:06:57,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43825:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_141_fu_8076_p1' generates 8 bits.
[2025-06-27 18:06:57,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,309] 43825 | assign ret_V_291_fu_8923_p1 = zext_ln1494_141_fu_8076_p1;
[2025-06-27 18:06:57,309]       |                             ^
[2025-06-27 18:06:57,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43827:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_142_fu_8092_p1' generates 8 bits.
[2025-06-27 18:06:57,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,309] 43827 | assign ret_V_292_fu_8936_p1 = zext_ln1494_142_fu_8092_p1;
[2025-06-27 18:06:57,309]       |                             ^
[2025-06-27 18:06:57,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43829:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_144_fu_8108_p1' generates 8 bits.
[2025-06-27 18:06:57,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,310] 43829 | assign ret_V_294_fu_8949_p1 = zext_ln1494_144_fu_8108_p1;
[2025-06-27 18:06:57,310]       |                             ^
[2025-06-27 18:06:57,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43831:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_146_fu_8124_p1' generates 8 bits.
[2025-06-27 18:06:57,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,310] 43831 | assign ret_V_296_fu_8962_p1 = zext_ln1494_146_fu_8124_p1;
[2025-06-27 18:06:57,310]       |                             ^
[2025-06-27 18:06:57,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43833:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_147_fu_8140_p1' generates 8 bits.
[2025-06-27 18:06:57,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,310] 43833 | assign ret_V_297_fu_8975_p1 = zext_ln1494_147_fu_8140_p1;
[2025-06-27 18:06:57,310]       |                             ^
[2025-06-27 18:06:57,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43835:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_31_fu_7340_p1' generates 8 bits.
[2025-06-27 18:06:57,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,310] 43835 | assign ret_V_31_fu_7343_p0 = zext_ln1494_31_fu_7340_p1;
[2025-06-27 18:06:57,310]       |                            ^
[2025-06-27 18:06:57,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43837:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_33_fu_7356_p1' generates 8 bits.
[2025-06-27 18:06:57,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,310] 43837 | assign ret_V_33_fu_7359_p0 = zext_ln1494_33_fu_7356_p1;
[2025-06-27 18:06:57,310]       |                            ^
[2025-06-27 18:06:57,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43839:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_36_fu_7372_p1' generates 8 bits.
[2025-06-27 18:06:57,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,310] 43839 | assign ret_V_36_fu_7375_p0 = zext_ln1494_36_fu_7372_p1;
[2025-06-27 18:06:57,310]       |                            ^
[2025-06-27 18:06:57,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43841:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_38_fu_7388_p1' generates 8 bits.
[2025-06-27 18:06:57,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,310] 43841 | assign ret_V_38_fu_7391_p0 = zext_ln1494_38_fu_7388_p1;
[2025-06-27 18:06:57,310]       |                            ^
[2025-06-27 18:06:57,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43843:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_7148_p1' generates 8 bits.
[2025-06-27 18:06:57,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,311] 43843 | assign ret_V_3_fu_7151_p0 = zext_ln1494_3_fu_7148_p1;
[2025-06-27 18:06:57,311]       |                           ^
[2025-06-27 18:06:57,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43845:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_40_fu_7404_p1' generates 8 bits.
[2025-06-27 18:06:57,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,311] 43845 | assign ret_V_40_fu_7407_p0 = zext_ln1494_40_fu_7404_p1;
[2025-06-27 18:06:57,311]       |                            ^
[2025-06-27 18:06:57,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43847:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_42_fu_7420_p1' generates 8 bits.
[2025-06-27 18:06:57,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,311] 43847 | assign ret_V_42_fu_7423_p0 = zext_ln1494_42_fu_7420_p1;
[2025-06-27 18:06:57,311]       |                            ^
[2025-06-27 18:06:57,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43849:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_45_fu_7436_p1' generates 8 bits.
[2025-06-27 18:06:57,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,311] 43849 | assign ret_V_45_fu_7439_p0 = zext_ln1494_45_fu_7436_p1;
[2025-06-27 18:06:57,311]       |                            ^
[2025-06-27 18:06:57,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43851:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_47_fu_7452_p1' generates 8 bits.
[2025-06-27 18:06:57,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,311] 43851 | assign ret_V_47_fu_7455_p0 = zext_ln1494_47_fu_7452_p1;
[2025-06-27 18:06:57,311]       |                            ^
[2025-06-27 18:06:57,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43853:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_48_fu_7468_p1' generates 8 bits.
[2025-06-27 18:06:57,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,311] 43853 | assign ret_V_48_fu_7471_p0 = zext_ln1494_48_fu_7468_p1;
[2025-06-27 18:06:57,311]       |                            ^
[2025-06-27 18:06:57,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43855:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_50_fu_7484_p1' generates 8 bits.
[2025-06-27 18:06:57,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,311] 43855 | assign ret_V_50_fu_7487_p0 = zext_ln1494_50_fu_7484_p1;
[2025-06-27 18:06:57,312]       |                            ^
[2025-06-27 18:06:57,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43857:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_53_fu_7500_p1' generates 8 bits.
[2025-06-27 18:06:57,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,312] 43857 | assign ret_V_53_fu_7503_p0 = zext_ln1494_53_fu_7500_p1;
[2025-06-27 18:06:57,312]       |                            ^
[2025-06-27 18:06:57,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43859:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_55_fu_7516_p1' generates 8 bits.
[2025-06-27 18:06:57,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,312] 43859 | assign ret_V_55_fu_7519_p0 = zext_ln1494_55_fu_7516_p1;
[2025-06-27 18:06:57,312]       |                            ^
[2025-06-27 18:06:57,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43861:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_57_fu_7532_p1' generates 8 bits.
[2025-06-27 18:06:57,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,312] 43861 | assign ret_V_57_fu_7535_p0 = zext_ln1494_57_fu_7532_p1;
[2025-06-27 18:06:57,312]       |                            ^
[2025-06-27 18:06:57,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43863:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_59_fu_7548_p1' generates 8 bits.
[2025-06-27 18:06:57,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,312] 43863 | assign ret_V_59_fu_7551_p0 = zext_ln1494_59_fu_7548_p1;
[2025-06-27 18:06:57,312]       |                            ^
[2025-06-27 18:06:57,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43865:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_7164_p1' generates 8 bits.
[2025-06-27 18:06:57,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,312] 43865 | assign ret_V_5_fu_7167_p0 = zext_ln1494_5_fu_7164_p1;
[2025-06-27 18:06:57,312]       |                           ^
[2025-06-27 18:06:57,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43867:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_62_fu_7564_p1' generates 8 bits.
[2025-06-27 18:06:57,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,312] 43867 | assign ret_V_62_fu_7567_p0 = zext_ln1494_62_fu_7564_p1;
[2025-06-27 18:06:57,312]       |                            ^
[2025-06-27 18:06:57,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43869:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_64_fu_7580_p1' generates 8 bits.
[2025-06-27 18:06:57,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,313] 43869 | assign ret_V_64_fu_7583_p0 = zext_ln1494_64_fu_7580_p1;
[2025-06-27 18:06:57,313]       |                            ^
[2025-06-27 18:06:57,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43871:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_67_fu_7596_p1' generates 8 bits.
[2025-06-27 18:06:57,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,313] 43871 | assign ret_V_67_fu_7599_p0 = zext_ln1494_67_fu_7596_p1;
[2025-06-27 18:06:57,313]       |                            ^
[2025-06-27 18:06:57,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43873:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_69_fu_7612_p1' generates 8 bits.
[2025-06-27 18:06:57,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,313] 43873 | assign ret_V_69_fu_7615_p0 = zext_ln1494_69_fu_7612_p1;
[2025-06-27 18:06:57,313]       |                            ^
[2025-06-27 18:06:57,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43875:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_72_fu_7628_p1' generates 8 bits.
[2025-06-27 18:06:57,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,313] 43875 | assign ret_V_72_fu_7631_p0 = zext_ln1494_72_fu_7628_p1;
[2025-06-27 18:06:57,313]       |                            ^
[2025-06-27 18:06:57,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43877:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_74_fu_7644_p1' generates 8 bits.
[2025-06-27 18:06:57,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,313] 43877 | assign ret_V_74_fu_7647_p0 = zext_ln1494_74_fu_7644_p1;
[2025-06-27 18:06:57,313]       |                            ^
[2025-06-27 18:06:57,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43879:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_76_fu_7660_p1' generates 8 bits.
[2025-06-27 18:06:57,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,313] 43879 | assign ret_V_76_fu_7663_p0 = zext_ln1494_76_fu_7660_p1;
[2025-06-27 18:06:57,313]       |                            ^
[2025-06-27 18:06:57,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43881:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_80_fu_7676_p1' generates 8 bits.
[2025-06-27 18:06:57,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,313] 43881 | assign ret_V_80_fu_7679_p0 = zext_ln1494_80_fu_7676_p1;
[2025-06-27 18:06:57,313]       |                            ^
[2025-06-27 18:06:57,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43883:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_81_fu_7692_p1' generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43883 | assign ret_V_81_fu_7695_p0 = zext_ln1494_81_fu_7692_p1;
[2025-06-27 18:06:57,314]       |                            ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43885:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_86_fu_7708_p1' generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43885 | assign ret_V_86_fu_7711_p0 = zext_ln1494_86_fu_7708_p1;
[2025-06-27 18:06:57,314]       |                            ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43887:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_88_fu_7724_p1' generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43887 | assign ret_V_88_fu_7727_p0 = zext_ln1494_88_fu_7724_p1;
[2025-06-27 18:06:57,314]       |                            ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43889:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_7180_p1' generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43889 | assign ret_V_8_fu_7183_p0 = zext_ln1494_8_fu_7180_p1;
[2025-06-27 18:06:57,314]       |                           ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43891:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_91_fu_7740_p1' generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43891 | assign ret_V_91_fu_7743_p0 = zext_ln1494_91_fu_7740_p1;
[2025-06-27 18:06:57,314]       |                            ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43893:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_93_fu_7756_p1' generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43893 | assign ret_V_93_fu_7759_p0 = zext_ln1494_93_fu_7756_p1;
[2025-06-27 18:06:57,314]       |                            ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43895:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_95_fu_7772_p1' generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43895 | assign ret_V_95_fu_7775_p0 = zext_ln1494_95_fu_7772_p1;
[2025-06-27 18:06:57,314]       |                            ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43897:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_97_fu_7788_p1' generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43897 | assign ret_V_97_fu_7791_p0 = zext_ln1494_97_fu_7788_p1;
[2025-06-27 18:06:57,314]       |                            ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43899:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_7132_p1' generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43899 | assign ret_V_fu_7135_p0 = zext_ln1494_fu_7132_p1;
[2025-06-27 18:06:57,314]       |                         ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43901:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43901 | assign sext_ln1039_1_fu_10546_p1 = $signed(p_ZL7threshs_0_1_q0);
[2025-06-27 18:06:57,314]       |                                  ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43903:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43903 | assign sext_ln1039_2_fu_10566_p1 = $signed(p_ZL7threshs_0_2_q0);
[2025-06-27 18:06:57,314]       |                                  ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43905:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43905 | assign sext_ln1039_3_fu_10586_p1 = $signed(p_ZL7threshs_0_3_q0);
[2025-06-27 18:06:57,314]       |                                  ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43907:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43907 | assign sext_ln1039_4_fu_10606_p1 = $signed(p_ZL7threshs_0_4_q0);
[2025-06-27 18:06:57,314]       |                                  ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43909:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43909 | assign sext_ln1039_5_fu_10950_p1 = $signed(p_ZL7threshs_1_0_q0);
[2025-06-27 18:06:57,314]       |                                  ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43911:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43911 | assign sext_ln1039_6_fu_10970_p1 = $signed(p_ZL7threshs_1_1_q0);
[2025-06-27 18:06:57,314]       |                                  ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43913:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43913 | assign sext_ln1039_fu_10526_p1 = $signed(p_ZL7threshs_0_0_q0);
[2025-06-27 18:06:57,314]       |                                ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43915:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_reg_17090' generates 9 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43915 | assign sext_ln840_100_fu_9843_p1 = add_ln840_122_reg_17090;
[2025-06-27 18:06:57,314]       |                                  ^
[2025-06-27 18:06:57,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43917:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12554_p3' generates 10 bits.
[2025-06-27 18:06:57,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,314] 43917 | assign sext_ln840_102_fu_9846_p1 = grp_fu_12554_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43919:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43919 | assign sext_ln840_103_fu_9855_p1 = $signed(add_ln840_125_fu_9849_p2);
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43921:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11591_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43921 | assign sext_ln840_104_fu_9150_p1 = grp_fu_11591_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43923:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11600_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43923 | assign sext_ln840_105_fu_9153_p1 = grp_fu_11600_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43925:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43925 | assign sext_ln840_106_fu_9871_p1 = $signed(add_ln840_130_reg_17100);
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43927:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_reg_17105' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43927 | assign sext_ln840_107_fu_9874_p1 = add_ln840_131_reg_17105;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43929:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12563_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43929 | assign sext_ln840_109_fu_9877_p1 = grp_fu_12563_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43931:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43931 | assign sext_ln840_10_fu_9415_p1 = $signed(add_ln840_10_reg_16880);
[2025-06-27 18:06:57,315]       |                                 ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43933:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43933 | assign sext_ln840_110_fu_9886_p1 = $signed(add_ln840_134_fu_9880_p2);
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43935:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_reg_17115' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43935 | assign sext_ln840_111_fu_9896_p1 = add_ln840_136_reg_17115;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43937:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12572_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43937 | assign sext_ln840_113_fu_9899_p1 = grp_fu_12572_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43939:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43939 | assign sext_ln840_114_fu_9908_p1 = $signed(add_ln840_139_fu_9902_p2);
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43941:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_reg_17125' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43941 | assign sext_ln840_115_fu_9912_p1 = add_ln840_140_reg_17125;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43943:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12581_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43943 | assign sext_ln840_117_fu_9915_p1 = grp_fu_12581_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43945:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43945 | assign sext_ln840_118_fu_9924_p1 = $signed(add_ln840_143_fu_9918_p2);
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43947:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_reg_16885' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43947 | assign sext_ln840_11_fu_9418_p1 = add_ln840_11_reg_16885;
[2025-06-27 18:06:57,315]       |                                 ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43949:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12473_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43949 | assign sext_ln840_120_fu_9171_p1 = grp_fu_12473_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43951:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12464_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43951 | assign sext_ln840_121_fu_9174_p1 = grp_fu_12464_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43953:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43953 | assign sext_ln840_122_fu_9958_p1 = $signed(add_ln840_151_reg_17135);
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43955:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_reg_17140' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43955 | assign sext_ln840_123_fu_9961_p1 = add_ln840_152_reg_17140;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43957:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12878_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43957 | assign sext_ln840_125_fu_9964_p1 = grp_fu_12878_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43959:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43959 | assign sext_ln840_126_fu_9973_p1 = $signed(add_ln840_155_fu_9967_p2);
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43961:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12412_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43961 | assign sext_ln840_127_fu_9186_p1 = grp_fu_12412_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43963:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12421_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43963 | assign sext_ln840_128_fu_9189_p1 = grp_fu_12421_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43965:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43965 | assign sext_ln840_129_fu_9983_p1 = $signed(add_ln840_159_reg_17150);
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43967:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_reg_17155' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43967 | assign sext_ln840_130_fu_9986_p1 = add_ln840_160_reg_17155;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43969:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12869_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43969 | assign sext_ln840_132_fu_9989_p1 = grp_fu_12869_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43971:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43971 | assign sext_ln840_133_fu_9998_p1 = $signed(add_ln840_163_fu_9992_p2);
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43973:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12343_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43973 | assign sext_ln840_134_fu_9201_p1 = grp_fu_12343_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43975:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12352_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43975 | assign sext_ln840_135_fu_9204_p1 = grp_fu_12352_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43977:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43977 | assign sext_ln840_136_fu_10014_p1 = $signed(add_ln840_168_reg_17165);
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43979:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_reg_17170' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43979 | assign sext_ln840_137_fu_10017_p1 = add_ln840_169_reg_17170;
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43981:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12842_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43981 | assign sext_ln840_139_fu_10020_p1 = grp_fu_12842_p3;
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43983:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12671_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43983 | assign sext_ln840_13_fu_9421_p1 = grp_fu_12671_p3;
[2025-06-27 18:06:57,315]       |                                 ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43985:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43985 | assign sext_ln840_140_fu_10029_p1 = $signed(add_ln840_172_fu_10023_p2);
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43987:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_reg_17180' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43987 | assign sext_ln840_141_fu_10039_p1 = add_ln840_174_reg_17180;
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43989:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12851_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43989 | assign sext_ln840_143_fu_10042_p1 = grp_fu_12851_p3;
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43991:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43991 | assign sext_ln840_144_fu_10051_p1 = $signed(add_ln840_177_fu_10045_p2);
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43993:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_reg_17190' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43993 | assign sext_ln840_145_fu_10055_p1 = add_ln840_178_reg_17190;
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43995:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12860_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43995 | assign sext_ln840_147_fu_10058_p1 = grp_fu_12860_p3;
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43997:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43997 | assign sext_ln840_148_fu_10067_p1 = $signed(add_ln840_181_fu_10061_p2);
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:43999:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12205_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 43999 | assign sext_ln840_149_fu_9222_p1 = grp_fu_12205_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44001:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 44001 | assign sext_ln840_14_fu_9430_p1 = $signed(add_ln840_14_fu_9424_p2);
[2025-06-27 18:06:57,315]       |                                 ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44003:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12214_p3' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 44003 | assign sext_ln840_150_fu_9225_p1 = grp_fu_12214_p3;
[2025-06-27 18:06:57,315]       |                                  ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44005:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 44005 | assign sext_ln840_151_fu_10089_p1 = $signed(add_ln840_187_reg_17200);
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44007:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_17205' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 44007 | assign sext_ln840_152_fu_10092_p1 = add_ln840_188_reg_17205;
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44009:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12788_p3' generates 10 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 44009 | assign sext_ln840_154_fu_10095_p1 = grp_fu_12788_p3;
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44011:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 44011 | assign sext_ln840_155_fu_10104_p1 = $signed(add_ln840_191_fu_10098_p2);
[2025-06-27 18:06:57,315]       |                                   ^
[2025-06-27 18:06:57,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44013:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_reg_17215' generates 9 bits.
[2025-06-27 18:06:57,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,315] 44013 | assign sext_ln840_156_fu_10114_p1 = add_ln840_193_reg_17215;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44015:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12797_p3' generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44015 | assign sext_ln840_158_fu_10117_p1 = grp_fu_12797_p3;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44017:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44017 | assign sext_ln840_159_fu_10126_p1 = $signed(add_ln840_196_fu_10120_p2);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44019:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11789_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44019 | assign sext_ln840_15_fu_9015_p1 = grp_fu_11789_p3;
[2025-06-27 18:06:57,316]       |                                 ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44021:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_reg_17225' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44021 | assign sext_ln840_160_fu_10130_p1 = add_ln840_197_reg_17225;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44023:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12806_p3' generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44023 | assign sext_ln840_162_fu_10133_p1 = grp_fu_12806_p3;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44025:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44025 | assign sext_ln840_163_fu_10142_p1 = $signed(add_ln840_200_fu_10136_p2);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44027:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12274_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44027 | assign sext_ln840_164_fu_9243_p1 = grp_fu_12274_p3;
[2025-06-27 18:06:57,316]       |                                  ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44029:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12283_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44029 | assign sext_ln840_165_fu_9246_p1 = grp_fu_12283_p3;
[2025-06-27 18:06:57,316]       |                                  ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44031:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44031 | assign sext_ln840_166_fu_10158_p1 = $signed(add_ln840_205_reg_17235);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44033:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_reg_17240' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44033 | assign sext_ln840_167_fu_10161_p1 = add_ln840_206_reg_17240;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44035:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12815_p3' generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44035 | assign sext_ln840_169_fu_10164_p1 = grp_fu_12815_p3;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44037:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11798_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44037 | assign sext_ln840_16_fu_9018_p1 = grp_fu_11798_p3;
[2025-06-27 18:06:57,316]       |                                 ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44039:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44039 | assign sext_ln840_170_fu_10173_p1 = $signed(add_ln840_209_fu_10167_p2);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44041:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_reg_17250' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44041 | assign sext_ln840_171_fu_10183_p1 = add_ln840_211_reg_17250;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44043:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12824_p3' generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44043 | assign sext_ln840_173_fu_10186_p1 = grp_fu_12824_p3;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44045:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44045 | assign sext_ln840_174_fu_10195_p1 = $signed(add_ln840_214_fu_10189_p2);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44047:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_reg_17260' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44047 | assign sext_ln840_175_fu_10199_p1 = add_ln840_215_reg_17260;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44049:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12833_p3' generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44049 | assign sext_ln840_177_fu_10202_p1 = grp_fu_12833_p3;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44051:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44051 | assign sext_ln840_178_fu_10211_p1 = $signed(add_ln840_218_fu_10205_p2);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44053:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11937_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44053 | assign sext_ln840_179_fu_9264_p1 = grp_fu_11937_p3;
[2025-06-27 18:06:57,316]       |                                  ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44055:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44055 | assign sext_ln840_17_fu_9446_p1 = $signed(add_ln840_19_reg_16895);
[2025-06-27 18:06:57,316]       |                                 ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44057:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11946_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44057 | assign sext_ln840_180_fu_9267_p1 = grp_fu_11946_p3;
[2025-06-27 18:06:57,316]       |                                  ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44059:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44059 | assign sext_ln840_181_fu_10239_p1 = $signed(add_ln840_225_reg_17270);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44061:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_reg_17275' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44061 | assign sext_ln840_182_fu_10242_p1 = add_ln840_226_reg_17275;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44063:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12689_p3' generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44063 | assign sext_ln840_184_fu_10245_p1 = grp_fu_12689_p3;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44065:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44065 | assign sext_ln840_185_fu_10254_p1 = $signed(add_ln840_229_fu_10248_p2);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44067:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11972_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44067 | assign sext_ln840_186_fu_9279_p1 = grp_fu_11972_p3;
[2025-06-27 18:06:57,316]       |                                  ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44069:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11981_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44069 | assign sext_ln840_187_fu_9282_p1 = grp_fu_11981_p3;
[2025-06-27 18:06:57,316]       |                                  ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44071:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44071 | assign sext_ln840_188_fu_10264_p1 = $signed(add_ln840_233_reg_17285);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44073:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_reg_17290' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44073 | assign sext_ln840_189_fu_10267_p1 = add_ln840_234_reg_17290;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44075:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_reg_16900' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44075 | assign sext_ln840_18_fu_9449_p1 = add_ln840_20_reg_16900;
[2025-06-27 18:06:57,316]       |                                 ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44077:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12698_p3' generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44077 | assign sext_ln840_191_fu_10270_p1 = grp_fu_12698_p3;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44079:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44079 | assign sext_ln840_192_fu_10279_p1 = $signed(add_ln840_237_fu_10273_p2);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44081:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12007_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44081 | assign sext_ln840_193_fu_9294_p1 = grp_fu_12007_p3;
[2025-06-27 18:06:57,316]       |                                  ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44083:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12016_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44083 | assign sext_ln840_194_fu_9297_p1 = grp_fu_12016_p3;
[2025-06-27 18:06:57,316]       |                                  ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44085:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44085 | assign sext_ln840_195_fu_10295_p1 = $signed(add_ln840_242_reg_17300);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44087:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_reg_17305' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44087 | assign sext_ln840_196_fu_10298_p1 = add_ln840_243_reg_17305;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44089:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12707_p3' generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44089 | assign sext_ln840_198_fu_10301_p1 = grp_fu_12707_p3;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44091:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44091 | assign sext_ln840_199_fu_10310_p1 = $signed(add_ln840_246_fu_10304_p2);
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44093:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11919_p3' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44093 | assign sext_ln840_1_fu_8985_p1 = grp_fu_11919_p3;
[2025-06-27 18:06:57,316]       |                                ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44095:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_reg_17315' generates 9 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44095 | assign sext_ln840_200_fu_10320_p1 = add_ln840_248_reg_17315;
[2025-06-27 18:06:57,316]       |                                   ^
[2025-06-27 18:06:57,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44097:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12716_p3' generates 10 bits.
[2025-06-27 18:06:57,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,316] 44097 | assign sext_ln840_202_fu_10323_p1 = grp_fu_12716_p3;
[2025-06-27 18:06:57,317]       |                                   ^
[2025-06-27 18:06:57,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44099:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,317] 44099 | assign sext_ln840_203_fu_10332_p1 = $signed(add_ln840_251_fu_10326_p2);
[2025-06-27 18:06:57,317]       |                                   ^
[2025-06-27 18:06:57,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44101:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_252_reg_17325' generates 9 bits.
[2025-06-27 18:06:57,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,317] 44101 | assign sext_ln840_204_fu_10336_p1 = add_ln840_252_reg_17325;
[2025-06-27 18:06:57,317]       |                                   ^
[2025-06-27 18:06:57,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44103:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12725_p3' generates 10 bits.
[2025-06-27 18:06:57,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,317] 44103 | assign sext_ln840_206_fu_10339_p1 = grp_fu_12725_p3;
[2025-06-27 18:06:57,317]       |                                   ^
[2025-06-27 18:06:57,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44105:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,317] 44105 | assign sext_ln840_207_fu_10348_p1 = $signed(add_ln840_255_fu_10342_p2);
[2025-06-27 18:06:57,317]       |                                   ^
[2025-06-27 18:06:57,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44107:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12076_p3' generates 9 bits.
[2025-06-27 18:06:57,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,317] 44107 | assign sext_ln840_208_fu_9315_p1 = grp_fu_12076_p3;
[2025-06-27 18:06:57,317]       |                                  ^
[2025-06-27 18:06:57,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44109:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12085_p3' generates 9 bits.
[2025-06-27 18:06:57,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,317] 44109 | assign sext_ln840_209_fu_9318_p1 = grp_fu_12085_p3;
[2025-06-27 18:06:57,317]       |                                  ^
[2025-06-27 18:06:57,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44111:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12644_p3' generates 10 bits.
[2025-06-27 18:06:57,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,318] 44111 | assign sext_ln840_20_fu_9452_p1 = grp_fu_12644_p3;
[2025-06-27 18:06:57,318]       |                                 ^
[2025-06-27 18:06:57,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44113:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,318] 44113 | assign sext_ln840_210_fu_10370_p1 = $signed(add_ln840_261_reg_17335);
[2025-06-27 18:06:57,318]       |                                   ^
[2025-06-27 18:06:57,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44115:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_262_reg_17340' generates 9 bits.
[2025-06-27 18:06:57,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,318] 44115 | assign sext_ln840_211_fu_10373_p1 = add_ln840_262_reg_17340;
[2025-06-27 18:06:57,318]       |                                   ^
[2025-06-27 18:06:57,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44117:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12734_p3' generates 10 bits.
[2025-06-27 18:06:57,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,318] 44117 | assign sext_ln840_213_fu_10376_p1 = grp_fu_12734_p3;
[2025-06-27 18:06:57,318]       |                                   ^
[2025-06-27 18:06:57,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44119:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,318] 44119 | assign sext_ln840_214_fu_10385_p1 = $signed(add_ln840_265_fu_10379_p2);
[2025-06-27 18:06:57,318]       |                                   ^
[2025-06-27 18:06:57,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44121:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_267_reg_17350' generates 9 bits.
[2025-06-27 18:06:57,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,318] 44121 | assign sext_ln840_215_fu_10395_p1 = add_ln840_267_reg_17350;
[2025-06-27 18:06:57,318]       |                                   ^
[2025-06-27 18:06:57,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44123:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12743_p3' generates 10 bits.
[2025-06-27 18:06:57,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,318] 44123 | assign sext_ln840_217_fu_10398_p1 = grp_fu_12743_p3;
[2025-06-27 18:06:57,318]       |                                   ^
[2025-06-27 18:06:57,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44125:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,319] 44125 | assign sext_ln840_218_fu_10407_p1 = $signed(add_ln840_270_fu_10401_p2);
[2025-06-27 18:06:57,319]       |                                   ^
[2025-06-27 18:06:57,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44127:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_271_reg_17360' generates 9 bits.
[2025-06-27 18:06:57,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,319] 44127 | assign sext_ln840_219_fu_10411_p1 = add_ln840_271_reg_17360;
[2025-06-27 18:06:57,319]       |                                   ^
[2025-06-27 18:06:57,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44129:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,319] 44129 | assign sext_ln840_21_fu_9461_p1 = $signed(add_ln840_23_fu_9455_p2);
[2025-06-27 18:06:57,319]       |                                 ^
[2025-06-27 18:06:57,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44131:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12752_p3' generates 10 bits.
[2025-06-27 18:06:57,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,319] 44131 | assign sext_ln840_221_fu_10414_p1 = grp_fu_12752_p3;
[2025-06-27 18:06:57,319]       |                                   ^
[2025-06-27 18:06:57,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44133:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,319] 44133 | assign sext_ln840_222_fu_10423_p1 = $signed(add_ln840_274_fu_10417_p2);
[2025-06-27 18:06:57,319]       |                                   ^
[2025-06-27 18:06:57,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44135:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12145_p3' generates 9 bits.
[2025-06-27 18:06:57,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,319] 44135 | assign sext_ln840_223_fu_9336_p1 = grp_fu_12145_p3;
[2025-06-27 18:06:57,319]       |                                  ^
[2025-06-27 18:06:57,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44137:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12154_p3' generates 9 bits.
[2025-06-27 18:06:57,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,319] 44137 | assign sext_ln840_224_fu_9339_p1 = grp_fu_12154_p3;
[2025-06-27 18:06:57,319]       |                                  ^
[2025-06-27 18:06:57,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44139:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,320] 44139 | assign sext_ln840_225_fu_10439_p1 = $signed(add_ln840_279_reg_17370);
[2025-06-27 18:06:57,320]       |                                   ^
[2025-06-27 18:06:57,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44141:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_280_reg_17375' generates 9 bits.
[2025-06-27 18:06:57,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,320] 44141 | assign sext_ln840_226_fu_10442_p1 = add_ln840_280_reg_17375;
[2025-06-27 18:06:57,320]       |                                   ^
[2025-06-27 18:06:57,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44143:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12761_p3' generates 10 bits.
[2025-06-27 18:06:57,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,320] 44143 | assign sext_ln840_228_fu_10445_p1 = grp_fu_12761_p3;
[2025-06-27 18:06:57,320]       |                                   ^
[2025-06-27 18:06:57,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44145:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,320] 44145 | assign sext_ln840_229_fu_10454_p1 = $signed(add_ln840_283_fu_10448_p2);
[2025-06-27 18:06:57,320]       |                                   ^
[2025-06-27 18:06:57,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44147:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_16910' generates 9 bits.
[2025-06-27 18:06:57,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,320] 44147 | assign sext_ln840_22_fu_9471_p1 = add_ln840_25_reg_16910;
[2025-06-27 18:06:57,320]       |                                 ^
[2025-06-27 18:06:57,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44149:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_285_reg_17385' generates 9 bits.
[2025-06-27 18:06:57,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,320] 44149 | assign sext_ln840_230_fu_10464_p1 = add_ln840_285_reg_17385;
[2025-06-27 18:06:57,320]       |                                   ^
[2025-06-27 18:06:57,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44151:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12770_p3' generates 10 bits.
[2025-06-27 18:06:57,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,320] 44151 | assign sext_ln840_232_fu_10467_p1 = grp_fu_12770_p3;
[2025-06-27 18:06:57,321]       |                                   ^
[2025-06-27 18:06:57,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44153:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,321] 44153 | assign sext_ln840_233_fu_10476_p1 = $signed(add_ln840_288_fu_10470_p2);
[2025-06-27 18:06:57,321]       |                                   ^
[2025-06-27 18:06:57,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44155:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_289_reg_17395' generates 9 bits.
[2025-06-27 18:06:57,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,321] 44155 | assign sext_ln840_234_fu_10480_p1 = add_ln840_289_reg_17395;
[2025-06-27 18:06:57,321]       |                                   ^
[2025-06-27 18:06:57,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44157:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12779_p3' generates 10 bits.
[2025-06-27 18:06:57,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,321] 44157 | assign sext_ln840_236_fu_10483_p1 = grp_fu_12779_p3;
[2025-06-27 18:06:57,321]       |                                   ^
[2025-06-27 18:06:57,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44159:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,321] 44159 | assign sext_ln840_237_fu_10492_p1 = $signed(add_ln840_292_fu_10486_p2);
[2025-06-27 18:06:57,321]       |                                   ^
[2025-06-27 18:06:57,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44161:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12653_p3' generates 10 bits.
[2025-06-27 18:06:57,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,321] 44161 | assign sext_ln840_24_fu_9474_p1 = grp_fu_12653_p3;
[2025-06-27 18:06:57,321]       |                                 ^
[2025-06-27 18:06:57,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44163:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,321] 44163 | assign sext_ln840_25_fu_9483_p1 = $signed(add_ln840_28_fu_9477_p2);
[2025-06-27 18:06:57,321]       |                                 ^
[2025-06-27 18:06:57,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44165:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_reg_16920' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44165 | assign sext_ln840_26_fu_9487_p1 = add_ln840_29_reg_16920;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44167:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12662_p3' generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44167 | assign sext_ln840_28_fu_9490_p1 = grp_fu_12662_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44169:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44169 | assign sext_ln840_29_fu_9499_p1 = $signed(add_ln840_32_fu_9493_p2);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44171:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11910_p3' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44171 | assign sext_ln840_2_fu_8988_p1 = grp_fu_11910_p3;
[2025-06-27 18:06:57,322]       |                                ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44173:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11651_p3' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44173 | assign sext_ln840_30_fu_9036_p1 = grp_fu_11651_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44175:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11660_p3' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44175 | assign sext_ln840_31_fu_9039_p1 = grp_fu_11660_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44177:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44177 | assign sext_ln840_32_fu_9521_p1 = $signed(add_ln840_38_reg_16930);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44179:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_reg_16935' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44179 | assign sext_ln840_33_fu_9524_p1 = add_ln840_39_reg_16935;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44181:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12590_p3' generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44181 | assign sext_ln840_35_fu_9527_p1 = grp_fu_12590_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44183:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44183 | assign sext_ln840_36_fu_9536_p1 = $signed(add_ln840_42_fu_9530_p2);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44185:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_reg_16945' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44185 | assign sext_ln840_37_fu_9546_p1 = add_ln840_44_reg_16945;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44187:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12599_p3' generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44187 | assign sext_ln840_39_fu_9549_p1 = grp_fu_12599_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44189:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44189 | assign sext_ln840_3_fu_9390_p1 = $signed(add_ln840_2_reg_16865);
[2025-06-27 18:06:57,322]       |                                ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44191:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44191 | assign sext_ln840_40_fu_9558_p1 = $signed(add_ln840_47_fu_9552_p2);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44193:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_48_reg_16955' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44193 | assign sext_ln840_41_fu_9562_p1 = add_ln840_48_reg_16955;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44195:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12608_p3' generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44195 | assign sext_ln840_43_fu_9565_p1 = grp_fu_12608_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44197:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44197 | assign sext_ln840_44_fu_9574_p1 = $signed(add_ln840_51_fu_9568_p2);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44199:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11720_p3' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44199 | assign sext_ln840_45_fu_9057_p1 = grp_fu_11720_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44201:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11729_p3' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44201 | assign sext_ln840_46_fu_9060_p1 = grp_fu_11729_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44203:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44203 | assign sext_ln840_47_fu_9590_p1 = $signed(add_ln840_56_reg_16965);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44205:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_16970' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44205 | assign sext_ln840_48_fu_9593_p1 = add_ln840_57_reg_16970;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44207:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_16870' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44207 | assign sext_ln840_4_fu_9393_p1 = add_ln840_3_reg_16870;
[2025-06-27 18:06:57,322]       |                                ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44209:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12617_p3' generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44209 | assign sext_ln840_50_fu_9596_p1 = grp_fu_12617_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44211:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44211 | assign sext_ln840_51_fu_9605_p1 = $signed(add_ln840_60_fu_9599_p2);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44213:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_reg_16980' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44213 | assign sext_ln840_52_fu_9615_p1 = add_ln840_62_reg_16980;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44215:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12626_p3' generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44215 | assign sext_ln840_54_fu_9618_p1 = grp_fu_12626_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44217:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44217 | assign sext_ln840_55_fu_9627_p1 = $signed(add_ln840_65_fu_9621_p2);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44219:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_reg_16990' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44219 | assign sext_ln840_56_fu_9631_p1 = add_ln840_66_reg_16990;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44221:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12635_p3' generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44221 | assign sext_ln840_58_fu_9634_p1 = grp_fu_12635_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44223:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44223 | assign sext_ln840_59_fu_9643_p1 = $signed(add_ln840_69_fu_9637_p2);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44225:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11383_p3' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44225 | assign sext_ln840_60_fu_9078_p1 = grp_fu_11383_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44227:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11392_p3' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44227 | assign sext_ln840_61_fu_9081_p1 = grp_fu_11392_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44229:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44229 | assign sext_ln840_62_fu_9671_p1 = $signed(add_ln840_76_reg_17000);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44231:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_reg_17005' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44231 | assign sext_ln840_63_fu_9674_p1 = add_ln840_77_reg_17005;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44233:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12491_p3' generates 10 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44233 | assign sext_ln840_65_fu_9677_p1 = grp_fu_12491_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44235:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44235 | assign sext_ln840_66_fu_9686_p1 = $signed(add_ln840_80_fu_9680_p2);
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44237:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11418_p3' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,322] 44237 | assign sext_ln840_67_fu_9093_p1 = grp_fu_11418_p3;
[2025-06-27 18:06:57,322]       |                                 ^
[2025-06-27 18:06:57,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44239:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11427_p3' generates 9 bits.
[2025-06-27 18:06:57,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44239 | assign sext_ln840_68_fu_9096_p1 = grp_fu_11427_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44241:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44241 | assign sext_ln840_69_fu_9696_p1 = $signed(add_ln840_84_reg_17015);
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44243:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12680_p3' generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44243 | assign sext_ln840_6_fu_9396_p1 = grp_fu_12680_p3;
[2025-06-27 18:06:57,323]       |                                ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44245:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_reg_17020' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44245 | assign sext_ln840_70_fu_9699_p1 = add_ln840_85_reg_17020;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44247:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12500_p3' generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44247 | assign sext_ln840_72_fu_9702_p1 = grp_fu_12500_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44249:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44249 | assign sext_ln840_73_fu_9711_p1 = $signed(add_ln840_88_fu_9705_p2);
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44251:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11453_p3' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44251 | assign sext_ln840_74_fu_9108_p1 = grp_fu_11453_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44253:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11462_p3' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44253 | assign sext_ln840_75_fu_9111_p1 = grp_fu_11462_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44255:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44255 | assign sext_ln840_76_fu_9727_p1 = $signed(add_ln840_93_reg_17030);
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44257:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_reg_17035' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44257 | assign sext_ln840_77_fu_9730_p1 = add_ln840_94_reg_17035;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44259:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12509_p3' generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44259 | assign sext_ln840_79_fu_9733_p1 = grp_fu_12509_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44261:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44261 | assign sext_ln840_7_fu_9405_p1 = $signed(add_ln840_6_fu_9399_p2);
[2025-06-27 18:06:57,323]       |                                ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44263:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44263 | assign sext_ln840_80_fu_9742_p1 = $signed(add_ln840_97_fu_9736_p2);
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44265:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_99_reg_17045' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44265 | assign sext_ln840_81_fu_9752_p1 = add_ln840_99_reg_17045;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44267:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12518_p3' generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44267 | assign sext_ln840_83_fu_9755_p1 = grp_fu_12518_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44269:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44269 | assign sext_ln840_84_fu_9764_p1 = $signed(add_ln840_102_fu_9758_p2);
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44271:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_reg_17055' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44271 | assign sext_ln840_85_fu_9768_p1 = add_ln840_103_reg_17055;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44273:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12527_p3' generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44273 | assign sext_ln840_87_fu_9771_p1 = grp_fu_12527_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44275:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44275 | assign sext_ln840_88_fu_9780_p1 = $signed(add_ln840_106_fu_9774_p2);
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44277:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11522_p3' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44277 | assign sext_ln840_89_fu_9129_p1 = grp_fu_11522_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44279:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11858_p3' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44279 | assign sext_ln840_8_fu_9000_p1 = grp_fu_11858_p3;
[2025-06-27 18:06:57,323]       |                                ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44281:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11531_p3' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44281 | assign sext_ln840_90_fu_9132_p1 = grp_fu_11531_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44283:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44283 | assign sext_ln840_91_fu_9802_p1 = $signed(add_ln840_112_reg_17065);
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44285:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_reg_17070' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44285 | assign sext_ln840_92_fu_9805_p1 = add_ln840_113_reg_17070;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44287:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12536_p3' generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44287 | assign sext_ln840_94_fu_9808_p1 = grp_fu_12536_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44289:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44289 | assign sext_ln840_95_fu_9817_p1 = $signed(add_ln840_116_fu_9811_p2);
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44291:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_118_reg_17080' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44291 | assign sext_ln840_96_fu_9827_p1 = add_ln840_118_reg_17080;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44293:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12545_p3' generates 10 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44293 | assign sext_ln840_98_fu_9830_p1 = grp_fu_12545_p3;
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44295:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44295 | assign sext_ln840_99_fu_9839_p1 = $signed(add_ln840_121_fu_9833_p2);
[2025-06-27 18:06:57,323]       |                                 ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44297:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11867_p3' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44297 | assign sext_ln840_9_fu_9003_p1 = grp_fu_11867_p3;
[2025-06-27 18:06:57,323]       |                                ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44355:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_2_q0' generates 8 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44355 | assign zext_ln1039_10_fu_10990_p1 = p_ZL7threshs_1_2_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44357:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_3_q0' generates 8 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44357 | assign zext_ln1039_11_fu_11010_p1 = p_ZL7threshs_1_3_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44359:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_4_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44359 | assign zext_ln1039_12_fu_11030_p1 = p_ZL7threshs_1_4_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44361:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_5_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44361 | assign zext_ln1039_13_fu_11050_p1 = p_ZL7threshs_1_5_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44363:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_6_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44363 | assign zext_ln1039_14_fu_11070_p1 = p_ZL7threshs_1_6_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44365:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_7_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44365 | assign zext_ln1039_15_fu_11090_p1 = p_ZL7threshs_1_7_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44367:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_8_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44367 | assign zext_ln1039_16_fu_11110_p1 = p_ZL7threshs_1_8_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44369:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_9_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44369 | assign zext_ln1039_17_fu_11130_p1 = p_ZL7threshs_1_9_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44371:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_10_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44371 | assign zext_ln1039_18_fu_11150_p1 = p_ZL7threshs_1_10_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44373:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_11_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44373 | assign zext_ln1039_19_fu_11170_p1 = p_ZL7threshs_1_11_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44375:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_6_q0' generates 8 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44375 | assign zext_ln1039_1_fu_10646_p1 = p_ZL7threshs_0_6_q0;
[2025-06-27 18:06:57,323]       |                                  ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44377:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_12_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44377 | assign zext_ln1039_20_fu_11190_p1 = p_ZL7threshs_1_12_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44379:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_13_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44379 | assign zext_ln1039_21_fu_11210_p1 = p_ZL7threshs_1_13_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44381:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_14_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44381 | assign zext_ln1039_22_fu_11230_p1 = p_ZL7threshs_1_14_q0;
[2025-06-27 18:06:57,323]       |                                   ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44383:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_7_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44383 | assign zext_ln1039_2_fu_10666_p1 = p_ZL7threshs_0_7_q0;
[2025-06-27 18:06:57,323]       |                                  ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44385:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_8_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44385 | assign zext_ln1039_3_fu_10686_p1 = p_ZL7threshs_0_8_q0;
[2025-06-27 18:06:57,323]       |                                  ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44387:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_9_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44387 | assign zext_ln1039_4_fu_10706_p1 = p_ZL7threshs_0_9_q0;
[2025-06-27 18:06:57,323]       |                                  ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44389:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_10_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44389 | assign zext_ln1039_5_fu_10726_p1 = p_ZL7threshs_0_10_q0;
[2025-06-27 18:06:57,323]       |                                  ^
[2025-06-27 18:06:57,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44391:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_11_q0' generates 9 bits.
[2025-06-27 18:06:57,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,323] 44391 | assign zext_ln1039_6_fu_10746_p1 = p_ZL7threshs_0_11_q0;
[2025-06-27 18:06:57,324]       |                                  ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44393:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_12_q0' generates 9 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44393 | assign zext_ln1039_7_fu_10766_p1 = p_ZL7threshs_0_12_q0;
[2025-06-27 18:06:57,324]       |                                  ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44395:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_13_q0' generates 9 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44395 | assign zext_ln1039_8_fu_10786_p1 = p_ZL7threshs_0_13_q0;
[2025-06-27 18:06:57,324]       |                                  ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44397:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_14_q0' generates 9 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44397 | assign zext_ln1039_9_fu_10806_p1 = p_ZL7threshs_0_14_q0;
[2025-06-27 18:06:57,324]       |                                  ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44399:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_5_q0' generates 8 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44399 | assign zext_ln1039_fu_10626_p1 = p_ZL7threshs_0_5_q0;
[2025-06-27 18:06:57,324]       |                                ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44401:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_100_reg_15177_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44401 | assign zext_ln1494_100_fu_7804_p1 = r_V_100_reg_15177_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44403:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_101_fu_6102_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44403 | assign zext_ln1494_101_fu_6115_p1 = r_V_101_fu_6102_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44405:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_102_reg_15193_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44405 | assign zext_ln1494_102_fu_7820_p1 = r_V_102_reg_15193_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44407:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_103_reg_15198' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44407 | assign zext_ln1494_103_fu_7024_p1 = r_V_103_reg_15198;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44409:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_104_fu_6139_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44409 | assign zext_ln1494_104_fu_6152_p1 = r_V_104_fu_6139_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44411:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_105_reg_15214_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44411 | assign zext_ln1494_105_fu_7836_p1 = r_V_105_reg_15214_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44413:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_106_fu_6166_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44413 | assign zext_ln1494_106_fu_6179_p1 = r_V_106_fu_6166_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44415:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_107_reg_15230_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44415 | assign zext_ln1494_107_fu_7852_p1 = r_V_107_reg_15230_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44417:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_108_reg_15235' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44417 | assign zext_ln1494_108_fu_7030_p1 = r_V_108_reg_15235;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44419:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_109_fu_6203_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44419 | assign zext_ln1494_109_fu_6216_p1 = r_V_109_fu_6203_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44421:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_reg_14499_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44421 | assign zext_ln1494_10_fu_7196_p1 = r_V_10_reg_14499_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                  ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44423:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_110_reg_15251_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44423 | assign zext_ln1494_110_fu_7868_p1 = r_V_110_reg_15251_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44425:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_111_reg_15256_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44425 | assign zext_ln1494_111_fu_7884_p1 = r_V_111_reg_15256_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44427:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_112_fu_6240_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44427 | assign zext_ln1494_112_fu_6253_p1 = r_V_112_fu_6240_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44429:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_113_reg_15272_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44429 | assign zext_ln1494_113_fu_7900_p1 = r_V_113_reg_15272_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44431:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_114_fu_6267_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44431 | assign zext_ln1494_114_fu_6280_p1 = r_V_114_fu_6267_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44433:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_115_reg_15288' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44433 | assign zext_ln1494_115_fu_7036_p1 = r_V_115_reg_15288;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44435:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_116_fu_6294_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44435 | assign zext_ln1494_116_fu_6307_p1 = r_V_116_fu_6294_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44437:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_117_reg_15304_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44437 | assign zext_ln1494_117_fu_7916_p1 = r_V_117_reg_15304_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44439:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_118_reg_15309_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44439 | assign zext_ln1494_118_fu_7932_p1 = r_V_118_reg_15309_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44441:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_119_fu_6331_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44441 | assign zext_ln1494_119_fu_6344_p1 = r_V_119_fu_6331_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44443:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_fu_4936_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44443 | assign zext_ln1494_11_fu_4949_p1 = r_V_11_fu_4936_p4;
[2025-06-27 18:06:57,324]       |                                  ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44445:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_120_reg_15325' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44445 | assign zext_ln1494_120_fu_7042_p1 = r_V_120_reg_15325;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44447:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_121_fu_6358_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44447 | assign zext_ln1494_121_fu_6371_p1 = r_V_121_fu_6358_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44449:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_122_reg_15341_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44449 | assign zext_ln1494_122_fu_7948_p1 = r_V_122_reg_15341_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44451:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_123_reg_15346_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44451 | assign zext_ln1494_123_fu_7964_p1 = r_V_123_reg_15346_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44453:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_124_fu_6395_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44453 | assign zext_ln1494_124_fu_6408_p1 = r_V_124_fu_6395_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44455:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_125_reg_15362' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44455 | assign zext_ln1494_125_fu_7048_p1 = r_V_125_reg_15362;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44457:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_126_fu_6422_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44457 | assign zext_ln1494_126_fu_6435_p1 = r_V_126_fu_6422_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44459:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_127_reg_15378_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44459 | assign zext_ln1494_127_fu_7980_p1 = r_V_127_reg_15378_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44461:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_128_reg_15383_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44461 | assign zext_ln1494_128_fu_7996_p1 = r_V_128_reg_15383_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44463:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_129_fu_6459_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44463 | assign zext_ln1494_129_fu_6472_p1 = r_V_129_fu_6459_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44465:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_reg_14515_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44465 | assign zext_ln1494_12_fu_7212_p1 = r_V_12_reg_14515_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                  ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44467:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_130_reg_15399_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44467 | assign zext_ln1494_130_fu_8012_p1 = r_V_130_reg_15399_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44469:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_131_fu_6486_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44469 | assign zext_ln1494_131_fu_6499_p1 = r_V_131_fu_6486_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44471:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_132_reg_15415_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44471 | assign zext_ln1494_132_fu_8028_p1 = r_V_132_reg_15415_pp0_iter2_reg;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44473:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_133_fu_6513_p4' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44473 | assign zext_ln1494_133_fu_6526_p1 = r_V_133_fu_6513_p4;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44475:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_134_reg_15431' generates 4 bits.
[2025-06-27 18:06:57,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,324] 44475 | assign zext_ln1494_134_fu_7054_p1 = r_V_134_reg_15431;
[2025-06-27 18:06:57,324]       |                                   ^
[2025-06-27 18:06:57,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44477:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_135_fu_6540_p4' generates 4 bits.
[2025-06-27 18:06:57,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,325] 44477 | assign zext_ln1494_135_fu_6553_p1 = r_V_135_fu_6540_p4;
[2025-06-27 18:06:57,325]       |                                   ^
[2025-06-27 18:06:57,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44479:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_136_reg_15447_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,325] 44479 | assign zext_ln1494_136_fu_8044_p1 = r_V_136_reg_15447_pp0_iter2_reg;
[2025-06-27 18:06:57,325]       |                                   ^
[2025-06-27 18:06:57,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44481:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_137_reg_15452_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,325] 44481 | assign zext_ln1494_137_fu_8060_p1 = r_V_137_reg_15452_pp0_iter2_reg;
[2025-06-27 18:06:57,325]       |                                   ^
[2025-06-27 18:06:57,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44483:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_138_fu_6577_p4' generates 4 bits.
[2025-06-27 18:06:57,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,325] 44483 | assign zext_ln1494_138_fu_6590_p1 = r_V_138_fu_6577_p4;
[2025-06-27 18:06:57,325]       |                                   ^
[2025-06-27 18:06:57,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44485:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_139_reg_15468' generates 4 bits.
[2025-06-27 18:06:57,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,325] 44485 | assign zext_ln1494_139_fu_7060_p1 = r_V_139_reg_15468;
[2025-06-27 18:06:57,325]       |                                   ^
[2025-06-27 18:06:57,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44487:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_fu_4963_p4' generates 4 bits.
[2025-06-27 18:06:57,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,325] 44487 | assign zext_ln1494_13_fu_4976_p1 = r_V_13_fu_4963_p4;
[2025-06-27 18:06:57,325]       |                                  ^
[2025-06-27 18:06:57,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44489:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_140_fu_6604_p4' generates 4 bits.
[2025-06-27 18:06:57,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,325] 44489 | assign zext_ln1494_140_fu_6617_p1 = r_V_140_fu_6604_p4;
[2025-06-27 18:06:57,325]       |                                   ^
[2025-06-27 18:06:57,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44491:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_141_reg_15484_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,326] 44491 | assign zext_ln1494_141_fu_8076_p1 = r_V_141_reg_15484_pp0_iter2_reg;
[2025-06-27 18:06:57,326]       |                                   ^
[2025-06-27 18:06:57,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44493:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_142_reg_15489_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,326] 44493 | assign zext_ln1494_142_fu_8092_p1 = r_V_142_reg_15489_pp0_iter2_reg;
[2025-06-27 18:06:57,326]       |                                   ^
[2025-06-27 18:06:57,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44495:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_143_fu_6641_p4' generates 4 bits.
[2025-06-27 18:06:57,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,326] 44495 | assign zext_ln1494_143_fu_6654_p1 = r_V_143_fu_6641_p4;
[2025-06-27 18:06:57,326]       |                                   ^
[2025-06-27 18:06:57,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44497:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_144_reg_15505_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,326] 44497 | assign zext_ln1494_144_fu_8108_p1 = r_V_144_reg_15505_pp0_iter2_reg;
[2025-06-27 18:06:57,326]       |                                   ^
[2025-06-27 18:06:57,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44499:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_145_fu_6668_p4' generates 4 bits.
[2025-06-27 18:06:57,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,326] 44499 | assign zext_ln1494_145_fu_6681_p1 = r_V_145_fu_6668_p4;
[2025-06-27 18:06:57,326]       |                                   ^
[2025-06-27 18:06:57,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44501:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_146_reg_15521_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,326] 44501 | assign zext_ln1494_146_fu_8124_p1 = r_V_146_reg_15521_pp0_iter2_reg;
[2025-06-27 18:06:57,326]       |                                   ^
[2025-06-27 18:06:57,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44503:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_147_reg_15526_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,326] 44503 | assign zext_ln1494_147_fu_8140_p1 = r_V_147_reg_15526_pp0_iter2_reg;
[2025-06-27 18:06:57,327]       |                                   ^
[2025-06-27 18:06:57,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44505:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_148_fu_6705_p4' generates 4 bits.
[2025-06-27 18:06:57,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,327] 44505 | assign zext_ln1494_148_fu_6718_p1 = r_V_148_fu_6705_p4;
[2025-06-27 18:06:57,327]       |                                   ^
[2025-06-27 18:06:57,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44507:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_149_fu_6722_p4' generates 4 bits.
[2025-06-27 18:06:57,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,327] 44507 | assign zext_ln1494_149_fu_6735_p1 = r_V_149_fu_6722_p4;
[2025-06-27 18:06:57,327]       |                                   ^
[2025-06-27 18:06:57,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44509:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_reg_14531_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,327] 44509 | assign zext_ln1494_14_fu_7228_p1 = r_V_14_reg_14531_pp0_iter2_reg;
[2025-06-27 18:06:57,327]       |                                  ^
[2025-06-27 18:06:57,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44511:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_14536' generates 4 bits.
[2025-06-27 18:06:57,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,327] 44511 | assign zext_ln1494_15_fu_6940_p1 = r_V_15_reg_14536;
[2025-06-27 18:06:57,327]       |                                  ^
[2025-06-27 18:06:57,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44513:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_5000_p4' generates 4 bits.
[2025-06-27 18:06:57,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,327] 44513 | assign zext_ln1494_16_fu_5013_p1 = r_V_16_fu_5000_p4;
[2025-06-27 18:06:57,327]       |                                  ^
[2025-06-27 18:06:57,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44515:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_14552_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,327] 44515 | assign zext_ln1494_17_fu_7244_p1 = r_V_17_reg_14552_pp0_iter2_reg;
[2025-06-27 18:06:57,327]       |                                  ^
[2025-06-27 18:06:57,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44517:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_5027_p4' generates 4 bits.
[2025-06-27 18:06:57,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,328] 44517 | assign zext_ln1494_18_fu_5040_p1 = r_V_18_fu_5027_p4;
[2025-06-27 18:06:57,328]       |                                  ^
[2025-06-27 18:06:57,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44519:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_14568_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,328] 44519 | assign zext_ln1494_19_fu_7260_p1 = r_V_19_reg_14568_pp0_iter2_reg;
[2025-06-27 18:06:57,328]       |                                  ^
[2025-06-27 18:06:57,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44521:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_fu_4801_p4' generates 4 bits.
[2025-06-27 18:06:57,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,328] 44521 | assign zext_ln1494_1_fu_4814_p1 = r_V_1_fu_4801_p4;
[2025-06-27 18:06:57,328]       |                                 ^
[2025-06-27 18:06:57,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44523:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_5054_p4' generates 4 bits.
[2025-06-27 18:06:57,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,328] 44523 | assign zext_ln1494_20_fu_5067_p1 = r_V_20_fu_5054_p4;
[2025-06-27 18:06:57,328]       |                                  ^
[2025-06-27 18:06:57,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44525:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_14584_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,328] 44525 | assign zext_ln1494_21_fu_7276_p1 = r_V_21_reg_14584_pp0_iter2_reg;
[2025-06-27 18:06:57,328]       |                                  ^
[2025-06-27 18:06:57,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44527:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_5081_p4' generates 4 bits.
[2025-06-27 18:06:57,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,328] 44527 | assign zext_ln1494_22_fu_5094_p1 = r_V_22_fu_5081_p4;
[2025-06-27 18:06:57,328]       |                                  ^
[2025-06-27 18:06:57,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44529:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_14600_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,328] 44529 | assign zext_ln1494_23_fu_7292_p1 = r_V_23_reg_14600_pp0_iter2_reg;
[2025-06-27 18:06:57,328]       |                                  ^
[2025-06-27 18:06:57,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44531:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_reg_14605' generates 4 bits.
[2025-06-27 18:06:57,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,329] 44531 | assign zext_ln1494_24_fu_6946_p1 = r_V_24_reg_14605;
[2025-06-27 18:06:57,329]       |                                  ^
[2025-06-27 18:06:57,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44533:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_fu_5118_p4' generates 4 bits.
[2025-06-27 18:06:57,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,329] 44533 | assign zext_ln1494_25_fu_5131_p1 = r_V_25_fu_5118_p4;
[2025-06-27 18:06:57,329]       |                                  ^
[2025-06-27 18:06:57,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44535:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_reg_14621_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,329] 44535 | assign zext_ln1494_26_fu_7308_p1 = r_V_26_reg_14621_pp0_iter2_reg;
[2025-06-27 18:06:57,329]       |                                  ^
[2025-06-27 18:06:57,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44537:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_fu_5145_p4' generates 4 bits.
[2025-06-27 18:06:57,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,329] 44537 | assign zext_ln1494_27_fu_5158_p1 = r_V_27_fu_5145_p4;
[2025-06-27 18:06:57,329]       |                                  ^
[2025-06-27 18:06:57,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44539:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_reg_14637_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,329] 44539 | assign zext_ln1494_28_fu_7324_p1 = r_V_28_reg_14637_pp0_iter2_reg;
[2025-06-27 18:06:57,329]       |                                  ^
[2025-06-27 18:06:57,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44541:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_14642' generates 4 bits.
[2025-06-27 18:06:57,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,329] 44541 | assign zext_ln1494_29_fu_6952_p1 = r_V_29_reg_14642;
[2025-06-27 18:06:57,329]       |                                  ^
[2025-06-27 18:06:57,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44543:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_4818_p4' generates 4 bits.
[2025-06-27 18:06:57,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,329] 44543 | assign zext_ln1494_2_fu_4831_p1 = r_V_2_fu_4818_p4;
[2025-06-27 18:06:57,330]       |                                 ^
[2025-06-27 18:06:57,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44545:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_5182_p4' generates 4 bits.
[2025-06-27 18:06:57,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,330] 44545 | assign zext_ln1494_30_fu_5195_p1 = r_V_30_fu_5182_p4;
[2025-06-27 18:06:57,330]       |                                  ^
[2025-06-27 18:06:57,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44547:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_reg_14658_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,330] 44547 | assign zext_ln1494_31_fu_7340_p1 = r_V_31_reg_14658_pp0_iter2_reg;
[2025-06-27 18:06:57,330]       |                                  ^
[2025-06-27 18:06:57,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44549:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_fu_5209_p4' generates 4 bits.
[2025-06-27 18:06:57,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,330] 44549 | assign zext_ln1494_32_fu_5222_p1 = r_V_32_fu_5209_p4;
[2025-06-27 18:06:57,330]       |                                  ^
[2025-06-27 18:06:57,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44551:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_reg_14674_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,330] 44551 | assign zext_ln1494_33_fu_7356_p1 = r_V_33_reg_14674_pp0_iter2_reg;
[2025-06-27 18:06:57,330]       |                                  ^
[2025-06-27 18:06:57,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44553:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_14679' generates 4 bits.
[2025-06-27 18:06:57,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,330] 44553 | assign zext_ln1494_34_fu_6958_p1 = r_V_34_reg_14679;
[2025-06-27 18:06:57,330]       |                                  ^
[2025-06-27 18:06:57,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44555:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_5246_p4' generates 4 bits.
[2025-06-27 18:06:57,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,330] 44555 | assign zext_ln1494_35_fu_5259_p1 = r_V_35_fu_5246_p4;
[2025-06-27 18:06:57,330]       |                                  ^
[2025-06-27 18:06:57,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44557:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_14695_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44557 | assign zext_ln1494_36_fu_7372_p1 = r_V_36_reg_14695_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44559:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_5273_p4' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44559 | assign zext_ln1494_37_fu_5286_p1 = r_V_37_fu_5273_p4;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44561:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_14711_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44561 | assign zext_ln1494_38_fu_7388_p1 = r_V_38_reg_14711_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44563:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_5300_p4' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44563 | assign zext_ln1494_39_fu_5313_p1 = r_V_39_fu_5300_p4;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44565:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_14446_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44565 | assign zext_ln1494_3_fu_7148_p1 = r_V_3_reg_14446_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                 ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44567:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_14727_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44567 | assign zext_ln1494_40_fu_7404_p1 = r_V_40_reg_14727_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44569:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_5327_p4' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44569 | assign zext_ln1494_41_fu_5340_p1 = r_V_41_fu_5327_p4;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44571:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_14743_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44571 | assign zext_ln1494_42_fu_7420_p1 = r_V_42_reg_14743_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44573:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_reg_14748' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44573 | assign zext_ln1494_43_fu_6964_p1 = r_V_43_reg_14748;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44575:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_fu_5364_p4' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44575 | assign zext_ln1494_44_fu_5377_p1 = r_V_44_fu_5364_p4;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44577:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_reg_14764_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44577 | assign zext_ln1494_45_fu_7436_p1 = r_V_45_reg_14764_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44579:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_fu_5391_p4' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44579 | assign zext_ln1494_46_fu_5404_p1 = r_V_46_fu_5391_p4;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44581:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_reg_14780_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44581 | assign zext_ln1494_47_fu_7452_p1 = r_V_47_reg_14780_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44583:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_14785_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44583 | assign zext_ln1494_48_fu_7468_p1 = r_V_48_reg_14785_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44585:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_reg_14790' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44585 | assign zext_ln1494_49_fu_6970_p1 = r_V_49_reg_14790;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44587:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_4845_p4' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44587 | assign zext_ln1494_4_fu_4858_p1 = r_V_4_fu_4845_p4;
[2025-06-27 18:06:57,331]       |                                 ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44589:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_14795_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44589 | assign zext_ln1494_50_fu_7484_p1 = r_V_50_reg_14795_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44591:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_5448_p4' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44591 | assign zext_ln1494_51_fu_5461_p1 = r_V_51_fu_5448_p4;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44593:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_fu_5465_p4' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44593 | assign zext_ln1494_52_fu_5478_p1 = r_V_52_fu_5465_p4;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44595:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_reg_14822_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,331] 44595 | assign zext_ln1494_53_fu_7500_p1 = r_V_53_reg_14822_pp0_iter2_reg;
[2025-06-27 18:06:57,331]       |                                  ^
[2025-06-27 18:06:57,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44597:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_14827' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44597 | assign zext_ln1494_54_fu_6976_p1 = r_V_54_reg_14827;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44599:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_reg_14832_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44599 | assign zext_ln1494_55_fu_7516_p1 = r_V_55_reg_14832_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44601:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_fu_5512_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44601 | assign zext_ln1494_56_fu_5525_p1 = r_V_56_fu_5512_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44603:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_reg_14848_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44603 | assign zext_ln1494_57_fu_7532_p1 = r_V_57_reg_14848_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44605:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_fu_5539_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44605 | assign zext_ln1494_58_fu_5552_p1 = r_V_58_fu_5539_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44607:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_reg_14864_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44607 | assign zext_ln1494_59_fu_7548_p1 = r_V_59_reg_14864_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44609:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_14462_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44609 | assign zext_ln1494_5_fu_7164_p1 = r_V_5_reg_14462_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                 ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44611:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_fu_5566_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44611 | assign zext_ln1494_60_fu_5579_p1 = r_V_60_fu_5566_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44613:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_fu_5583_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44613 | assign zext_ln1494_61_fu_5596_p1 = r_V_61_fu_5583_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44615:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_reg_14891_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44615 | assign zext_ln1494_62_fu_7564_p1 = r_V_62_reg_14891_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44617:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_reg_14896' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44617 | assign zext_ln1494_63_fu_6982_p1 = r_V_63_reg_14896;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44619:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_64_reg_14901_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44619 | assign zext_ln1494_64_fu_7580_p1 = r_V_64_reg_14901_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44621:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_65_fu_5630_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44621 | assign zext_ln1494_65_fu_5643_p1 = r_V_65_fu_5630_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44623:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_66_fu_5647_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44623 | assign zext_ln1494_66_fu_5660_p1 = r_V_66_fu_5647_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44625:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_67_reg_14928_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44625 | assign zext_ln1494_67_fu_7596_p1 = r_V_67_reg_14928_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44627:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_68_reg_14933' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44627 | assign zext_ln1494_68_fu_6988_p1 = r_V_68_reg_14933;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44629:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_69_reg_14938_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44629 | assign zext_ln1494_69_fu_7612_p1 = r_V_69_reg_14938_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44631:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_reg_14467' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44631 | assign zext_ln1494_6_fu_6934_p1 = r_V_6_reg_14467;
[2025-06-27 18:06:57,332]       |                                 ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44633:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_70_fu_5694_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44633 | assign zext_ln1494_70_fu_5707_p1 = r_V_70_fu_5694_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44635:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_71_fu_5711_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44635 | assign zext_ln1494_71_fu_5724_p1 = r_V_71_fu_5711_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44637:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_72_reg_14965_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44637 | assign zext_ln1494_72_fu_7628_p1 = r_V_72_reg_14965_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44639:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_73_reg_14970' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44639 | assign zext_ln1494_73_fu_6994_p1 = r_V_73_reg_14970;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44641:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_74_reg_14975_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44641 | assign zext_ln1494_74_fu_7644_p1 = r_V_74_reg_14975_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44643:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_75_fu_5758_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44643 | assign zext_ln1494_75_fu_5771_p1 = r_V_75_fu_5758_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44645:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_76_reg_14991_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44645 | assign zext_ln1494_76_fu_7660_p1 = r_V_76_reg_14991_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44647:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_77_fu_5785_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44647 | assign zext_ln1494_77_fu_5798_p1 = r_V_77_fu_5785_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44649:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_78_reg_15007' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44649 | assign zext_ln1494_78_fu_7000_p1 = r_V_78_reg_15007;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44651:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_79_fu_5812_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44651 | assign zext_ln1494_79_fu_5825_p1 = r_V_79_fu_5812_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44653:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_fu_4882_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44653 | assign zext_ln1494_7_fu_4895_p1 = r_V_7_fu_4882_p4;
[2025-06-27 18:06:57,332]       |                                 ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44655:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_80_reg_15023_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44655 | assign zext_ln1494_80_fu_7676_p1 = r_V_80_reg_15023_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44657:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_81_reg_15028_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44657 | assign zext_ln1494_81_fu_7692_p1 = r_V_81_reg_15028_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44659:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_82_fu_5849_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44659 | assign zext_ln1494_82_fu_5862_p1 = r_V_82_fu_5849_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44661:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_83_reg_15044' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44661 | assign zext_ln1494_83_fu_7006_p1 = r_V_83_reg_15044;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44663:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_84_fu_5876_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44663 | assign zext_ln1494_84_fu_5889_p1 = r_V_84_fu_5876_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44665:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_85_fu_5893_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44665 | assign zext_ln1494_85_fu_5906_p1 = r_V_85_fu_5893_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44667:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_86_reg_15071_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44667 | assign zext_ln1494_86_fu_7708_p1 = r_V_86_reg_15071_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44669:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_87_fu_5920_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44669 | assign zext_ln1494_87_fu_5933_p1 = r_V_87_fu_5920_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44671:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_88_reg_15087_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44671 | assign zext_ln1494_88_fu_7724_p1 = r_V_88_reg_15087_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44673:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_89_reg_15092' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44673 | assign zext_ln1494_89_fu_7012_p1 = r_V_89_reg_15092;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44675:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_14483_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44675 | assign zext_ln1494_8_fu_7180_p1 = r_V_8_reg_14483_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                 ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44677:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_90_fu_5957_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44677 | assign zext_ln1494_90_fu_5970_p1 = r_V_90_fu_5957_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44679:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_91_reg_15108_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44679 | assign zext_ln1494_91_fu_7740_p1 = r_V_91_reg_15108_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44681:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_92_fu_5984_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44681 | assign zext_ln1494_92_fu_5997_p1 = r_V_92_fu_5984_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44683:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_93_reg_15124_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44683 | assign zext_ln1494_93_fu_7756_p1 = r_V_93_reg_15124_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44685:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_94_fu_6011_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44685 | assign zext_ln1494_94_fu_6024_p1 = r_V_94_fu_6011_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44687:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_95_reg_15140_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44687 | assign zext_ln1494_95_fu_7772_p1 = r_V_95_reg_15140_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44689:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_96_fu_6038_p4' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44689 | assign zext_ln1494_96_fu_6051_p1 = r_V_96_fu_6038_p4;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44691:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_97_reg_15156_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,332] 44691 | assign zext_ln1494_97_fu_7788_p1 = r_V_97_reg_15156_pp0_iter2_reg;
[2025-06-27 18:06:57,332]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44693:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_98_reg_15161' generates 4 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44693 | assign zext_ln1494_98_fu_7018_p1 = r_V_98_reg_15161;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44695:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_99_fu_6075_p4' generates 4 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44695 | assign zext_ln1494_99_fu_6088_p1 = r_V_99_fu_6075_p4;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44697:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_fu_4909_p4' generates 4 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44697 | assign zext_ln1494_9_fu_4922_p1 = r_V_9_fu_4909_p4;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44699:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_14419_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44699 | assign zext_ln1494_fu_7132_p1 = r_V_reg_14419_pp0_iter2_reg;
[2025-06-27 18:06:57,333]       |                               ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44701:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_10960_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44701 | assign zext_ln215_1_fu_10966_p1 = result_V_2_fu_10960_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44703:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_10536_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44703 | assign zext_ln215_fu_10542_p1 = result_V_fu_10536_p2;
[2025-06-27 18:06:57,333]       |                               ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44705:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_10756_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44705 | assign zext_ln218_10_fu_10762_p1 = xor_ln1039_10_fu_10756_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44707:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_10776_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44707 | assign zext_ln218_11_fu_10782_p1 = xor_ln1039_11_fu_10776_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44709:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_10796_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44709 | assign zext_ln218_12_fu_10802_p1 = xor_ln1039_12_fu_10796_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44711:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_10980_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44711 | assign zext_ln218_13_fu_10986_p1 = xor_ln1039_15_fu_10980_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44713:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_11000_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44713 | assign zext_ln218_14_fu_11006_p1 = xor_ln1039_16_fu_11000_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44715:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_11020_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44715 | assign zext_ln218_15_fu_11026_p1 = xor_ln1039_17_fu_11020_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44717:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_11040_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44717 | assign zext_ln218_16_fu_11046_p1 = xor_ln1039_18_fu_11040_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44719:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_11060_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44719 | assign zext_ln218_17_fu_11066_p1 = xor_ln1039_19_fu_11060_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44721:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_11080_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44721 | assign zext_ln218_18_fu_11086_p1 = xor_ln1039_20_fu_11080_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44723:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_11100_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44723 | assign zext_ln218_19_fu_11106_p1 = xor_ln1039_21_fu_11100_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44725:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_10576_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44725 | assign zext_ln218_1_fu_10582_p1 = xor_ln1039_1_fu_10576_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44727:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_11120_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44727 | assign zext_ln218_20_fu_11126_p1 = xor_ln1039_22_fu_11120_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44729:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_11140_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44729 | assign zext_ln218_21_fu_11146_p1 = xor_ln1039_23_fu_11140_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44731:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_11160_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44731 | assign zext_ln218_22_fu_11166_p1 = xor_ln1039_24_fu_11160_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44733:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_11180_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44733 | assign zext_ln218_23_fu_11186_p1 = xor_ln1039_25_fu_11180_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44735:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_11200_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44735 | assign zext_ln218_24_fu_11206_p1 = xor_ln1039_26_fu_11200_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44737:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_11220_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44737 | assign zext_ln218_25_fu_11226_p1 = xor_ln1039_27_fu_11220_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44739:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_10596_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44739 | assign zext_ln218_2_fu_10602_p1 = xor_ln1039_2_fu_10596_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44741:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_10616_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44741 | assign zext_ln218_3_fu_10622_p1 = xor_ln1039_3_fu_10616_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44743:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_10636_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44743 | assign zext_ln218_4_fu_10642_p1 = xor_ln1039_4_fu_10636_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44745:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_10656_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44745 | assign zext_ln218_5_fu_10662_p1 = xor_ln1039_5_fu_10656_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44747:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_10676_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44747 | assign zext_ln218_6_fu_10682_p1 = xor_ln1039_6_fu_10676_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44749:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_10696_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44749 | assign zext_ln218_7_fu_10702_p1 = xor_ln1039_7_fu_10696_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44751:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_10716_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44751 | assign zext_ln218_8_fu_10722_p1 = xor_ln1039_8_fu_10716_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44753:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_10736_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44753 | assign zext_ln218_9_fu_10742_p1 = xor_ln1039_9_fu_10736_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44755:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_10556_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44755 | assign zext_ln218_fu_10562_p1 = xor_ln1039_fu_10556_p2;
[2025-06-27 18:06:57,333]       |                               ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44757:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_309_fu_10928_p2' generates 3 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44757 | assign zext_ln840_10_fu_10934_p1 = add_ln840_309_fu_10928_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44759:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_11240_p2' generates 1 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44759 | assign zext_ln840_11_fu_11246_p1 = xor_ln1039_28_fu_11240_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44761:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_313_fu_11256_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44761 | assign zext_ln840_12_fu_11262_p1 = add_ln840_313_fu_11256_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44763:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_314_fu_11266_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44763 | assign zext_ln840_13_fu_11272_p1 = add_ln840_314_fu_11266_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44765:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_315_fu_11276_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44765 | assign zext_ln840_14_fu_11282_p1 = add_ln840_315_fu_11276_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44767:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_317_fu_11292_p2' generates 3 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44767 | assign zext_ln840_15_fu_11298_p1 = add_ln840_317_fu_11292_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44769:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_318_fu_11302_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44769 | assign zext_ln840_16_fu_11308_p1 = add_ln840_318_fu_11302_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44771:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_319_fu_11312_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44771 | assign zext_ln840_17_fu_11318_p1 = add_ln840_319_fu_11312_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44773:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_320_fu_11322_p2' generates 3 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44773 | assign zext_ln840_18_fu_11328_p1 = add_ln840_320_fu_11322_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44775:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_321_fu_11332_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44775 | assign zext_ln840_19_fu_11338_p1 = add_ln840_321_fu_11332_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44777:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_299_fu_10832_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44777 | assign zext_ln840_1_fu_10838_p1 = add_ln840_299_fu_10832_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44779:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_322_fu_11342_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44779 | assign zext_ln840_20_fu_11348_p1 = add_ln840_322_fu_11342_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44781:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_323_fu_11352_p2' generates 3 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44781 | assign zext_ln840_21_fu_11358_p1 = add_ln840_323_fu_11352_p2;
[2025-06-27 18:06:57,333]       |                                  ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44783:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_300_fu_10842_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44783 | assign zext_ln840_2_fu_10848_p1 = add_ln840_300_fu_10842_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44785:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_301_fu_10852_p2' generates 2 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44785 | assign zext_ln840_3_fu_10858_p1 = add_ln840_301_fu_10852_p2;
[2025-06-27 18:06:57,333]       |                                 ^
[2025-06-27 18:06:57,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44787:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_303_fu_10868_p2' generates 3 bits.
[2025-06-27 18:06:57,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,333] 44787 | assign zext_ln840_4_fu_10874_p1 = add_ln840_303_fu_10868_p2;
[2025-06-27 18:06:57,334]       |                                 ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44789:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_304_fu_10878_p2' generates 2 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,334] 44789 | assign zext_ln840_5_fu_10884_p1 = add_ln840_304_fu_10878_p2;
[2025-06-27 18:06:57,334]       |                                 ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44791:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_305_fu_10888_p2' generates 2 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,334] 44791 | assign zext_ln840_6_fu_10894_p1 = add_ln840_305_fu_10888_p2;
[2025-06-27 18:06:57,334]       |                                 ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44793:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_306_fu_10898_p2' generates 3 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,334] 44793 | assign zext_ln840_7_fu_10904_p1 = add_ln840_306_fu_10898_p2;
[2025-06-27 18:06:57,334]       |                                 ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44795:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_307_fu_10908_p2' generates 2 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,334] 44795 | assign zext_ln840_8_fu_10914_p1 = add_ln840_307_fu_10908_p2;
[2025-06-27 18:06:57,334]       |                                 ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44797:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_308_fu_10918_p2' generates 2 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,334] 44797 | assign zext_ln840_9_fu_10924_p1 = add_ln840_308_fu_10918_p2;
[2025-06-27 18:06:57,334]       |                                 ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:44799:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_10816_p2' generates 1 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_90
[2025-06-27 18:06:57,334] 44799 | assign zext_ln840_fu_10822_p1 = xor_ln1039_13_fu_10816_p2;
[2025-06-27 18:06:57,334]       |                               ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27901:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 27901 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27902:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 27902 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:27903:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 27903 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28307:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28307 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:57,334]       |                             ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28331:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28331 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:57,334]       |                             ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28362:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28362 | assign buf_V_10_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                          ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28366:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28366 | assign buf_V_11_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                          ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28370:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28370 | assign buf_V_12_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                          ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28374:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28374 | assign buf_V_13_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                          ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28378:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28378 | assign buf_V_14_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                          ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28382:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28382 | assign buf_V_15_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                          ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28386:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28386 | assign buf_V_1_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                         ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28390:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28390 | assign buf_V_2_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                         ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28394:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28394 | assign buf_V_3_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                         ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28398:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28398 | assign buf_V_4_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                         ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28402:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28402 | assign buf_V_5_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                         ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28406:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28406 | assign buf_V_6_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                         ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28410:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28410 | assign buf_V_7_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                         ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28414:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28414 | assign buf_V_8_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                         ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28418:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28418 | assign buf_V_9_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                         ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28422:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28422 | assign buf_V_address0 = outpix_cast_fu_329_p1;
[2025-06-27 18:06:57,334]       |                       ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28432:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 3 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-27 18:06:57,334] 28432 | assign outpix_cast_fu_329_p1 = ap_sig_allocacmp_outpix_1;
[2025-06-27 18:06:57,334]       |                              ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:25335:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 25335 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:25336:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 25336 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:25337:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 25337 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:25338:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 25338 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:25339:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 25339 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:25340:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 25340 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:25341:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,334]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 25341 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,334]       |  ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26339:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26339 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:57,334]       |                             ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26363:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26363 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:57,334]       |                             ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26387:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26387 |             ap_NS_iter2_fsm = 'bx;
[2025-06-27 18:06:57,334]       |                             ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26411:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26411 |             ap_NS_iter3_fsm = 'bx;
[2025-06-27 18:06:57,334]       |                             ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26435:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26435 |             ap_NS_iter4_fsm = 'bx;
[2025-06-27 18:06:57,334]       |                             ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26459:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26459 |             ap_NS_iter5_fsm = 'bx;
[2025-06-27 18:06:57,334]       |                             ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26550:48: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26550 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_420 = 'bx;
[2025-06-27 18:06:57,334]       |                                                ^~~
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26560:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1467_p00' generates 8 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26560 | assign grp_fu_1467_p0 = grp_fu_1467_p00;
[2025-06-27 18:06:57,334]       |                       ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26562:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_fu_783_p4' generates 4 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26562 | assign grp_fu_1467_p00 = r_V_1_fu_783_p4;
[2025-06-27 18:06:57,334]       |                        ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26564:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1476_p00' generates 8 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26564 | assign grp_fu_1476_p0 = grp_fu_1476_p00;
[2025-06-27 18:06:57,334]       |                       ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26566:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_fu_830_p4' generates 4 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26566 | assign grp_fu_1476_p00 = r_V_5_fu_830_p4;
[2025-06-27 18:06:57,334]       |                        ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26568:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1485_p00' generates 8 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,334] 26568 | assign grp_fu_1485_p0 = grp_fu_1485_p00;
[2025-06-27 18:06:57,334]       |                       ^
[2025-06-27 18:06:57,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26570:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_fu_877_p4' generates 4 bits.
[2025-06-27 18:06:57,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26570 | assign grp_fu_1485_p00 = r_V_9_fu_877_p4;
[2025-06-27 18:06:57,335]       |                        ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26572:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1494_p00' generates 8 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26572 | assign grp_fu_1494_p0 = grp_fu_1494_p00;
[2025-06-27 18:06:57,335]       |                       ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26574:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_1747' generates 4 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26574 | assign grp_fu_1494_p00 = r_V_3_reg_1747;
[2025-06-27 18:06:57,335]       |                        ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26576:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1503_p00' generates 8 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26576 | assign grp_fu_1503_p0 = grp_fu_1503_p00;
[2025-06-27 18:06:57,335]       |                       ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26578:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_reg_1752' generates 4 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26578 | assign grp_fu_1503_p00 = r_V_4_reg_1752;
[2025-06-27 18:06:57,335]       |                        ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26580:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1512_p00' generates 8 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26580 | assign grp_fu_1512_p0 = grp_fu_1512_p00;
[2025-06-27 18:06:57,335]       |                       ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26582:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_1772' generates 4 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26582 | assign grp_fu_1512_p00 = r_V_7_reg_1772;
[2025-06-27 18:06:57,335]       |                        ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26586:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1521_p00' generates 8 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26586 | assign grp_fu_1521_p0 = grp_fu_1521_p00;
[2025-06-27 18:06:57,335]       |                       ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26588:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_1777' generates 4 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26588 | assign grp_fu_1521_p00 = r_V_8_reg_1777;
[2025-06-27 18:06:57,335]       |                        ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26634:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_1630_pp0_iter3_reg' generates 32 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26634 | assign idxprom2_i_fu_985_p1 = nf_2_reg_1630_pp0_iter3_reg;
[2025-06-27 18:06:57,335]       |                             ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26642:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_1451_p2' generates 4 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26642 | assign out_V_TDATA = result_V_2_fu_1451_p2;
[2025-06-27 18:06:57,335]       |                    ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26644:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26644 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26646:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26646 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26648:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26648 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26650:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26650 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26652:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26652 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26654:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26654 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26656:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26656 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26658:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26658 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26660:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26660 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26662:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26662 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26664:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26664 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26666:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26666 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26668:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26668 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26670:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26670 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26672:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_985_p1' generates 64 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26672 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_985_p1;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26686:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_2_fu_940_p00' generates 8 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26686 | assign ret_V_2_fu_940_p0 = ret_V_2_fu_940_p00;
[2025-06-27 18:06:57,335]       |                          ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26688:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_reg_1742_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26688 | assign ret_V_2_fu_940_p00 = r_V_2_reg_1742_pp0_iter2_reg;
[2025-06-27 18:06:57,335]       |                           ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26690:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_6_fu_956_p00' generates 8 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26690 | assign ret_V_6_fu_956_p0 = ret_V_6_fu_956_p00;
[2025-06-27 18:06:57,335]       |                          ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26692:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_reg_1767_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26692 | assign ret_V_6_fu_956_p00 = r_V_6_reg_1767_pp0_iter2_reg;
[2025-06-27 18:06:57,335]       |                           ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26694:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_924_p00' generates 8 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26694 | assign ret_V_fu_924_p0 = ret_V_fu_924_p00;
[2025-06-27 18:06:57,335]       |                        ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26696:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_1727_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26696 | assign ret_V_fu_924_p00 = r_V_reg_1727_pp0_iter2_reg;
[2025-06-27 18:06:57,335]       |                         ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26698:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26698 | assign sext_ln1039_10_fu_1233_p1 = $signed(p_ZL7threshs_10_q0);
[2025-06-27 18:06:57,335]       |                                  ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26700:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26700 | assign sext_ln1039_11_fu_1253_p1 = $signed(p_ZL7threshs_11_q0);
[2025-06-27 18:06:57,335]       |                                  ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26702:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26702 | assign sext_ln1039_12_fu_1273_p1 = $signed(p_ZL7threshs_12_q0);
[2025-06-27 18:06:57,335]       |                                  ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26704:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26704 | assign sext_ln1039_13_fu_1293_p1 = $signed(p_ZL7threshs_13_q0);
[2025-06-27 18:06:57,335]       |                                  ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26706:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26706 | assign sext_ln1039_1_fu_1053_p1 = $signed(p_ZL7threshs_1_q0);
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26708:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26708 | assign sext_ln1039_2_fu_1073_p1 = $signed(p_ZL7threshs_2_q0);
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26710:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26710 | assign sext_ln1039_3_fu_1093_p1 = $signed(p_ZL7threshs_3_q0);
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26712:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26712 | assign sext_ln1039_4_fu_1113_p1 = $signed(p_ZL7threshs_4_q0);
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26714:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26714 | assign sext_ln1039_5_fu_1133_p1 = $signed(p_ZL7threshs_5_q0);
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26716:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26716 | assign sext_ln1039_6_fu_1153_p1 = $signed(p_ZL7threshs_6_q0);
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26718:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26718 | assign sext_ln1039_7_fu_1173_p1 = $signed(p_ZL7threshs_7_q0);
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26720:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26720 | assign sext_ln1039_8_fu_1193_p1 = $signed(p_ZL7threshs_8_q0);
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26722:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26722 | assign sext_ln1039_9_fu_1213_p1 = $signed(p_ZL7threshs_9_q0);
[2025-06-27 18:06:57,335]       |                                 ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26724:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26724 | assign sext_ln1039_fu_1033_p1 = $signed(p_ZL7threshs_0_q0);
[2025-06-27 18:06:57,335]       |                               ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26726:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1521_p3' generates 10 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26726 | assign sext_ln840_3_fu_1003_p1 = grp_fu_1521_p3;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26728:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1503_p3' generates 10 bits.
[2025-06-27 18:06:57,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,335] 26728 | assign sext_ln840_5_fu_1011_p1 = grp_fu_1503_p3;
[2025-06-27 18:06:57,335]       |                                ^
[2025-06-27 18:06:57,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26730:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1494_p3' generates 10 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26730 | assign sext_ln840_7_fu_1014_p1 = grp_fu_1494_p3;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26732:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26732 | assign sext_ln840_8_fu_1023_p1 = $signed(add_ln840_8_fu_1017_p2);
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26768:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_14_q0' generates 9 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26768 | assign zext_ln1039_fu_1313_p1 = p_ZL7threshs_14_q0;
[2025-06-27 18:06:57,336]       |                               ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26770:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_1043_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26770 | assign zext_ln215_fu_1049_p1 = result_V_fu_1043_p2;
[2025-06-27 18:06:57,336]       |                              ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26772:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_1263_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26772 | assign zext_ln218_10_fu_1269_p1 = xor_ln1039_10_fu_1263_p2;
[2025-06-27 18:06:57,336]       |                                 ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26774:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_1283_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26774 | assign zext_ln218_11_fu_1289_p1 = xor_ln1039_11_fu_1283_p2;
[2025-06-27 18:06:57,336]       |                                 ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26776:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_1303_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26776 | assign zext_ln218_12_fu_1309_p1 = xor_ln1039_12_fu_1303_p2;
[2025-06-27 18:06:57,336]       |                                 ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26778:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1083_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26778 | assign zext_ln218_1_fu_1089_p1 = xor_ln1039_1_fu_1083_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26780:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_1103_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26780 | assign zext_ln218_2_fu_1109_p1 = xor_ln1039_2_fu_1103_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26782:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_1123_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26782 | assign zext_ln218_3_fu_1129_p1 = xor_ln1039_3_fu_1123_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26784:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_1143_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26784 | assign zext_ln218_4_fu_1149_p1 = xor_ln1039_4_fu_1143_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26786:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_1163_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26786 | assign zext_ln218_5_fu_1169_p1 = xor_ln1039_5_fu_1163_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26788:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_1183_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26788 | assign zext_ln218_6_fu_1189_p1 = xor_ln1039_6_fu_1183_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26790:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_1203_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26790 | assign zext_ln218_7_fu_1209_p1 = xor_ln1039_7_fu_1203_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26792:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_1223_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26792 | assign zext_ln218_8_fu_1229_p1 = xor_ln1039_8_fu_1223_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26794:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_1243_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26794 | assign zext_ln218_9_fu_1249_p1 = xor_ln1039_9_fu_1243_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26796:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_1063_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26796 | assign zext_ln218_fu_1069_p1 = xor_ln1039_fu_1063_p2;
[2025-06-27 18:06:57,336]       |                              ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26798:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1435_p2' generates 3 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26798 | assign zext_ln840_10_fu_1441_p1 = add_ln840_21_fu_1435_p2;
[2025-06-27 18:06:57,336]       |                                 ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26800:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_1339_p2' generates 2 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26800 | assign zext_ln840_1_fu_1345_p1 = add_ln840_11_fu_1339_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26802:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_1349_p2' generates 2 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26802 | assign zext_ln840_2_fu_1355_p1 = add_ln840_12_fu_1349_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26804:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_fu_1359_p2' generates 2 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26804 | assign zext_ln840_3_fu_1365_p1 = add_ln840_13_fu_1359_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26806:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_15_fu_1375_p2' generates 3 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26806 | assign zext_ln840_4_fu_1381_p1 = add_ln840_15_fu_1375_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26808:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_16_fu_1385_p2' generates 2 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26808 | assign zext_ln840_5_fu_1391_p1 = add_ln840_16_fu_1385_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26810:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1395_p2' generates 2 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26810 | assign zext_ln840_6_fu_1401_p1 = add_ln840_17_fu_1395_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26812:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_1405_p2' generates 3 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26812 | assign zext_ln840_7_fu_1411_p1 = add_ln840_18_fu_1405_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26814:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1415_p2' generates 2 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26814 | assign zext_ln840_8_fu_1421_p1 = add_ln840_19_fu_1415_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26816:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_fu_1425_p2' generates 2 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26816 | assign zext_ln840_9_fu_1431_p1 = add_ln840_20_fu_1425_p2;
[2025-06-27 18:06:57,336]       |                                ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:26818:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_1323_p2' generates 1 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 26818 | assign zext_ln840_fu_1329_p1 = xor_ln1039_13_fu_1323_p2;
[2025-06-27 18:06:57,336]       |                              ^
[2025-06-27 18:06:57,336] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:20770:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,336]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 20770 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:57,336]       |  ^
[2025-06-27 18:06:57,336] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:20771:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,336]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 20771 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:57,336]       |  ^
[2025-06-27 18:06:57,336] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:20772:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,336]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 20772 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-27 18:06:57,336]       |  ^
[2025-06-27 18:06:57,336] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:20773:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,336]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 20773 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-27 18:06:57,336]       |  ^
[2025-06-27 18:06:57,336] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:20774:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,336]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 20774 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-27 18:06:57,336]       |  ^
[2025-06-27 18:06:57,336] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:20775:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,336]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 20775 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-27 18:06:57,336]       |  ^
[2025-06-27 18:06:57,336] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:20776:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,336]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 20776 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,336]       |  ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22656:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22656 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:57,336]       |                             ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22680:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22680 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:57,336]       |                             ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22704:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22704 |             ap_NS_iter2_fsm = 'bx;
[2025-06-27 18:06:57,336]       |                             ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22728:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22728 |             ap_NS_iter3_fsm = 'bx;
[2025-06-27 18:06:57,336]       |                             ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22752:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22752 |             ap_NS_iter4_fsm = 'bx;
[2025-06-27 18:06:57,336]       |                             ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22776:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22776 |             ap_NS_iter5_fsm = 'bx;
[2025-06-27 18:06:57,336]       |                             ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22899:48: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22899 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_554 = 'bx;
[2025-06-27 18:06:57,336]       |                                                ^~~
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22909:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2986_p00' generates 8 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22909 | assign grp_fu_2986_p0 = grp_fu_2986_p00;
[2025-06-27 18:06:57,336]       |                       ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22911:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_fu_1265_p1' generates 4 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22911 | assign grp_fu_2986_p00 = r_V_fu_1265_p1;
[2025-06-27 18:06:57,336]       |                        ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22913:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2995_p00' generates 8 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22913 | assign grp_fu_2995_p0 = grp_fu_2995_p00;
[2025-06-27 18:06:57,336]       |                       ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22915:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_fu_1296_p4' generates 4 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22915 | assign grp_fu_2995_p00 = r_V_3_fu_1296_p4;
[2025-06-27 18:06:57,336]       |                        ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22917:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3004_p00' generates 8 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22917 | assign grp_fu_3004_p0 = grp_fu_3004_p00;
[2025-06-27 18:06:57,336]       |                       ^
[2025-06-27 18:06:57,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22919:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1333_p4' generates 4 bits.
[2025-06-27 18:06:57,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,336] 22919 | assign grp_fu_3004_p00 = r_V_6_fu_1333_p4;
[2025-06-27 18:06:57,336]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22921:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3013_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22921 | assign grp_fu_3013_p0 = grp_fu_3013_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22923:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1380_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22923 | assign grp_fu_3013_p00 = r_V_10_fu_1380_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22925:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3022_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22925 | assign grp_fu_3022_p0 = grp_fu_3022_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22927:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_fu_1397_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22927 | assign grp_fu_3022_p00 = r_V_11_fu_1397_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22929:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3031_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22929 | assign grp_fu_3031_p0 = grp_fu_3031_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22931:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1434_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22931 | assign grp_fu_3031_p00 = r_V_14_fu_1434_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22933:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3040_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22933 | assign grp_fu_3040_p0 = grp_fu_3040_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22935:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_fu_1471_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22935 | assign grp_fu_3040_p00 = r_V_17_fu_1471_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22937:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3049_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22937 | assign grp_fu_3049_p0 = grp_fu_3049_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22939:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_fu_1518_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22939 | assign grp_fu_3049_p00 = r_V_21_fu_1518_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22941:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3058_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22941 | assign grp_fu_3058_p0 = grp_fu_3058_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22943:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_fu_1545_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22943 | assign grp_fu_3058_p00 = r_V_23_fu_1545_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22945:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3067_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22945 | assign grp_fu_3067_p0 = grp_fu_3067_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22947:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1562_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22947 | assign grp_fu_3067_p00 = r_V_24_fu_1562_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22949:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3076_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22949 | assign grp_fu_3076_p0 = grp_fu_3076_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22951:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_fu_1599_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22951 | assign grp_fu_3076_p00 = r_V_27_fu_1599_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22953:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3085_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22953 | assign grp_fu_3085_p0 = grp_fu_3085_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22955:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1636_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22955 | assign grp_fu_3085_p00 = r_V_30_fu_1636_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22957:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3094_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22957 | assign grp_fu_3094_p0 = grp_fu_3094_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22959:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1653_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22959 | assign grp_fu_3094_p00 = r_V_31_fu_1653_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22961:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3103_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22961 | assign grp_fu_3103_p0 = grp_fu_3103_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22963:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1700_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22963 | assign grp_fu_3103_p00 = r_V_35_fu_1700_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22965:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3112_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22965 | assign grp_fu_3112_p0 = grp_fu_3112_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22967:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_fu_1717_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22967 | assign grp_fu_3112_p00 = r_V_36_fu_1717_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22969:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3121_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22969 | assign grp_fu_3121_p0 = grp_fu_3121_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22971:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1754_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22971 | assign grp_fu_3121_p00 = r_V_39_fu_1754_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22973:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3130_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22973 | assign grp_fu_3130_p0 = grp_fu_3130_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22975:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_fu_1791_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22975 | assign grp_fu_3130_p00 = r_V_42_fu_1791_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22977:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3139_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22977 | assign grp_fu_3139_p0 = grp_fu_3139_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22979:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_fu_1858_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22979 | assign grp_fu_3139_p00 = r_V_48_fu_1858_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22981:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3147_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22981 | assign grp_fu_3147_p0 = grp_fu_3147_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22983:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1875_p4' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22983 | assign grp_fu_3147_p00 = r_V_49_fu_1875_p4;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22985:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3156_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22985 | assign grp_fu_3156_p0 = grp_fu_3156_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22987:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_reg_3648' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22987 | assign grp_fu_3156_p00 = r_V_2_reg_3648;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22989:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3165_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22989 | assign grp_fu_3165_p0 = grp_fu_3165_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22991:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3668' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22991 | assign grp_fu_3165_p00 = r_V_5_reg_3668;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22993:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3174_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22993 | assign grp_fu_3174_p0 = grp_fu_3174_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22995:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3723' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22995 | assign grp_fu_3174_p00 = r_V_13_reg_3723;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22997:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3183_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22997 | assign grp_fu_3183_p0 = grp_fu_3183_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:22999:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_reg_3743' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 22999 | assign grp_fu_3183_p00 = r_V_16_reg_3743;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23001:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3192_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 23001 | assign grp_fu_3192_p0 = grp_fu_3192_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23003:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3763' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 23003 | assign grp_fu_3192_p00 = r_V_19_reg_3763;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23005:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3201_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 23005 | assign grp_fu_3201_p0 = grp_fu_3201_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23007:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_reg_3813' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 23007 | assign grp_fu_3201_p00 = r_V_26_reg_3813;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23009:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3210_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 23009 | assign grp_fu_3210_p0 = grp_fu_3210_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23011:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3833' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 23011 | assign grp_fu_3210_p00 = r_V_29_reg_3833;
[2025-06-27 18:06:57,337]       |                        ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23013:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3219_p00' generates 8 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 23013 | assign grp_fu_3219_p0 = grp_fu_3219_p00;
[2025-06-27 18:06:57,337]       |                       ^
[2025-06-27 18:06:57,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23015:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3868' generates 4 bits.
[2025-06-27 18:06:57,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,337] 23015 | assign grp_fu_3219_p00 = r_V_34_reg_3868;
[2025-06-27 18:06:57,338]       |                        ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23017:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3228_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23017 | assign grp_fu_3228_p0 = grp_fu_3228_p00;
[2025-06-27 18:06:57,338]       |                       ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23019:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3898' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23019 | assign grp_fu_3228_p00 = r_V_38_reg_3898;
[2025-06-27 18:06:57,338]       |                        ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23021:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3237_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23021 | assign grp_fu_3237_p0 = grp_fu_3237_p00;
[2025-06-27 18:06:57,338]       |                       ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23023:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_reg_3918' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23023 | assign grp_fu_3237_p00 = r_V_41_reg_3918;
[2025-06-27 18:06:57,338]       |                        ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23025:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3246_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23025 | assign grp_fu_3246_p0 = grp_fu_3246_p00;
[2025-06-27 18:06:57,338]       |                       ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23027:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3938' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23027 | assign grp_fu_3246_p00 = r_V_44_reg_3938;
[2025-06-27 18:06:57,338]       |                        ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23029:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3255_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23029 | assign grp_fu_3255_p0 = grp_fu_3255_p00;
[2025-06-27 18:06:57,338]       |                       ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23031:24: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3948' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23031 | assign grp_fu_3255_p00 = r_V_46_reg_3948;
[2025-06-27 18:06:57,338]       |                        ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23077:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3340_pp0_iter3_reg' generates 32 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23077 | assign idxprom2_i_fu_2340_p1 = nf_2_reg_3340_pp0_iter3_reg;
[2025-06-27 18:06:57,338]       |                              ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23085:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2970_p2' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23085 | assign out_V_TDATA = result_V_2_fu_2970_p2;
[2025-06-27 18:06:57,338]       |                    ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23087:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23087 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23089:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23089 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                 ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23091:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23091 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                 ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23093:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23093 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                 ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23095:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23095 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                 ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23097:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23097 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                 ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23099:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23099 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23101:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23101 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23103:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23103 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23105:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23105 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23107:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23107 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23109:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23109 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23111:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23111 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23113:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23113 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23115:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2340_p1' generates 64 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23115 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_2340_p1;
[2025-06-27 18:06:57,338]       |                                ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23159:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_12_fu_2050_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23159 | assign ret_V_12_fu_2050_p0 = ret_V_12_fu_2050_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23161:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_reg_3718_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23161 | assign ret_V_12_fu_2050_p00 = r_V_12_reg_3718_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23163:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2066_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23163 | assign ret_V_15_fu_2066_p0 = ret_V_15_fu_2066_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23165:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3738_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23165 | assign ret_V_15_fu_2066_p00 = r_V_15_reg_3738_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23167:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_18_fu_2082_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23167 | assign ret_V_18_fu_2082_p0 = ret_V_18_fu_2082_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23169:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_reg_3758_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23169 | assign ret_V_18_fu_2082_p00 = r_V_18_reg_3758_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23171:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1970_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23171 | assign ret_V_1_fu_1970_p0 = ret_V_1_fu_1970_p00;
[2025-06-27 18:06:57,338]       |                           ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23173:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3643_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23173 | assign ret_V_1_fu_1970_p00 = r_V_1_reg_3643_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23175:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_20_fu_2098_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23175 | assign ret_V_20_fu_2098_p0 = ret_V_20_fu_2098_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23177:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_reg_3768_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23177 | assign ret_V_20_fu_2098_p00 = r_V_20_reg_3768_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23179:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_22_fu_2114_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23179 | assign ret_V_22_fu_2114_p0 = ret_V_22_fu_2114_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23181:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_reg_3783_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23181 | assign ret_V_22_fu_2114_p00 = r_V_22_reg_3783_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23183:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2130_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23183 | assign ret_V_25_fu_2130_p0 = ret_V_25_fu_2130_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23185:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3808_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23185 | assign ret_V_25_fu_2130_p00 = r_V_25_reg_3808_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23187:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_28_fu_2146_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23187 | assign ret_V_28_fu_2146_p0 = ret_V_28_fu_2146_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23189:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_reg_3828_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23189 | assign ret_V_28_fu_2146_p00 = r_V_28_reg_3828_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23191:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2162_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23191 | assign ret_V_32_fu_2162_p0 = ret_V_32_fu_2162_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23193:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3858_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23193 | assign ret_V_32_fu_2162_p00 = r_V_32_reg_3858_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23195:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_33_fu_2178_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23195 | assign ret_V_33_fu_2178_p0 = ret_V_33_fu_2178_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23197:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_reg_3863_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23197 | assign ret_V_33_fu_2178_p00 = r_V_33_reg_3863_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23199:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_37_fu_2194_p00' generates 8 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23199 | assign ret_V_37_fu_2194_p0 = ret_V_37_fu_2194_p00;
[2025-06-27 18:06:57,338]       |                            ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23201:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_reg_3893_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,338] 23201 | assign ret_V_37_fu_2194_p00 = r_V_37_reg_3893_pp0_iter2_reg;
[2025-06-27 18:06:57,338]       |                             ^
[2025-06-27 18:06:57,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23203:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2210_p00' generates 8 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23203 | assign ret_V_40_fu_2210_p0 = ret_V_40_fu_2210_p00;
[2025-06-27 18:06:57,339]       |                            ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23205:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3913_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23205 | assign ret_V_40_fu_2210_p00 = r_V_40_reg_3913_pp0_iter2_reg;
[2025-06-27 18:06:57,339]       |                             ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23207:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_43_fu_2226_p00' generates 8 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23207 | assign ret_V_43_fu_2226_p0 = ret_V_43_fu_2226_p00;
[2025-06-27 18:06:57,339]       |                            ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23209:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_reg_3933_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23209 | assign ret_V_43_fu_2226_p00 = r_V_43_reg_3933_pp0_iter2_reg;
[2025-06-27 18:06:57,339]       |                             ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23211:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_45_fu_2242_p00' generates 8 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23211 | assign ret_V_45_fu_2242_p0 = ret_V_45_fu_2242_p00;
[2025-06-27 18:06:57,339]       |                            ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23213:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_reg_3943_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23213 | assign ret_V_45_fu_2242_p00 = r_V_45_reg_3943_pp0_iter2_reg;
[2025-06-27 18:06:57,339]       |                             ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23215:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_47_fu_2258_p00' generates 8 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23215 | assign ret_V_47_fu_2258_p0 = ret_V_47_fu_2258_p00;
[2025-06-27 18:06:57,339]       |                            ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23217:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_reg_3953_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23217 | assign ret_V_47_fu_2258_p00 = r_V_47_reg_3953_pp0_iter2_reg;
[2025-06-27 18:06:57,339]       |                             ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23219:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_4_fu_1986_p00' generates 8 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23219 | assign ret_V_4_fu_1986_p0 = ret_V_4_fu_1986_p00;
[2025-06-27 18:06:57,339]       |                           ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23221:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_reg_3663_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23221 | assign ret_V_4_fu_1986_p00 = r_V_4_reg_3663_pp0_iter2_reg;
[2025-06-27 18:06:57,339]       |                            ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23223:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2002_p00' generates 8 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23223 | assign ret_V_7_fu_2002_p0 = ret_V_7_fu_2002_p00;
[2025-06-27 18:06:57,339]       |                           ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23225:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3683_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23225 | assign ret_V_7_fu_2002_p00 = r_V_7_reg_3683_pp0_iter2_reg;
[2025-06-27 18:06:57,339]       |                            ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23227:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_8_fu_2018_p00' generates 8 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23227 | assign ret_V_8_fu_2018_p0 = ret_V_8_fu_2018_p00;
[2025-06-27 18:06:57,339]       |                           ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23229:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_3688_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23229 | assign ret_V_8_fu_2018_p00 = r_V_8_reg_3688_pp0_iter2_reg;
[2025-06-27 18:06:57,339]       |                            ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23231:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2034_p00' generates 8 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23231 | assign ret_V_9_fu_2034_p0 = ret_V_9_fu_2034_p00;
[2025-06-27 18:06:57,339]       |                           ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23233:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3693_pp0_iter2_reg' generates 4 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23233 | assign ret_V_9_fu_2034_p00 = r_V_9_reg_3693_pp0_iter2_reg;
[2025-06-27 18:06:57,339]       |                            ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23237:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23237 | assign sext_ln1039_10_fu_2752_p1 = $signed(p_ZL7threshs_10_q0);
[2025-06-27 18:06:57,339]       |                                  ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23239:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23239 | assign sext_ln1039_11_fu_2772_p1 = $signed(p_ZL7threshs_11_q0);
[2025-06-27 18:06:57,339]       |                                  ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23241:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23241 | assign sext_ln1039_12_fu_2792_p1 = $signed(p_ZL7threshs_12_q0);
[2025-06-27 18:06:57,339]       |                                  ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23243:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23243 | assign sext_ln1039_13_fu_2812_p1 = $signed(p_ZL7threshs_13_q0);
[2025-06-27 18:06:57,339]       |                                  ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23245:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23245 | assign sext_ln1039_14_fu_2832_p1 = $signed(p_ZL7threshs_14_q0);
[2025-06-27 18:06:57,339]       |                                  ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23247:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23247 | assign sext_ln1039_1_fu_2572_p1 = $signed(p_ZL7threshs_1_q0);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23249:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23249 | assign sext_ln1039_2_fu_2592_p1 = $signed(p_ZL7threshs_2_q0);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23251:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23251 | assign sext_ln1039_3_fu_2612_p1 = $signed(p_ZL7threshs_3_q0);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23253:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23253 | assign sext_ln1039_4_fu_2632_p1 = $signed(p_ZL7threshs_4_q0);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23255:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23255 | assign sext_ln1039_5_fu_2652_p1 = $signed(p_ZL7threshs_5_q0);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23257:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23257 | assign sext_ln1039_6_fu_2672_p1 = $signed(p_ZL7threshs_6_q0);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23259:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23259 | assign sext_ln1039_7_fu_2692_p1 = $signed(p_ZL7threshs_7_q0);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23261:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23261 | assign sext_ln1039_8_fu_2712_p1 = $signed(p_ZL7threshs_8_q0);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23263:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23263 | assign sext_ln1039_9_fu_2732_p1 = $signed(p_ZL7threshs_9_q0);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23265:31: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23265 | assign sext_ln1039_fu_2552_p1 = $signed(p_ZL7threshs_0_q0);
[2025-06-27 18:06:57,339]       |                               ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23267:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3237_p3' generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23267 | assign sext_ln840_10_fu_2408_p1 = grp_fu_3237_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23269:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3201_p3' generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23269 | assign sext_ln840_12_fu_2411_p1 = grp_fu_3201_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23271:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23271 | assign sext_ln840_13_fu_2420_p1 = $signed(add_ln840_15_fu_2414_p2);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23273:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3210_p3' generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23273 | assign sext_ln840_15_fu_2424_p1 = grp_fu_3210_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23275:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3094_p3' generates 9 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23275 | assign sext_ln840_16_fu_2286_p1 = grp_fu_3094_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23277:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3103_p3' generates 9 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23277 | assign sext_ln840_17_fu_2289_p1 = grp_fu_3103_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23279:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23279 | assign sext_ln840_18_fu_2427_p1 = $signed(add_ln840_20_reg_4228);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23281:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23281 | assign sext_ln840_19_fu_2436_p1 = $signed(add_ln840_21_fu_2430_p2);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23283:32: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_reg_4193' generates 9 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23283 | assign sext_ln840_1_fu_2368_p1 = add_ln840_reg_4193;
[2025-06-27 18:06:57,339]       |                                ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23285:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23285 | assign sext_ln840_20_fu_2446_p1 = $signed(add_ln840_22_fu_2440_p2);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23287:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3219_p3' generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23287 | assign sext_ln840_22_fu_2456_p1 = grp_fu_3219_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23289:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3156_p3' generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23289 | assign sext_ln840_24_fu_2459_p1 = grp_fu_3156_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23291:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23291 | assign sext_ln840_25_fu_2468_p1 = $signed(add_ln840_28_fu_2462_p2);
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23293:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3165_p3' generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23293 | assign sext_ln840_27_fu_2472_p1 = grp_fu_3165_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23295:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3013_p3' generates 9 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23295 | assign sext_ln840_28_fu_2307_p1 = grp_fu_3013_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23297:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3022_p3' generates 9 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,339] 23297 | assign sext_ln840_29_fu_2310_p1 = grp_fu_3022_p3;
[2025-06-27 18:06:57,339]       |                                 ^
[2025-06-27 18:06:57,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23299:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23299 | assign sext_ln840_30_fu_2475_p1 = $signed(add_ln840_33_reg_4248);
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23301:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23301 | assign sext_ln840_31_fu_2484_p1 = $signed(add_ln840_34_fu_2478_p2);
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23303:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23303 | assign sext_ln840_32_fu_2494_p1 = $signed(add_ln840_35_fu_2488_p2);
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23305:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3174_p3' generates 10 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23305 | assign sext_ln840_34_fu_2498_p1 = grp_fu_3174_p3;
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23307:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3183_p3' generates 10 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23307 | assign sext_ln840_36_fu_2501_p1 = grp_fu_3183_p3;
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23309:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23309 | assign sext_ln840_37_fu_2510_p1 = $signed(add_ln840_40_fu_2504_p2);
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23311:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3192_p3' generates 10 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23311 | assign sext_ln840_39_fu_2514_p1 = grp_fu_3192_p3;
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23313:32: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3255_p3' generates 10 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23313 | assign sext_ln840_3_fu_2377_p1 = grp_fu_3255_p3;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23315:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3058_p3' generates 9 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23315 | assign sext_ln840_40_fu_2328_p1 = grp_fu_3058_p3;
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23317:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3147_p3' generates 9 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23317 | assign sext_ln840_41_fu_2331_p1 = grp_fu_3147_p3;
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23319:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23319 | assign sext_ln840_42_fu_2517_p1 = $signed(add_ln840_45_reg_4268);
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23321:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23321 | assign sext_ln840_43_fu_2526_p1 = $signed(add_ln840_46_fu_2520_p2);
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23323:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23323 | assign sext_ln840_44_fu_2536_p1 = $signed(add_ln840_47_fu_2530_p2);
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23325:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3246_p3' generates 10 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23325 | assign sext_ln840_5_fu_2386_p1 = grp_fu_3246_p3;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23327:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3228_p3' generates 10 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23327 | assign sext_ln840_7_fu_2389_p1 = grp_fu_3228_p3;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23329:32: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23329 | assign sext_ln840_8_fu_2398_p1 = $signed(add_ln840_9_fu_2392_p2);
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23365:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2562_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23365 | assign zext_ln215_fu_2568_p1 = result_V_fu_2562_p2;
[2025-06-27 18:06:57,340]       |                              ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23367:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_2782_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23367 | assign zext_ln218_10_fu_2788_p1 = xor_ln1039_10_fu_2782_p2;
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23369:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_2802_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23369 | assign zext_ln218_11_fu_2808_p1 = xor_ln1039_11_fu_2802_p2;
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23371:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_2822_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23371 | assign zext_ln218_12_fu_2828_p1 = xor_ln1039_12_fu_2822_p2;
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23373:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2602_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23373 | assign zext_ln218_1_fu_2608_p1 = xor_ln1039_1_fu_2602_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23375:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_2622_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23375 | assign zext_ln218_2_fu_2628_p1 = xor_ln1039_2_fu_2622_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23377:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_2642_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23377 | assign zext_ln218_3_fu_2648_p1 = xor_ln1039_3_fu_2642_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23379:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_2662_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23379 | assign zext_ln218_4_fu_2668_p1 = xor_ln1039_4_fu_2662_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23381:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_2682_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23381 | assign zext_ln218_5_fu_2688_p1 = xor_ln1039_5_fu_2682_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23383:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_2702_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23383 | assign zext_ln218_6_fu_2708_p1 = xor_ln1039_6_fu_2702_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23385:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_2722_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23385 | assign zext_ln218_7_fu_2728_p1 = xor_ln1039_7_fu_2722_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23387:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_2742_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23387 | assign zext_ln218_8_fu_2748_p1 = xor_ln1039_8_fu_2742_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23389:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_2762_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23389 | assign zext_ln218_9_fu_2768_p1 = xor_ln1039_9_fu_2762_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23391:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2582_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23391 | assign zext_ln218_fu_2588_p1 = xor_ln1039_fu_2582_p2;
[2025-06-27 18:06:57,340]       |                              ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23393:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_2954_p2' generates 3 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23393 | assign zext_ln840_10_fu_2960_p1 = add_ln840_61_fu_2954_p2;
[2025-06-27 18:06:57,340]       |                                 ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23395:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_2858_p2' generates 2 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23395 | assign zext_ln840_1_fu_2864_p1 = add_ln840_51_fu_2858_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23397:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_2868_p2' generates 2 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23397 | assign zext_ln840_2_fu_2874_p1 = add_ln840_52_fu_2868_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23399:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_2878_p2' generates 2 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23399 | assign zext_ln840_3_fu_2884_p1 = add_ln840_53_fu_2878_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23401:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_2894_p2' generates 3 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23401 | assign zext_ln840_4_fu_2900_p1 = add_ln840_55_fu_2894_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23403:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_56_fu_2904_p2' generates 2 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23403 | assign zext_ln840_5_fu_2910_p1 = add_ln840_56_fu_2904_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23405:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_2914_p2' generates 2 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23405 | assign zext_ln840_6_fu_2920_p1 = add_ln840_57_fu_2914_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23407:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_2924_p2' generates 3 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23407 | assign zext_ln840_7_fu_2930_p1 = add_ln840_58_fu_2924_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23409:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_2934_p2' generates 2 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23409 | assign zext_ln840_8_fu_2940_p1 = add_ln840_59_fu_2934_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23411:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_2944_p2' generates 2 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23411 | assign zext_ln840_9_fu_2950_p1 = add_ln840_60_fu_2944_p2;
[2025-06-27 18:06:57,340]       |                                ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23413:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_2842_p2' generates 1 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-06-27 18:06:57,340] 23413 | assign zext_ln840_fu_2848_p1 = xor_ln1039_13_fu_2842_p2;
[2025-06-27 18:06:57,340]       |                              ^
[2025-06-27 18:06:57,340] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16120:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,340]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,340] 16120 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:57,340]       |  ^
[2025-06-27 18:06:57,340] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16121:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,340]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,340] 16121 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:57,340]       |  ^
[2025-06-27 18:06:57,340] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16122:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,340]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,340] 16122 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,340]       |  ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16366:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,340] 16366 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:57,340]       |                             ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16390:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,340] 16390 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:57,340]       |                             ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16421:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,340] 16421 | assign buf_V_1_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:57,340]       |                         ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16425:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:57,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,340] 16425 | assign buf_V_2_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:57,340]       |                         ^
[2025-06-27 18:06:57,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16429:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,341] 16429 | assign buf_V_3_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:57,341]       |                         ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16433:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,341] 16433 | assign buf_V_4_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:57,341]       |                         ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16437:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,341] 16437 | assign buf_V_5_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:57,341]       |                         ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16441:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_167_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,341] 16441 | assign buf_V_address0 = outpix_cast_fu_167_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:16451:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 4 bits.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-27 18:06:57,341] 16451 | assign outpix_cast_fu_167_p1 = ap_sig_allocacmp_outpix_1;
[2025-06-27 18:06:57,341]       |                              ^
[2025-06-27 18:06:57,341] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9616:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341]  9616 | #0 ap_CS_fsm = 1'd1;
[2025-06-27 18:06:57,341]       |  ^
[2025-06-27 18:06:57,341] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9617:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341]  9617 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,341]       |  ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9939:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341]  9939 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9956:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341]  9956 | assign buf_V_1_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:57,341]       |                         ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9960:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341]  9960 | assign buf_V_2_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:57,341]       |                         ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9964:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341]  9964 | assign buf_V_3_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:57,341]       |                         ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9968:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341]  9968 | assign buf_V_4_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:57,341]       |                         ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9972:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341]  9972 | assign buf_V_5_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:57,341]       |                         ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9976:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341]  9976 | assign buf_V_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:10022:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 4 bits.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-27 18:06:57,341] 10022 | assign zext_ln156_cast_fu_242_p1 = zext_ln156;
[2025-06-27 18:06:57,341]       |                                  ^
[2025-06-27 18:06:57,341] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:3993:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  3993 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-27 18:06:57,341]       |  ^
[2025-06-27 18:06:57,341] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:3994:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  3994 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-27 18:06:57,341]       |  ^
[2025-06-27 18:06:57,341] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:3995:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  3995 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-27 18:06:57,341]       |  ^
[2025-06-27 18:06:57,341] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:3996:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  3996 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-27 18:06:57,341]       |  ^
[2025-06-27 18:06:57,341] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:3997:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  3997 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-27 18:06:57,341]       |  ^
[2025-06-27 18:06:57,341] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:3998:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  3998 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-27 18:06:57,341]       |  ^
[2025-06-27 18:06:57,341] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:3999:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  3999 | #0 ap_done_reg = 1'b0;
[2025-06-27 18:06:57,341]       |  ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:7696:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  7696 |             ap_NS_iter0_fsm = 'bx;
[2025-06-27 18:06:57,341]       |                             ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:7720:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  7720 |             ap_NS_iter1_fsm = 'bx;
[2025-06-27 18:06:57,341]       |                             ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:7744:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  7744 |             ap_NS_iter2_fsm = 'bx;
[2025-06-27 18:06:57,341]       |                             ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:7768:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  7768 |             ap_NS_iter3_fsm = 'bx;
[2025-06-27 18:06:57,341]       |                             ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:7792:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  7792 |             ap_NS_iter4_fsm = 'bx;
[2025-06-27 18:06:57,341]       |                             ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:7816:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  7816 |             ap_NS_iter5_fsm = 'bx;
[2025-06-27 18:06:57,341]       |                             ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8127:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8127 | assign grp_fu_5884_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8129:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8129 | assign grp_fu_5892_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8131:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8131 | assign grp_fu_5900_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8133:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8133 | assign grp_fu_5908_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8135:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8135 | assign grp_fu_5916_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8137:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8137 | assign grp_fu_5924_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8139:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8139 | assign grp_fu_5932_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8141:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8141 | assign grp_fu_5940_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8143:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8143 | assign grp_fu_5948_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8145:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8145 | assign grp_fu_5956_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8147:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8147 | assign grp_fu_5964_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8149:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8149 | assign grp_fu_5972_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8151:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8151 | assign grp_fu_5980_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8153:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8153 | assign grp_fu_5988_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8155:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8155 | assign grp_fu_5996_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8157:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8157 | assign grp_fu_6004_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8159:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8159 | assign grp_fu_6012_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8161:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8161 | assign grp_fu_6020_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8163:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8163 | assign grp_fu_6028_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8165:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:57,341]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,341]  8165 | assign grp_fu_6036_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:57,341]       |                       ^
[2025-06-27 18:06:57,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8167:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8167 | assign grp_fu_6044_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8169:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8169 | assign grp_fu_6052_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8171:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8171 | assign grp_fu_6060_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8173:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8173 | assign grp_fu_6068_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8175:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8175 | assign grp_fu_6076_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8177:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8177 | assign grp_fu_6084_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8179:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8179 | assign grp_fu_6092_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8181:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8181 | assign grp_fu_6100_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8183:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8183 | assign grp_fu_6108_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8185:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8185 | assign grp_fu_6116_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8187:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8187 | assign grp_fu_6124_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8189:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8189 | assign grp_fu_6132_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8191:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8191 | assign grp_fu_6140_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8193:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8193 | assign grp_fu_6148_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8195:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8195 | assign grp_fu_6156_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8197:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2615_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8197 | assign grp_fu_6164_p0 = sext_ln1494_fu_2615_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8199:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2621_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8199 | assign grp_fu_6172_p0 = sext_ln1494_4_fu_2621_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8201:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2627_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8201 | assign grp_fu_6180_p0 = sext_ln1494_7_fu_2627_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8203:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2633_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8203 | assign grp_fu_6188_p0 = sext_ln1494_13_fu_2633_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8205:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2639_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8205 | assign grp_fu_6196_p0 = sext_ln1494_16_fu_2639_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8207:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2645_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8207 | assign grp_fu_6204_p0 = sext_ln1494_19_fu_2645_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8209:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2651_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8209 | assign grp_fu_6212_p0 = sext_ln1494_21_fu_2651_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8211:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8211 | assign grp_fu_6220_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8213:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8213 | assign grp_fu_6229_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8215:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8215 | assign grp_fu_6238_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8217:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8217 | assign grp_fu_6247_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8219:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8219 | assign grp_fu_6256_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8221:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8221 | assign grp_fu_6265_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8223:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8223 | assign grp_fu_6274_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8225:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8225 | assign grp_fu_6283_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8227:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8227 | assign grp_fu_6292_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8229:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8229 | assign grp_fu_6301_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8231:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8231 | assign grp_fu_6310_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8233:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8233 | assign grp_fu_6319_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8235:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8235 | assign grp_fu_6328_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8237:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8237 | assign grp_fu_6337_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8239:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8239 | assign grp_fu_6346_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8241:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8241 | assign grp_fu_6355_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8243:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8243 | assign grp_fu_6364_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8245:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8245 | assign grp_fu_6373_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8247:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8247 | assign grp_fu_6382_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8249:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8249 | assign grp_fu_6391_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8251:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8251 | assign grp_fu_6400_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8253:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8253 | assign grp_fu_6409_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8255:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8255 | assign grp_fu_6418_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8257:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8257 | assign grp_fu_6427_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8259:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8259 | assign grp_fu_6436_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8261:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:57,342]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,342]  8261 | assign grp_fu_6445_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:57,342]       |                       ^
[2025-06-27 18:06:57,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8263:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8263 | assign grp_fu_6454_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8265:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8265 | assign grp_fu_6463_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8267:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8267 | assign grp_fu_6472_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8269:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8269 | assign grp_fu_6481_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8271:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8271 | assign grp_fu_6490_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8273:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8273 | assign grp_fu_6499_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8275:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8275 | assign grp_fu_6508_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8277:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8277 | assign grp_fu_6517_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8279:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8279 | assign grp_fu_6526_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8281:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8281 | assign grp_fu_6535_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8283:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8283 | assign grp_fu_6544_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8285:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8285 | assign grp_fu_6553_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8287:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8287 | assign grp_fu_6562_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8289:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8289 | assign grp_fu_6571_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8291:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8291 | assign grp_fu_6580_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8293:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8293 | assign grp_fu_6589_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8295:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8295 | assign grp_fu_6598_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8297:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8297 | assign grp_fu_6607_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8299:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8299 | assign grp_fu_6616_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8301:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2762_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8301 | assign grp_fu_6625_p0 = sext_ln1494_1_fu_2762_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8303:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2768_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8303 | assign grp_fu_6634_p0 = sext_ln1494_3_fu_2768_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8305:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2774_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8305 | assign grp_fu_6643_p0 = sext_ln1494_6_fu_2774_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8307:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2780_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8307 | assign grp_fu_6652_p0 = sext_ln1494_11_fu_2780_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8309:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2786_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8309 | assign grp_fu_6661_p0 = sext_ln1494_12_fu_2786_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8311:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2792_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8311 | assign grp_fu_6670_p0 = sext_ln1494_15_fu_2792_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8313:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2798_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8313 | assign grp_fu_6679_p0 = sext_ln1494_18_fu_2798_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8315:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2804_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8315 | assign grp_fu_6688_p0 = sext_ln1494_22_fu_2804_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8317:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2810_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8317 | assign grp_fu_6697_p0 = sext_ln1494_24_fu_2810_p1;
[2025-06-27 18:06:57,343]       |                       ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8521:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8521 | assign ret_V_102_fu_3336_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8523:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8523 | assign ret_V_105_fu_3349_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8525:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8525 | assign ret_V_108_fu_3362_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8527:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8527 | assign ret_V_109_fu_3628_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8529:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8529 | assign ret_V_10_fu_3537_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:57,343]       |                            ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8531:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8531 | assign ret_V_110_fu_3641_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8533:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8533 | assign ret_V_114_fu_3375_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8535:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8535 | assign ret_V_117_fu_3388_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8537:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8537 | assign ret_V_120_fu_3401_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8539:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8539 | assign ret_V_123_fu_3414_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8541:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8541 | assign ret_V_127_fu_3427_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8543:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8543 | assign ret_V_130_fu_3440_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8545:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8545 | assign ret_V_133_fu_3453_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8547:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8547 | assign ret_V_134_fu_3654_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8549:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8549 | assign ret_V_135_fu_3667_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8551:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8551 | assign ret_V_139_fu_3466_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8553:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8553 | assign ret_V_142_fu_3479_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8555:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8555 | assign ret_V_145_fu_3492_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8557:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8557 | assign ret_V_148_fu_3505_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:57,343]       |                             ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8559:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:57,343]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,343]  8559 | assign ret_V_14_fu_3002_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:57,343]       |                            ^
[2025-06-27 18:06:57,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8561:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8561 | assign ret_V_17_fu_3018_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8563:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8563 | assign ret_V_20_fu_3034_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8565:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8565 | assign ret_V_23_fu_3050_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8567:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8567 | assign ret_V_27_fu_3063_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8569:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8569 | assign ret_V_2_fu_2954_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:57,344]       |                           ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8571:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8571 | assign ret_V_30_fu_3076_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8573:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8573 | assign ret_V_33_fu_3089_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8575:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8575 | assign ret_V_34_fu_3550_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8577:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8577 | assign ret_V_35_fu_3563_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8579:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8579 | assign ret_V_39_fu_3102_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8581:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8581 | assign ret_V_42_fu_3115_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8583:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8583 | assign ret_V_45_fu_3128_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8585:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8585 | assign ret_V_48_fu_3141_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8587:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8587 | assign ret_V_52_fu_3154_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8589:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8589 | assign ret_V_55_fu_3167_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8591:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8591 | assign ret_V_58_fu_3180_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8593:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8593 | assign ret_V_59_fu_3576_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8595:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8595 | assign ret_V_5_fu_2970_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:57,344]       |                           ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8597:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8597 | assign ret_V_60_fu_3589_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8599:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8599 | assign ret_V_64_fu_3193_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8601:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8601 | assign ret_V_67_fu_3206_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8603:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8603 | assign ret_V_70_fu_3219_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8605:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8605 | assign ret_V_73_fu_3232_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8607:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2951_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8607 | assign ret_V_77_fu_3245_p0 = sext_ln1494_2_fu_2951_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8609:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2967_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8609 | assign ret_V_80_fu_3258_p0 = sext_ln1494_5_fu_2967_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8611:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8611 | assign ret_V_83_fu_3271_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8613:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8613 | assign ret_V_84_fu_3602_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8615:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3534_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8615 | assign ret_V_85_fu_3615_p0 = sext_ln1494_10_fu_3534_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8617:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2999_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8617 | assign ret_V_89_fu_3284_p0 = sext_ln1494_14_fu_2999_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8619:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2983_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8619 | assign ret_V_8_fu_2986_p0 = sext_ln1494_8_fu_2983_p1;
[2025-06-27 18:06:57,344]       |                           ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8621:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3015_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8621 | assign ret_V_92_fu_3297_p0 = sext_ln1494_17_fu_3015_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8623:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3031_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8623 | assign ret_V_95_fu_3310_p0 = sext_ln1494_20_fu_3031_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8625:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3047_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8625 | assign ret_V_98_fu_3323_p0 = sext_ln1494_23_fu_3047_p1;
[2025-06-27 18:06:57,344]       |                            ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8627:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3518_p1' generates 12 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8627 | assign ret_V_9_fu_3521_p0 = sext_ln1494_9_fu_3518_p1;
[2025-06-27 18:06:57,344]       |                           ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8629:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8629 | assign sext_ln1494_10_fu_3534_p1 = $signed(r_V_10_reg_6892_pp0_iter3_reg);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8631:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8631 | assign sext_ln1494_11_fu_2780_p1 = $signed(r_V_11_reg_6897_pp0_iter1_reg);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8633:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8633 | assign sext_ln1494_12_fu_2786_p1 = $signed(r_V_12_reg_6902_pp0_iter1_reg);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8635:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8635 | assign sext_ln1494_13_fu_2633_p1 = $signed(r_V_13_reg_6907);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8637:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8637 | assign sext_ln1494_14_fu_2999_p1 = $signed(r_V_14_reg_6912_pp0_iter2_reg);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8639:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8639 | assign sext_ln1494_15_fu_2792_p1 = $signed(r_V_15_reg_6917_pp0_iter1_reg);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8641:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8641 | assign sext_ln1494_16_fu_2639_p1 = $signed(r_V_16_reg_6922);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8643:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8643 | assign sext_ln1494_17_fu_3015_p1 = $signed(r_V_17_reg_6927_pp0_iter2_reg);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8645:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8645 | assign sext_ln1494_18_fu_2798_p1 = $signed(r_V_18_reg_6932_pp0_iter1_reg);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8647:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8647 | assign sext_ln1494_19_fu_2645_p1 = $signed(r_V_19_reg_6937);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8649:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8649 | assign sext_ln1494_1_fu_2762_p1 = $signed(r_V_1_reg_6847_pp0_iter1_reg);
[2025-06-27 18:06:57,344]       |                                 ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8651:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8651 | assign sext_ln1494_20_fu_3031_p1 = $signed(r_V_20_reg_6942_pp0_iter2_reg);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8653:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8653 | assign sext_ln1494_21_fu_2651_p1 = $signed(r_V_21_reg_6947);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8655:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,344]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,344]  8655 | assign sext_ln1494_22_fu_2804_p1 = $signed(r_V_22_reg_6952_pp0_iter1_reg);
[2025-06-27 18:06:57,344]       |                                  ^
[2025-06-27 18:06:57,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8657:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8657 | assign sext_ln1494_23_fu_3047_p1 = $signed(r_V_23_reg_6957_pp0_iter2_reg);
[2025-06-27 18:06:57,345]       |                                  ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8659:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8659 | assign sext_ln1494_24_fu_2810_p1 = $signed(r_V_24_reg_6962_pp0_iter1_reg);
[2025-06-27 18:06:57,345]       |                                  ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8661:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8661 | assign sext_ln1494_2_fu_2951_p1 = $signed(r_V_2_reg_6852_pp0_iter2_reg);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8663:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8663 | assign sext_ln1494_3_fu_2768_p1 = $signed(r_V_3_reg_6857_pp0_iter1_reg);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8665:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8665 | assign sext_ln1494_4_fu_2621_p1 = $signed(r_V_4_reg_6862);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8667:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8667 | assign sext_ln1494_5_fu_2967_p1 = $signed(r_V_5_reg_6867_pp0_iter2_reg);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8669:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8669 | assign sext_ln1494_6_fu_2774_p1 = $signed(r_V_6_reg_6872_pp0_iter1_reg);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8671:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8671 | assign sext_ln1494_7_fu_2627_p1 = $signed(r_V_7_reg_6877);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8673:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8673 | assign sext_ln1494_8_fu_2983_p1 = $signed(r_V_8_reg_6882_pp0_iter2_reg);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8675:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8675 | assign sext_ln1494_9_fu_3518_p1 = $signed(r_V_9_reg_6887_pp0_iter3_reg);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8677:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8677 | assign sext_ln1494_fu_2615_p1 = $signed(r_V_reg_6842);
[2025-06-27 18:06:57,345]       |                               ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8679:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6238_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8679 | assign sext_ln840_10_fu_3731_p1 = grp_fu_6238_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8681:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6247_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8681 | assign sext_ln840_11_fu_3734_p1 = grp_fu_6247_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8683:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6292_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8683 | assign sext_ln840_12_fu_3737_p1 = grp_fu_6292_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8685:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8685 | assign sext_ln840_13_fu_3752_p1 = $signed(add_ln840_21_fu_3746_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8687:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6364_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8687 | assign sext_ln840_15_fu_3768_p1 = grp_fu_6364_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8689:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6355_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8689 | assign sext_ln840_16_fu_3771_p1 = grp_fu_6355_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8691:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8691 | assign sext_ln840_17_fu_3780_p1 = $signed(add_ln840_28_fu_3774_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8693:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6337_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8693 | assign sext_ln840_18_fu_3784_p1 = grp_fu_6337_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8695:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6346_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8695 | assign sext_ln840_19_fu_3787_p1 = grp_fu_6346_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8697:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6283_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8697 | assign sext_ln840_1_fu_3677_p1 = grp_fu_6283_p3;
[2025-06-27 18:06:57,345]       |                                ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8699:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8699 | assign sext_ln840_20_fu_3796_p1 = $signed(add_ln840_33_fu_3790_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8701:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6301_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8701 | assign sext_ln840_21_fu_3806_p1 = grp_fu_6301_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8703:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6310_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8703 | assign sext_ln840_22_fu_3809_p1 = grp_fu_6310_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8705:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8705 | assign sext_ln840_23_fu_3818_p1 = $signed(add_ln840_39_fu_3812_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8707:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6319_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8707 | assign sext_ln840_24_fu_3822_p1 = grp_fu_6319_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8709:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6328_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8709 | assign sext_ln840_25_fu_3825_p1 = grp_fu_6328_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8711:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6373_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8711 | assign sext_ln840_26_fu_3828_p1 = grp_fu_6373_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8713:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8713 | assign sext_ln840_27_fu_3843_p1 = $signed(add_ln840_45_fu_3837_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8715:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6445_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8715 | assign sext_ln840_29_fu_3859_p1 = grp_fu_6445_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8717:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6274_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8717 | assign sext_ln840_2_fu_3680_p1 = grp_fu_6274_p3;
[2025-06-27 18:06:57,345]       |                                ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8719:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6436_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8719 | assign sext_ln840_30_fu_3862_p1 = grp_fu_6436_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8721:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8721 | assign sext_ln840_31_fu_3871_p1 = $signed(add_ln840_52_fu_3865_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8723:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6418_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8723 | assign sext_ln840_32_fu_3875_p1 = grp_fu_6418_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8725:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6427_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8725 | assign sext_ln840_33_fu_3878_p1 = grp_fu_6427_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8727:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8727 | assign sext_ln840_34_fu_3887_p1 = $signed(add_ln840_57_fu_3881_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8729:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6382_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8729 | assign sext_ln840_35_fu_3897_p1 = grp_fu_6382_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8731:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6391_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8731 | assign sext_ln840_36_fu_3900_p1 = grp_fu_6391_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8733:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8733 | assign sext_ln840_37_fu_3909_p1 = $signed(add_ln840_63_fu_3903_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8735:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6400_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8735 | assign sext_ln840_38_fu_3913_p1 = grp_fu_6400_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8737:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6409_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8737 | assign sext_ln840_39_fu_3916_p1 = grp_fu_6409_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8739:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8739 | assign sext_ln840_3_fu_3689_p1 = $signed(add_ln840_4_fu_3683_p2);
[2025-06-27 18:06:57,345]       |                                ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8741:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6454_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8741 | assign sext_ln840_40_fu_3919_p1 = grp_fu_6454_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8743:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8743 | assign sext_ln840_41_fu_3934_p1 = $signed(add_ln840_69_fu_3928_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8745:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6526_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8745 | assign sext_ln840_43_fu_3950_p1 = grp_fu_6526_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8747:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6517_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8747 | assign sext_ln840_44_fu_3953_p1 = grp_fu_6517_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8749:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8749 | assign sext_ln840_45_fu_3962_p1 = $signed(add_ln840_76_fu_3956_p2);
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8751:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6499_p3' generates 13 bits.
[2025-06-27 18:06:57,345]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,345]  8751 | assign sext_ln840_46_fu_3966_p1 = grp_fu_6499_p3;
[2025-06-27 18:06:57,345]       |                                 ^
[2025-06-27 18:06:57,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8753:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6508_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8753 | assign sext_ln840_47_fu_3969_p1 = grp_fu_6508_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8755:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8755 | assign sext_ln840_48_fu_3978_p1 = $signed(add_ln840_81_fu_3972_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8757:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6463_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8757 | assign sext_ln840_49_fu_3988_p1 = grp_fu_6463_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8759:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6256_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8759 | assign sext_ln840_4_fu_3693_p1 = grp_fu_6256_p3;
[2025-06-27 18:06:57,346]       |                                ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8761:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6472_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8761 | assign sext_ln840_50_fu_3991_p1 = grp_fu_6472_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8763:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8763 | assign sext_ln840_51_fu_4000_p1 = $signed(add_ln840_87_fu_3994_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8765:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6481_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8765 | assign sext_ln840_52_fu_4004_p1 = grp_fu_6481_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8767:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6490_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8767 | assign sext_ln840_53_fu_4007_p1 = grp_fu_6490_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8769:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6535_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8769 | assign sext_ln840_54_fu_4010_p1 = grp_fu_6535_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8771:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8771 | assign sext_ln840_55_fu_4025_p1 = $signed(add_ln840_93_fu_4019_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8773:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6607_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8773 | assign sext_ln840_57_fu_4041_p1 = grp_fu_6607_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8775:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6598_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8775 | assign sext_ln840_58_fu_4044_p1 = grp_fu_6598_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8777:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8777 | assign sext_ln840_59_fu_4053_p1 = $signed(add_ln840_100_fu_4047_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8779:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6265_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8779 | assign sext_ln840_5_fu_3696_p1 = grp_fu_6265_p3;
[2025-06-27 18:06:57,346]       |                                ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8781:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6580_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8781 | assign sext_ln840_60_fu_4057_p1 = grp_fu_6580_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8783:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6589_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8783 | assign sext_ln840_61_fu_4060_p1 = grp_fu_6589_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8785:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8785 | assign sext_ln840_62_fu_4069_p1 = $signed(add_ln840_105_fu_4063_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8787:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6544_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8787 | assign sext_ln840_63_fu_4079_p1 = grp_fu_6544_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8789:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6553_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8789 | assign sext_ln840_64_fu_4082_p1 = grp_fu_6553_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8791:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8791 | assign sext_ln840_65_fu_4091_p1 = $signed(add_ln840_111_fu_4085_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8793:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6562_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8793 | assign sext_ln840_66_fu_4095_p1 = grp_fu_6562_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8795:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6571_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8795 | assign sext_ln840_67_fu_4098_p1 = grp_fu_6571_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8797:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6616_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8797 | assign sext_ln840_68_fu_4101_p1 = grp_fu_6616_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8799:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8799 | assign sext_ln840_69_fu_4116_p1 = $signed(add_ln840_117_fu_4110_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8801:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8801 | assign sext_ln840_6_fu_3705_p1 = $signed(add_ln840_9_fu_3699_p2);
[2025-06-27 18:06:57,346]       |                                ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8803:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6688_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8803 | assign sext_ln840_71_fu_4132_p1 = grp_fu_6688_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8805:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6679_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8805 | assign sext_ln840_72_fu_4135_p1 = grp_fu_6679_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8807:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8807 | assign sext_ln840_73_fu_4144_p1 = $signed(add_ln840_124_fu_4138_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8809:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6661_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8809 | assign sext_ln840_74_fu_4148_p1 = grp_fu_6661_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8811:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6670_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8811 | assign sext_ln840_75_fu_4151_p1 = grp_fu_6670_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8813:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8813 | assign sext_ln840_76_fu_4160_p1 = $signed(add_ln840_129_fu_4154_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8815:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6625_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8815 | assign sext_ln840_77_fu_4170_p1 = grp_fu_6625_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8817:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6634_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8817 | assign sext_ln840_78_fu_4173_p1 = grp_fu_6634_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8819:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8819 | assign sext_ln840_79_fu_4182_p1 = $signed(add_ln840_135_fu_4176_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8821:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6220_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8821 | assign sext_ln840_7_fu_3715_p1 = grp_fu_6220_p3;
[2025-06-27 18:06:57,346]       |                                ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8823:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6643_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8823 | assign sext_ln840_80_fu_4186_p1 = grp_fu_6643_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8825:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6652_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8825 | assign sext_ln840_81_fu_4189_p1 = grp_fu_6652_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8827:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6697_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8827 | assign sext_ln840_82_fu_4192_p1 = grp_fu_6697_p3;
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8829:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8829 | assign sext_ln840_83_fu_4207_p1 = $signed(add_ln840_141_fu_4201_p2);
[2025-06-27 18:06:57,346]       |                                 ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8831:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6229_p3' generates 13 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8831 | assign sext_ln840_8_fu_3718_p1 = grp_fu_6229_p3;
[2025-06-27 18:06:57,346]       |                                ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8833:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8833 | assign sext_ln840_9_fu_3727_p1 = $signed(add_ln840_15_fu_3721_p2);
[2025-06-27 18:06:57,346]       |                                ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8835:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_10_fu_4333_p2' generates 1 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8835 | assign zext_ln1039_10_fu_4339_p1 = icmp_ln1039_10_fu_4333_p2;
[2025-06-27 18:06:57,346]       |                                  ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8837:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_11_fu_4343_p2' generates 1 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8837 | assign zext_ln1039_11_fu_4349_p1 = icmp_ln1039_11_fu_4343_p2;
[2025-06-27 18:06:57,346]       |                                  ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8839:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_12_fu_4353_p2' generates 1 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8839 | assign zext_ln1039_12_fu_4359_p1 = icmp_ln1039_12_fu_4353_p2;
[2025-06-27 18:06:57,346]       |                                  ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8841:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_15_fu_4507_p2' generates 1 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8841 | assign zext_ln1039_13_fu_4513_p1 = icmp_ln1039_15_fu_4507_p2;
[2025-06-27 18:06:57,346]       |                                  ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8843:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_16_fu_4517_p2' generates 1 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8843 | assign zext_ln1039_14_fu_4523_p1 = icmp_ln1039_16_fu_4517_p2;
[2025-06-27 18:06:57,346]       |                                  ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8845:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_17_fu_4527_p2' generates 1 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8845 | assign zext_ln1039_15_fu_4533_p1 = icmp_ln1039_17_fu_4527_p2;
[2025-06-27 18:06:57,346]       |                                  ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8847:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_18_fu_4537_p2' generates 1 bits.
[2025-06-27 18:06:57,346]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,346]  8847 | assign zext_ln1039_16_fu_4543_p1 = icmp_ln1039_18_fu_4537_p2;
[2025-06-27 18:06:57,346]       |                                  ^
[2025-06-27 18:06:57,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8849:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_19_fu_4547_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8849 | assign zext_ln1039_17_fu_4553_p1 = icmp_ln1039_19_fu_4547_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8851:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_20_fu_4557_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8851 | assign zext_ln1039_18_fu_4563_p1 = icmp_ln1039_20_fu_4557_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8853:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_21_fu_4567_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8853 | assign zext_ln1039_19_fu_4573_p1 = icmp_ln1039_21_fu_4567_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8855:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_1_fu_4243_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8855 | assign zext_ln1039_1_fu_4249_p1 = icmp_ln1039_1_fu_4243_p2;
[2025-06-27 18:06:57,347]       |                                 ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8857:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_22_fu_4577_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8857 | assign zext_ln1039_20_fu_4583_p1 = icmp_ln1039_22_fu_4577_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8859:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_23_fu_4587_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8859 | assign zext_ln1039_21_fu_4593_p1 = icmp_ln1039_23_fu_4587_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8861:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_24_fu_4597_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8861 | assign zext_ln1039_22_fu_4603_p1 = icmp_ln1039_24_fu_4597_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8863:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_25_fu_4607_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8863 | assign zext_ln1039_23_fu_4613_p1 = icmp_ln1039_25_fu_4607_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8865:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_26_fu_4617_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8865 | assign zext_ln1039_24_fu_4623_p1 = icmp_ln1039_26_fu_4617_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8867:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_27_fu_4627_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8867 | assign zext_ln1039_25_fu_4633_p1 = icmp_ln1039_27_fu_4627_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8869:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_30_fu_4781_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8869 | assign zext_ln1039_26_fu_4787_p1 = icmp_ln1039_30_fu_4781_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8871:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_31_fu_4791_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8871 | assign zext_ln1039_27_fu_4797_p1 = icmp_ln1039_31_fu_4791_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8873:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_32_fu_4801_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8873 | assign zext_ln1039_28_fu_4807_p1 = icmp_ln1039_32_fu_4801_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8875:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_33_fu_4811_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8875 | assign zext_ln1039_29_fu_4817_p1 = icmp_ln1039_33_fu_4811_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8877:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_2_fu_4253_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8877 | assign zext_ln1039_2_fu_4259_p1 = icmp_ln1039_2_fu_4253_p2;
[2025-06-27 18:06:57,347]       |                                 ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8879:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_34_fu_4821_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8879 | assign zext_ln1039_30_fu_4827_p1 = icmp_ln1039_34_fu_4821_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8881:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_35_fu_4831_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8881 | assign zext_ln1039_31_fu_4837_p1 = icmp_ln1039_35_fu_4831_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8883:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_36_fu_4841_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8883 | assign zext_ln1039_32_fu_4847_p1 = icmp_ln1039_36_fu_4841_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8885:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_37_fu_4851_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8885 | assign zext_ln1039_33_fu_4857_p1 = icmp_ln1039_37_fu_4851_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8887:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_38_fu_4861_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8887 | assign zext_ln1039_34_fu_4867_p1 = icmp_ln1039_38_fu_4861_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8889:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_39_fu_4871_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8889 | assign zext_ln1039_35_fu_4877_p1 = icmp_ln1039_39_fu_4871_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8891:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_40_fu_4881_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8891 | assign zext_ln1039_36_fu_4887_p1 = icmp_ln1039_40_fu_4881_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8893:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_41_fu_4891_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8893 | assign zext_ln1039_37_fu_4897_p1 = icmp_ln1039_41_fu_4891_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8895:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_42_fu_4901_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8895 | assign zext_ln1039_38_fu_4907_p1 = icmp_ln1039_42_fu_4901_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8897:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_45_fu_5055_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8897 | assign zext_ln1039_39_fu_5061_p1 = icmp_ln1039_45_fu_5055_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8899:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_3_fu_4263_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8899 | assign zext_ln1039_3_fu_4269_p1 = icmp_ln1039_3_fu_4263_p2;
[2025-06-27 18:06:57,347]       |                                 ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8901:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_46_fu_5065_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8901 | assign zext_ln1039_40_fu_5071_p1 = icmp_ln1039_46_fu_5065_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8903:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_47_fu_5075_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8903 | assign zext_ln1039_41_fu_5081_p1 = icmp_ln1039_47_fu_5075_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8905:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_48_fu_5085_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8905 | assign zext_ln1039_42_fu_5091_p1 = icmp_ln1039_48_fu_5085_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8907:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_49_fu_5095_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8907 | assign zext_ln1039_43_fu_5101_p1 = icmp_ln1039_49_fu_5095_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8909:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_50_fu_5105_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8909 | assign zext_ln1039_44_fu_5111_p1 = icmp_ln1039_50_fu_5105_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8911:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_51_fu_5115_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8911 | assign zext_ln1039_45_fu_5121_p1 = icmp_ln1039_51_fu_5115_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8913:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_52_fu_5125_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8913 | assign zext_ln1039_46_fu_5131_p1 = icmp_ln1039_52_fu_5125_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8915:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_53_fu_5135_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8915 | assign zext_ln1039_47_fu_5141_p1 = icmp_ln1039_53_fu_5135_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8917:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_54_fu_5145_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8917 | assign zext_ln1039_48_fu_5151_p1 = icmp_ln1039_54_fu_5145_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8919:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_55_fu_5155_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8919 | assign zext_ln1039_49_fu_5161_p1 = icmp_ln1039_55_fu_5155_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8921:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_4_fu_4273_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8921 | assign zext_ln1039_4_fu_4279_p1 = icmp_ln1039_4_fu_4273_p2;
[2025-06-27 18:06:57,347]       |                                 ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8923:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_56_fu_5165_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8923 | assign zext_ln1039_50_fu_5171_p1 = icmp_ln1039_56_fu_5165_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8925:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_57_fu_5175_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8925 | assign zext_ln1039_51_fu_5181_p1 = icmp_ln1039_57_fu_5175_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8927:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_60_fu_5329_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8927 | assign zext_ln1039_52_fu_5335_p1 = icmp_ln1039_60_fu_5329_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8929:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_61_fu_5339_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8929 | assign zext_ln1039_53_fu_5345_p1 = icmp_ln1039_61_fu_5339_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8931:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_62_fu_5349_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8931 | assign zext_ln1039_54_fu_5355_p1 = icmp_ln1039_62_fu_5349_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8933:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_63_fu_5359_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8933 | assign zext_ln1039_55_fu_5365_p1 = icmp_ln1039_63_fu_5359_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8935:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_64_fu_5369_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8935 | assign zext_ln1039_56_fu_5375_p1 = icmp_ln1039_64_fu_5369_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8937:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_65_fu_5379_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8937 | assign zext_ln1039_57_fu_5385_p1 = icmp_ln1039_65_fu_5379_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8939:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_66_fu_5389_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8939 | assign zext_ln1039_58_fu_5395_p1 = icmp_ln1039_66_fu_5389_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8941:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_67_fu_5399_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8941 | assign zext_ln1039_59_fu_5405_p1 = icmp_ln1039_67_fu_5399_p2;
[2025-06-27 18:06:57,347]       |                                  ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8943:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_5_fu_4283_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,347]  8943 | assign zext_ln1039_5_fu_4289_p1 = icmp_ln1039_5_fu_4283_p2;
[2025-06-27 18:06:57,347]       |                                 ^
[2025-06-27 18:06:57,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8945:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_68_fu_5409_p2' generates 1 bits.
[2025-06-27 18:06:57,347]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8945 | assign zext_ln1039_60_fu_5415_p1 = icmp_ln1039_68_fu_5409_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8947:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_69_fu_5419_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8947 | assign zext_ln1039_61_fu_5425_p1 = icmp_ln1039_69_fu_5419_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8949:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_70_fu_5429_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8949 | assign zext_ln1039_62_fu_5435_p1 = icmp_ln1039_70_fu_5429_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8951:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_71_fu_5439_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8951 | assign zext_ln1039_63_fu_5445_p1 = icmp_ln1039_71_fu_5439_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8953:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_72_fu_5449_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8953 | assign zext_ln1039_64_fu_5455_p1 = icmp_ln1039_72_fu_5449_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8955:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_75_fu_5603_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8955 | assign zext_ln1039_65_fu_5609_p1 = icmp_ln1039_75_fu_5603_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8957:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_76_fu_5613_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8957 | assign zext_ln1039_66_fu_5619_p1 = icmp_ln1039_76_fu_5613_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8959:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_77_fu_5623_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8959 | assign zext_ln1039_67_fu_5629_p1 = icmp_ln1039_77_fu_5623_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8961:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_78_fu_5633_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8961 | assign zext_ln1039_68_fu_5639_p1 = icmp_ln1039_78_fu_5633_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8963:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_79_fu_5643_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8963 | assign zext_ln1039_69_fu_5649_p1 = icmp_ln1039_79_fu_5643_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8965:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_6_fu_4293_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8965 | assign zext_ln1039_6_fu_4299_p1 = icmp_ln1039_6_fu_4293_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8967:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_80_fu_5653_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8967 | assign zext_ln1039_70_fu_5659_p1 = icmp_ln1039_80_fu_5653_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8969:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_81_fu_5663_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8969 | assign zext_ln1039_71_fu_5669_p1 = icmp_ln1039_81_fu_5663_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8971:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_82_fu_5673_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8971 | assign zext_ln1039_72_fu_5679_p1 = icmp_ln1039_82_fu_5673_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8973:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_83_fu_5683_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8973 | assign zext_ln1039_73_fu_5689_p1 = icmp_ln1039_83_fu_5683_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8975:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_84_fu_5693_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8975 | assign zext_ln1039_74_fu_5699_p1 = icmp_ln1039_84_fu_5693_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8977:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_85_fu_5703_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8977 | assign zext_ln1039_75_fu_5709_p1 = icmp_ln1039_85_fu_5703_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8979:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_86_fu_5713_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8979 | assign zext_ln1039_76_fu_5719_p1 = icmp_ln1039_86_fu_5713_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8981:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_87_fu_5723_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8981 | assign zext_ln1039_77_fu_5729_p1 = icmp_ln1039_87_fu_5723_p2;
[2025-06-27 18:06:57,348]       |                                  ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8983:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_7_fu_4303_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8983 | assign zext_ln1039_7_fu_4309_p1 = icmp_ln1039_7_fu_4303_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8985:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_8_fu_4313_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8985 | assign zext_ln1039_8_fu_4319_p1 = icmp_ln1039_8_fu_4313_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8987:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_9_fu_4323_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8987 | assign zext_ln1039_9_fu_4329_p1 = icmp_ln1039_9_fu_4323_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8989:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_fu_4233_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8989 | assign zext_ln1039_fu_4239_p1 = icmp_ln1039_fu_4233_p2;
[2025-06-27 18:06:57,348]       |                               ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8991:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_4497_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8991 | assign zext_ln215_1_fu_4503_p1 = result_V_2_fu_4497_p2;
[2025-06-27 18:06:57,348]       |                                ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8993:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_4771_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8993 | assign zext_ln215_2_fu_4777_p1 = result_V_4_fu_4771_p2;
[2025-06-27 18:06:57,348]       |                                ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8995:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_5045_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8995 | assign zext_ln215_3_fu_5051_p1 = result_V_6_fu_5045_p2;
[2025-06-27 18:06:57,348]       |                                ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8997:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_5319_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8997 | assign zext_ln215_4_fu_5325_p1 = result_V_8_fu_5319_p2;
[2025-06-27 18:06:57,348]       |                                ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:8999:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_5593_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  8999 | assign zext_ln215_5_fu_5599_p1 = result_V_10_fu_5593_p2;
[2025-06-27 18:06:57,348]       |                                ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9001:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_4223_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9001 | assign zext_ln215_fu_4229_p1 = result_V_fu_4223_p2;
[2025-06-27 18:06:57,348]       |                              ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9003:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_fu_4475_p2' generates 3 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9003 | assign zext_ln840_10_fu_4481_p1 = add_ln840_155_fu_4475_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9005:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_28_fu_4637_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9005 | assign zext_ln840_11_fu_4643_p1 = icmp_ln1039_28_fu_4637_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9007:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_fu_4653_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9007 | assign zext_ln840_12_fu_4659_p1 = add_ln840_159_fu_4653_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9009:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_fu_4663_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9009 | assign zext_ln840_13_fu_4669_p1 = add_ln840_160_fu_4663_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9011:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_fu_4673_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9011 | assign zext_ln840_14_fu_4679_p1 = add_ln840_161_fu_4673_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9013:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_163_fu_4689_p2' generates 3 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9013 | assign zext_ln840_15_fu_4695_p1 = add_ln840_163_fu_4689_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9015:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_fu_4699_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9015 | assign zext_ln840_16_fu_4705_p1 = add_ln840_164_fu_4699_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9017:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_fu_4709_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9017 | assign zext_ln840_17_fu_4715_p1 = add_ln840_165_fu_4709_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9019:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_fu_4719_p2' generates 3 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9019 | assign zext_ln840_18_fu_4725_p1 = add_ln840_166_fu_4719_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9021:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_167_fu_4729_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9021 | assign zext_ln840_19_fu_4735_p1 = add_ln840_167_fu_4729_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9023:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_145_fu_4379_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9023 | assign zext_ln840_1_fu_4385_p1 = add_ln840_145_fu_4379_p2;
[2025-06-27 18:06:57,348]       |                                ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9025:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_4739_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9025 | assign zext_ln840_20_fu_4745_p1 = add_ln840_168_fu_4739_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9027:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_fu_4749_p2' generates 3 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9027 | assign zext_ln840_21_fu_4755_p1 = add_ln840_169_fu_4749_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9029:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_43_fu_4911_p2' generates 1 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9029 | assign zext_ln840_22_fu_4917_p1 = icmp_ln1039_43_fu_4911_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9031:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_173_fu_4927_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9031 | assign zext_ln840_23_fu_4933_p1 = add_ln840_173_fu_4927_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9033:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_fu_4937_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9033 | assign zext_ln840_24_fu_4943_p1 = add_ln840_174_fu_4937_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9035:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_175_fu_4947_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9035 | assign zext_ln840_25_fu_4953_p1 = add_ln840_175_fu_4947_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9037:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_fu_4963_p2' generates 3 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9037 | assign zext_ln840_26_fu_4969_p1 = add_ln840_177_fu_4963_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9039:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_fu_4973_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,348]  9039 | assign zext_ln840_27_fu_4979_p1 = add_ln840_178_fu_4973_p2;
[2025-06-27 18:06:57,348]       |                                 ^
[2025-06-27 18:06:57,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9041:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_fu_4983_p2' generates 2 bits.
[2025-06-27 18:06:57,348]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9041 | assign zext_ln840_28_fu_4989_p1 = add_ln840_179_fu_4983_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9043:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_180_fu_4993_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9043 | assign zext_ln840_29_fu_4999_p1 = add_ln840_180_fu_4993_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9045:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_146_fu_4389_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9045 | assign zext_ln840_2_fu_4395_p1 = add_ln840_146_fu_4389_p2;
[2025-06-27 18:06:57,349]       |                                ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9047:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_5003_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9047 | assign zext_ln840_30_fu_5009_p1 = add_ln840_181_fu_5003_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9049:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_182_fu_5013_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9049 | assign zext_ln840_31_fu_5019_p1 = add_ln840_182_fu_5013_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9051:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_fu_5023_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9051 | assign zext_ln840_32_fu_5029_p1 = add_ln840_183_fu_5023_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9053:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_58_fu_5185_p2' generates 1 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9053 | assign zext_ln840_33_fu_5191_p1 = icmp_ln1039_58_fu_5185_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9055:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_187_fu_5201_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9055 | assign zext_ln840_34_fu_5207_p1 = add_ln840_187_fu_5201_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9057:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_fu_5211_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9057 | assign zext_ln840_35_fu_5217_p1 = add_ln840_188_fu_5211_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9059:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_189_fu_5221_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9059 | assign zext_ln840_36_fu_5227_p1 = add_ln840_189_fu_5221_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9061:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_191_fu_5237_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9061 | assign zext_ln840_37_fu_5243_p1 = add_ln840_191_fu_5237_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9063:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_5247_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9063 | assign zext_ln840_38_fu_5253_p1 = add_ln840_192_fu_5247_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9065:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_fu_5257_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9065 | assign zext_ln840_39_fu_5263_p1 = add_ln840_193_fu_5257_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9067:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_fu_4399_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9067 | assign zext_ln840_3_fu_4405_p1 = add_ln840_147_fu_4399_p2;
[2025-06-27 18:06:57,349]       |                                ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9069:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_5267_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9069 | assign zext_ln840_40_fu_5273_p1 = add_ln840_194_fu_5267_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9071:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_195_fu_5277_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9071 | assign zext_ln840_41_fu_5283_p1 = add_ln840_195_fu_5277_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9073:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_fu_5287_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9073 | assign zext_ln840_42_fu_5293_p1 = add_ln840_196_fu_5287_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9075:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_fu_5297_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9075 | assign zext_ln840_43_fu_5303_p1 = add_ln840_197_fu_5297_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9077:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_73_fu_5459_p2' generates 1 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9077 | assign zext_ln840_44_fu_5465_p1 = icmp_ln1039_73_fu_5459_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9079:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_201_fu_5475_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9079 | assign zext_ln840_45_fu_5481_p1 = add_ln840_201_fu_5475_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9081:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_202_fu_5485_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9081 | assign zext_ln840_46_fu_5491_p1 = add_ln840_202_fu_5485_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9083:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_203_fu_5495_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9083 | assign zext_ln840_47_fu_5501_p1 = add_ln840_203_fu_5495_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9085:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_5511_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9085 | assign zext_ln840_48_fu_5517_p1 = add_ln840_205_fu_5511_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9087:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_fu_5521_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9087 | assign zext_ln840_49_fu_5527_p1 = add_ln840_206_fu_5521_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9089:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_149_fu_4415_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9089 | assign zext_ln840_4_fu_4421_p1 = add_ln840_149_fu_4415_p2;
[2025-06-27 18:06:57,349]       |                                ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9091:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_207_fu_5531_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9091 | assign zext_ln840_50_fu_5537_p1 = add_ln840_207_fu_5531_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9093:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_208_fu_5541_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9093 | assign zext_ln840_51_fu_5547_p1 = add_ln840_208_fu_5541_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9095:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_209_fu_5551_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9095 | assign zext_ln840_52_fu_5557_p1 = add_ln840_209_fu_5551_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9097:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_210_fu_5561_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9097 | assign zext_ln840_53_fu_5567_p1 = add_ln840_210_fu_5561_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9099:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_5571_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9099 | assign zext_ln840_54_fu_5577_p1 = add_ln840_211_fu_5571_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9101:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_88_fu_5733_p2' generates 1 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9101 | assign zext_ln840_55_fu_5739_p1 = icmp_ln1039_88_fu_5733_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9103:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_fu_5749_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9103 | assign zext_ln840_56_fu_5755_p1 = add_ln840_215_fu_5749_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9105:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_216_fu_5759_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9105 | assign zext_ln840_57_fu_5765_p1 = add_ln840_216_fu_5759_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9107:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_5769_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9107 | assign zext_ln840_58_fu_5775_p1 = add_ln840_217_fu_5769_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9109:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_219_fu_5785_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9109 | assign zext_ln840_59_fu_5791_p1 = add_ln840_219_fu_5785_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9111:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_150_fu_4425_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9111 | assign zext_ln840_5_fu_4431_p1 = add_ln840_150_fu_4425_p2;
[2025-06-27 18:06:57,349]       |                                ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9113:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_220_fu_5795_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9113 | assign zext_ln840_60_fu_5801_p1 = add_ln840_220_fu_5795_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9115:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_221_fu_5805_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9115 | assign zext_ln840_61_fu_5811_p1 = add_ln840_221_fu_5805_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9117:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_222_fu_5815_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9117 | assign zext_ln840_62_fu_5821_p1 = add_ln840_222_fu_5815_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9119:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_223_fu_5825_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9119 | assign zext_ln840_63_fu_5831_p1 = add_ln840_223_fu_5825_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9121:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_224_fu_5835_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9121 | assign zext_ln840_64_fu_5841_p1 = add_ln840_224_fu_5835_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9123:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_225_fu_5845_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9123 | assign zext_ln840_65_fu_5851_p1 = add_ln840_225_fu_5845_p2;
[2025-06-27 18:06:57,349]       |                                 ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9125:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_151_fu_4435_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9125 | assign zext_ln840_6_fu_4441_p1 = add_ln840_151_fu_4435_p2;
[2025-06-27 18:06:57,349]       |                                ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9127:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_fu_4445_p2' generates 3 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9127 | assign zext_ln840_7_fu_4451_p1 = add_ln840_152_fu_4445_p2;
[2025-06-27 18:06:57,349]       |                                ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9129:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_fu_4455_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9129 | assign zext_ln840_8_fu_4461_p1 = add_ln840_153_fu_4455_p2;
[2025-06-27 18:06:57,349]       |                                ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9131:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_154_fu_4465_p2' generates 2 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9131 | assign zext_ln840_9_fu_4471_p1 = add_ln840_154_fu_4465_p2;
[2025-06-27 18:06:57,349]       |                                ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:9133:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_13_fu_4363_p2' generates 1 bits.
[2025-06-27 18:06:57,349]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-27 18:06:57,349]  9133 | assign zext_ln840_fu_4369_p1 = icmp_ln1039_13_fu_4363_p2;
[2025-06-27 18:06:57,349]       |                              ^
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:668:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2025-06-27 18:06:57,349]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,349]   668 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-06-27 18:06:57,349]       |                                                      ^~
[2025-06-27 18:06:57,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:725:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2025-06-27 18:06:57,349]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   725 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-06-27 18:06:57,350]       |          ^
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:733:25: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   733 |         srlo_       <=  'bx;
[2025-06-27 18:06:57,350]       |                         ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:736:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   736 |         addr_       <=  'bx;
[2025-06-27 18:06:57,350]       |                     ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:749:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   749 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:759:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   759 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:773:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   773 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:780:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   780 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:793:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   793 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:811:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   811 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:825:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   825 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:842:20: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   842 |    srlo_       <=  'bx;
[2025-06-27 18:06:57,350]       |                    ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:845:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-27 18:06:57,350]   845 |    addr_       <=  'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:668:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-27 18:06:57,350]   668 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-06-27 18:06:57,350]       |                                                      ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:725:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-27 18:06:57,350]   725 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-06-27 18:06:57,350]       |          ^
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:736:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-27 18:06:57,350]   736 |         addr_       <=  'bx;
[2025-06-27 18:06:57,350]       |                     ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:845:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-27 18:06:57,350]   845 |    addr_       <=  'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:733:25: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:57,350]   733 |         srlo_       <=  'bx;
[2025-06-27 18:06:57,350]       |                         ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:749:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:57,350]   749 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:759:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:57,350]   759 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:773:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:57,350]   773 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:780:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:57,350]   780 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:793:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:57,350]   793 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:811:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:57,350]   811 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:825:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:57,350]   825 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                   ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:842:20: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-27 18:06:57,350]   842 |    srlo_       <=  'bx;
[2025-06-27 18:06:57,350]       |                    ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:733:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:57,350]   733 |         srlo_       <=  'bx;
[2025-06-27 18:06:57,350]       |                     ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:749:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:57,350]   749 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:759:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:57,350]   759 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:773:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:57,350]   773 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:780:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:57,350]   780 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:793:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:57,350]   793 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:811:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:57,350]   811 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:825:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:57,350]   825 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:842:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-27 18:06:57,350]   842 |    srlo_       <=  'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/pyverilator_vh/axis_infrastructure_v1_1_0.vh:120:13: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'done' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-27 18:06:57,350]   120 |       while(!done)
[2025-06-27 18:06:57,350]       |             ^
[2025-06-27 18:06:57,350]                 /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:11254:4: ... note: In file included from finn_design_wrapper.v
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:11420:58: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'C_IS_ACLK_ASYNC' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-27 18:06:57,350] 11420 | wire                            m_aclk = C_IS_ACLK_ASYNC ? m_axis_aclk : s_axis_aclk;
[2025-06-27 18:06:57,350]       |                                                          ^
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:11719:45: Operator OR expects 32 bits on the LHS, but LHS's VARREF 'wr_data_count' generates 11 bits.
[2025-06-27 18:06:57,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-27 18:06:57,350] 11719 |   assign axis_wr_data_count = wr_data_count | 32'h0;
[2025-06-27 18:06:57,350]       |                                             ^
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:11720:45: Operator OR expects 32 bits on the LHS, but LHS's VARREF 'rd_data_count' generates 11 bits.
[2025-06-27 18:06:57,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-27 18:06:57,350] 11720 |   assign axis_rd_data_count = rd_data_count | 32'h0;
[2025-06-27 18:06:57,350]       |                                             ^
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:733:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:57,350]   733 |         srlo_       <=  'bx;
[2025-06-27 18:06:57,350]       |                     ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:749:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:57,350]   749 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:759:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:57,350]   759 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:773:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:57,350]   773 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:780:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:57,350]   780 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:793:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:57,350]   793 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:811:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:57,350]   811 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:825:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:57,350]   825 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:842:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-27 18:06:57,350]   842 |    srlo_       <=  'bx;
[2025-06-27 18:06:57,350]       |                ^~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:733:25: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:57,350]   733 |         srlo_       <=  'bx;
[2025-06-27 18:06:57,350]       |                         ^~~
[2025-06-27 18:06:57,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:749:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,350]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:57,351]   749 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:759:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:57,351]   759 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:773:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:57,351]   773 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:780:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:57,351]   780 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:793:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:57,351]   793 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:811:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:57,351]   811 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:825:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:57,351]   825 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:842:20: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-27 18:06:57,351]   842 |    srlo_       <=  'bx;
[2025-06-27 18:06:57,351]       |                    ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:733:25: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:57,351]   733 |         srlo_       <=  'bx;
[2025-06-27 18:06:57,351]       |                         ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:749:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:57,351]   749 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:759:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:57,351]   759 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:773:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:57,351]   773 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:780:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:57,351]   780 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:793:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:57,351]   793 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:811:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:57,351]   811 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:825:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:57,351]   825 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                   ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:842:20: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-27 18:06:57,351]   842 |    srlo_       <=  'bx;
[2025-06-27 18:06:57,351]       |                    ^~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:736:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-06-27 18:06:57,351]   736 |         addr_       <=  'bx;
[2025-06-27 18:06:57,351]       |                     ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:845:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-06-27 18:06:57,351]   845 |    addr_       <=  'bx;
[2025-06-27 18:06:57,351]       |                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:733:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:57,351]   733 |         srlo_       <=  'bx;
[2025-06-27 18:06:57,351]       |                     ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:749:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:57,351]   749 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:759:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:57,351]   759 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:773:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:57,351]   773 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:780:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:57,351]   780 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:793:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:57,351]   793 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:811:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:57,351]   811 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:825:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:57,351]   825 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,351]       |                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:842:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-27 18:06:57,351]   842 |    srlo_       <=  'bx;
[2025-06-27 18:06:57,351]       |                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:280:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   280 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-27 18:06:57,351]       |                                                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:284:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   284 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-06-27 18:06:57,351]       |                                                ^
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:284:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   284 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-06-27 18:06:57,351]       |                                                                          ^
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:285:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   285 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-06-27 18:06:57,351]       |                                                ^
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:285:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   285 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-06-27 18:06:57,351]       |                                                                          ^
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:292:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   292 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-06-27 18:06:57,351]       |                                     ^
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:318:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   318 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-06-27 18:06:57,351]       |                                                                               ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:321:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   321 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-06-27 18:06:57,351]       |                                          ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:325:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   325 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-27 18:06:57,351]       |                                           ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:344:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   344 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-06-27 18:06:57,351]       |                         ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:344:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   344 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-06-27 18:06:57,351]       |                                           ^
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:346:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   346 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-06-27 18:06:57,351]       |                                             ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:349:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 9 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   349 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-06-27 18:06:57,351]       |                                                           ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:356:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   356 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-06-27 18:06:57,351]       |                                  ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:373:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-27 18:06:57,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-27 18:06:57,351]   373 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-27 18:06:57,351]       |                                                                       ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:29950:67: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:57,351] 29950 |     logic        [$clog2(LAST_READ_ELEM+1)+1-1:0]  Current_elem = FIRST_WRITE_ELEM;
[2025-06-27 18:06:57,351]       |                                                                   ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:29959:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-27 18:06:57,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:57,351] 29959 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-27 18:06:57,351]       |                                                ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:29993:26: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:57,351] 29993 |             Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:57,351]       |                          ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30005:34: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:57,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:57,351] 30005 |                     Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:57,351]       |                                  ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30001:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-27 18:06:57,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:57,351] 30001 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-27 18:06:57,351]       |                                           ^~
[2025-06-27 18:06:57,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30018:38: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:57,352] 30018 |                         Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:57,352]       |                                      ^~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30015:75: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:57,352] 30015 |                     if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-27 18:06:57,352]       |                                                                           ^~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30023:59: Operator ADD expects 9 bits on the RHS, but RHS's VARREF 'addr_incr' generates 4 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:57,352] 30023 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-06-27 18:06:57,352]       |                                                           ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30012:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 9 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-27 18:06:57,352] 30012 |                 if (Current_elem == LAST_WRITE_ELEM) begin
[2025-06-27 18:06:57,352]       |                                  ^~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30530:67: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:57,352] 30530 |     logic        [$clog2(LAST_READ_ELEM+1)+1-1:0]  Current_elem = FIRST_WRITE_ELEM;
[2025-06-27 18:06:57,352]       |                                                                   ^~~~~~~~~~~~~~~~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30539:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:57,352] 30539 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-27 18:06:57,352]       |                                                ^~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30573:26: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:57,352] 30573 |             Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:57,352]       |                          ^~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30585:34: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:57,352] 30585 |                     Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:57,352]       |                                  ^~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30581:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:57,352] 30581 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-27 18:06:57,352]       |                                           ^~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30598:38: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:57,352] 30598 |                         Current_elem <= FIRST_WRITE_ELEM;
[2025-06-27 18:06:57,352]       |                                      ^~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30595:75: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:57,352] 30595 |                     if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-27 18:06:57,352]       |                                                                           ^~
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30603:59: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'addr_incr' generates 4 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:57,352] 30603 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-06-27 18:06:57,352]       |                                                           ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30592:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 11 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-27 18:06:57,352] 30592 |                 if (Current_elem == LAST_WRITE_ELEM) begin
[2025-06-27 18:06:57,352]       |                                  ^~
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30827:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 30827 | #0 ap_CS_fsm = 8'd1;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30828:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 30828 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30829:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 30829 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:30830:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 30830 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31199:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31199 |         buf_V_1_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31207:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31207 |         buf_V_1_address0 = 'bx;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31233:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31233 |         buf_V_1_d0 = 'bx;
[2025-06-27 18:06:57,352]       |                    ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31251:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31251 |         buf_V_2_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31259:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31259 |         buf_V_2_address0 = 'bx;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31285:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31285 |         buf_V_2_d0 = 'bx;
[2025-06-27 18:06:57,352]       |                    ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31303:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31303 |         buf_V_3_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31311:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31311 |         buf_V_3_address0 = 'bx;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31337:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31337 |         buf_V_3_d0 = 'bx;
[2025-06-27 18:06:57,352]       |                    ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31355:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31355 |         buf_V_4_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31363:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31363 |         buf_V_4_address0 = 'bx;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31389:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31389 |         buf_V_4_d0 = 'bx;
[2025-06-27 18:06:57,352]       |                    ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31407:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31407 |         buf_V_5_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31415:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31415 |         buf_V_5_address0 = 'bx;
[2025-06-27 18:06:57,352]       |                          ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31441:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31441 |         buf_V_5_d0 = 'bx;
[2025-06-27 18:06:57,352]       |                    ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31459:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31459 |         buf_V_address0 = zext_ln156_fu_271_p1;
[2025-06-27 18:06:57,352]       |                        ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31467:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31467 |         buf_V_address0 = 'bx;
[2025-06-27 18:06:57,352]       |                        ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31493:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31493 |         buf_V_d0 = 'bx;
[2025-06-27 18:06:57,352]       |                  ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31568:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31568 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,352]       |                       ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:31615:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_263_p3' generates 4 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28
[2025-06-27 18:06:57,352] 31615 | assign zext_ln156_fu_271_p1 = select_ln155_fu_263_p3;
[2025-06-27 18:06:57,352]       |                             ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28637:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-27 18:06:57,352] 28637 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_60_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28638:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-27 18:06:57,352] 28638 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:28780:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-27 18:06:57,352] 28780 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,352]       |                       ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23709:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-27 18:06:57,352] 23709 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_90_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23710:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-27 18:06:57,352] 23710 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:23852:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-27 18:06:57,352] 23852 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,352]       |                       ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17455:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-27 18:06:57,352] 17455 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17456:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-27 18:06:57,352] 17456 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:17598:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,352]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-27 18:06:57,352] 17598 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,352]       |                       ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:15219:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-27 18:06:57,352] 15219 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_60_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,352]       |  ^
[2025-06-27 18:06:57,352] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:15220:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,352]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-27 18:06:57,352] 15220 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:57,353]       |  ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:15362:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-27 18:06:57,353] 15362 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,353]       |                       ^
[2025-06-27 18:06:57,353] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:12361:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,353]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 12361 | #0 ap_CS_fsm = 8'd1;
[2025-06-27 18:06:57,353]       |  ^
[2025-06-27 18:06:57,353] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:12362:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,353]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 12362 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,353]       |  ^
[2025-06-27 18:06:57,353] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:12363:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,353]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 12363 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,353]       |  ^
[2025-06-27 18:06:57,353] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:12364:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,353]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 12364 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,353]       |  ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13023:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13023 |         buf_V_10_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13031:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13031 |         buf_V_10_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13057:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13057 |         buf_V_10_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                     ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13075:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13075 |         buf_V_11_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13083:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13083 |         buf_V_11_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13109:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13109 |         buf_V_11_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                     ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13127:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13127 |         buf_V_12_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13135:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13135 |         buf_V_12_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13161:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13161 |         buf_V_12_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                     ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13179:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13179 |         buf_V_13_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13187:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13187 |         buf_V_13_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13213:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13213 |         buf_V_13_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                     ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13231:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13231 |         buf_V_14_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13239:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13239 |         buf_V_14_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13265:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13265 |         buf_V_14_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                     ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13283:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13283 |         buf_V_15_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13291:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13291 |         buf_V_15_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                           ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13317:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13317 |         buf_V_15_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                     ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13335:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13335 |         buf_V_1_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13343:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13343 |         buf_V_1_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13369:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13369 |         buf_V_1_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                    ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13387:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13387 |         buf_V_2_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13395:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13395 |         buf_V_2_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13421:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13421 |         buf_V_2_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                    ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13439:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13439 |         buf_V_3_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13447:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13447 |         buf_V_3_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13473:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13473 |         buf_V_3_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                    ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13491:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13491 |         buf_V_4_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13499:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13499 |         buf_V_4_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13525:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13525 |         buf_V_4_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                    ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13543:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13543 |         buf_V_5_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13551:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13551 |         buf_V_5_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13577:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13577 |         buf_V_5_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                    ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13595:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13595 |         buf_V_6_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13603:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13603 |         buf_V_6_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13629:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13629 |         buf_V_6_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                    ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13647:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13647 |         buf_V_7_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13655:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13655 |         buf_V_7_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13681:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13681 |         buf_V_7_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                    ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13699:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13699 |         buf_V_8_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13707:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13707 |         buf_V_8_address0 = 'bx;
[2025-06-27 18:06:57,353]       |                          ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13733:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13733 |         buf_V_8_d0 = 'bx;
[2025-06-27 18:06:57,353]       |                    ^
[2025-06-27 18:06:57,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13751:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,353]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,353] 13751 |         buf_V_9_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,354]       |                          ^
[2025-06-27 18:06:57,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13759:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,354]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,354] 13759 |         buf_V_9_address0 = 'bx;
[2025-06-27 18:06:57,354]       |                          ^
[2025-06-27 18:06:57,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13785:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,354]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,354] 13785 |         buf_V_9_d0 = 'bx;
[2025-06-27 18:06:57,354]       |                    ^
[2025-06-27 18:06:57,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13803:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-27 18:06:57,354]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,354] 13803 |         buf_V_address0 = zext_ln156_fu_481_p1;
[2025-06-27 18:06:57,354]       |                        ^
[2025-06-27 18:06:57,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13811:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,354]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,354] 13811 |         buf_V_address0 = 'bx;
[2025-06-27 18:06:57,354]       |                        ^
[2025-06-27 18:06:57,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13837:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,354]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,354] 13837 |         buf_V_d0 = 'bx;
[2025-06-27 18:06:57,354]       |                  ^
[2025-06-27 18:06:57,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13912:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,354]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,354] 13912 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,354]       |                       ^
[2025-06-27 18:06:57,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:13959:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_473_p3' generates 3 bits.
[2025-06-27 18:06:57,354]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-06-27 18:06:57,354] 13959 | assign zext_ln156_fu_481_p1 = select_ln155_fu_473_p3;
[2025-06-27 18:06:57,354]       |                             ^
[2025-06-27 18:06:57,354] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46991:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,354]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-27 18:06:57,354] 46991 | #0 grp_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_fu_28_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,354]       |  ^
[2025-06-27 18:06:57,354] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:46992:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,354]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-27 18:06:57,354] 46992 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:57,354]       |  ^
[2025-06-27 18:06:57,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47109:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,354]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-27 18:06:57,354] 47109 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,354]       |                       ^
[2025-06-27 18:06:57,354] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:14107:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,354]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-27 18:06:57,354] 14107 | #0 grp_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_fu_28_ap_start_reg = 1'b0;
[2025-06-27 18:06:57,354]       |  ^
[2025-06-27 18:06:57,354] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:14108:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-27 18:06:57,354]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-27 18:06:57,354] 14108 | #0 ap_CS_fsm = 4'd1;
[2025-06-27 18:06:57,354]       |  ^
[2025-06-27 18:06:57,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:14225:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-27 18:06:57,354]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-27 18:06:57,354] 14225 |             ap_NS_fsm = 'bx;
[2025-06-27 18:06:57,354]       |                       ^
[2025-06-27 18:06:57,354] %Warning-CASEINCOMPLETE: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:47342:16: Case values incompletely covered (example pattern 0x6)
[2025-06-27 18:06:57,354] 47342 |         unique case (State)
[2025-06-27 18:06:57,354]       |                ^~~~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:733:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   733 |         srlo_       <=  'bx;
[2025-06-27 18:06:57,354]       |                     ^~
[2025-06-27 18:06:57,354]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-06-27 18:06:57,354]                   else you may end up with different sim results.
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:734:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   734 |         shift_en_o_ <= 1'bx;
[2025-06-27 18:06:57,354]       |                     ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:735:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   735 |         shift_en_   <= 1'bx;
[2025-06-27 18:06:57,354]       |                     ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:736:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   736 |         addr_       <=  'bx;
[2025-06-27 18:06:57,354]       |                     ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:737:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   737 |         state_      <= 2'bx;
[2025-06-27 18:06:57,354]       |                     ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:742:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   742 |    srlo_       <= i_d;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:743:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   743 |    shift_en_o_ <= 1;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:744:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   744 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:745:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   745 |    addr_       <= 0;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:746:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   746 |    state_      <= state_one;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:749:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   749 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:750:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   750 |    shift_en_o_ <= 0;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:751:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   751 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:752:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   752 |    addr_       <= 0;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:753:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   753 |    state_      <= state_empty;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:759:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   759 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:760:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   760 |    shift_en_o_ <= 0;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:761:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   761 |    shift_en_   <= 1;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:762:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   762 |    addr_       <= 0;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:763:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   763 |    state_      <= state_more;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:766:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   766 |    srlo_       <= i_d;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:767:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   767 |    shift_en_o_ <= 1;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:768:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   768 |    shift_en_   <= 1;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:769:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   769 |    addr_       <= 0;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:770:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   770 |    state_      <= state_one;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:773:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   773 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:774:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   774 |    shift_en_o_ <= 0;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:775:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   775 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:776:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   776 |    addr_       <= 0;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:777:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   777 |    state_      <= state_one;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:780:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   780 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:781:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   781 |    shift_en_o_ <= 0;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:782:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,354]   782 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:57,354]       |                ^~
[2025-06-27 18:06:57,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:783:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,354]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   783 |    addr_       <= 0;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:784:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   784 |    state_      <= state_empty;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:793:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   793 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:794:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   794 |    shift_en_o_ <= 0;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:795:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   795 |    shift_en_   <= 0;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:796:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   796 |    addr_       <= addr;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:797:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   797 |    state_      <= state_more;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:800:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   800 |    srlo_       <= srl[addr];
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:801:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   801 |    shift_en_o_ <= 1;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:802:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   802 |    shift_en_   <= 0;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:805:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   805 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:806:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   806 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:842:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   842 |    srlo_       <=  'bx;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:843:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   843 |    shift_en_o_ <= 1'bx;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:844:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   844 |    shift_en_   <= 1'bx;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:845:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   845 |    addr_       <=  'bx;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:846:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   846 |    state_      <= 2'bx;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:811:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   811 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:812:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   812 |    shift_en_o_ <= 0;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:813:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   813 |    shift_en_   <= 1;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:814:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   814 |    addr_       <= addr+1;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:815:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   815 |    state_      <= state_more;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:818:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   818 |    srlo_       <= srl[addr];
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:819:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   819 |    shift_en_o_ <= 1;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:820:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   820 |    shift_en_   <= 1;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:821:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   821 |    addr_       <= addr;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:822:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   822 |    state_      <= state_more;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:825:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   825 |    srlo_       <= 'bx;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:826:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   826 |    shift_en_o_ <= 0;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:827:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   827 |    shift_en_   <= 0;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:828:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   828 |    addr_       <= addr;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:829:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   829 |    state_      <= state_more;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:832:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   832 |    srlo_       <= srl[addr];
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:833:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   833 |    shift_en_o_ <= 1;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:834:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   834 |    shift_en_   <= 0;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:835:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   835 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:57,355] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_68kf9xen/finn_design_wrapper.v:836:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-27 18:06:57,355]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-27 18:06:57,355]   836 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-06-27 18:06:57,355]       |                ^~
[2025-06-27 18:06:59,828] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_z3k0l8p1'
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.cpp
[2025-06-27 18:06:59,828] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-06-27 18:06:59,828] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-06-27 18:06:59,828] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper__Syms.o
[2025-06-27 18:06:59,828] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-06-27 18:06:59,828] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-06-27 18:06:59,828] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_z3k0l8p1'
[2025-06-27 18:06:59,869] [0] -Info: xpm_memory.sv:493: Assertion failed in TOP.finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. TOP.finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
[2025-06-27 18:06:59,869] Simulation starting
[2025-06-27 18:06:59,869] Number of inputs to write 1024
[2025-06-27 18:06:59,869] Number of outputs to expect 10
[2025-06-27 18:06:59,869] No-output timeout clock cycles 100000000
[2025-06-27 18:06:59,869] Elapsed iters 1000 inps 999 outs 0
[2025-06-27 18:06:59,869] Elapsed since last report = 0[s]
[2025-06-27 18:06:59,869] All inputs written at cycle 1024
[2025-06-27 18:06:59,869] Elapsed iters 2000 inps 1024 outs 0
[2025-06-27 18:06:59,869] Elapsed since last report = 0[s]
[2025-06-27 18:06:59,869] Elapsed iters 3000 inps 1024 outs 0
[2025-06-27 18:06:59,869] Elapsed since last report = 0[s]
[2025-06-27 18:06:59,869] Elapsed iters 4000 inps 1024 outs 0
[2025-06-27 18:06:59,869] Elapsed since last report = 0[s]
[2025-06-27 18:06:59,869] Elapsed iters 5000 inps 1024 outs 2
[2025-06-27 18:06:59,869] Elapsed since last report = 0[s]
[2025-06-27 18:06:59,869] Simulation finished
[2025-06-27 18:06:59,869] Number of inputs consumed 1024
[2025-06-27 18:06:59,869] Number of outputs produced 10
[2025-06-27 18:06:59,869] Number of clock cycles 5653
[2025-06-27 18:06:59,871] Running step: step_out_of_context_synthesis [16/19]
[2025-06-27 18:14:09,580] ap_clk
[2025-06-27 18:14:09,580] xcu50-fsvh2104-2L-e
[2025-06-27 18:14:09,580] 10.000000
[2025-06-27 18:14:09,580] 0
[2025-06-27 18:14:09,580] 
[2025-06-27 18:14:09,580] ****** Vivado v2022.2 (64-bit)
[2025-06-27 18:14:09,580]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-06-27 18:14:09,580]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-06-27 18:14:09,580]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-27 18:14:09,580] 
[2025-06-27 18:14:09,580] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-06-27 18:14:09,580] source finn_design_wrapper.tcl
[2025-06-27 18:14:09,580] # set fpga_part "xcu50-fsvh2104-2L-e"
[2025-06-27 18:14:09,580] # set origin_dir "."
[2025-06-27 18:14:09,580] # if { [info exists ::origin_dir_loc] } {
[2025-06-27 18:14:09,580] #   set origin_dir $::origin_dir_loc
[2025-06-27 18:14:09,580] # }
[2025-06-27 18:14:09,580] # variable script_file
[2025-06-27 18:14:09,580] # set script_file "vivadocompile.tcl"
[2025-06-27 18:14:09,580] # proc help {} {
[2025-06-27 18:14:09,580] #   variable script_file
[2025-06-27 18:14:09,580] #   puts "\nDescription:"
[2025-06-27 18:14:09,580] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-06-27 18:14:09,580] #   puts "functionally equivalent to the original project for which this script was"
[2025-06-27 18:14:09,580] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-06-27 18:14:09,580] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-06-27 18:14:09,580] #   puts "Syntax:"
[2025-06-27 18:14:09,580] #   puts "$script_file"
[2025-06-27 18:14:09,580] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-06-27 18:14:09,580] #   puts "$script_file -tclargs \[--help\]\n"
[2025-06-27 18:14:09,580] #   puts "Usage:"
[2025-06-27 18:14:09,580] #   puts "Name                   Description"
[2025-06-27 18:14:09,580] #   puts "-------------------------------------------------------------------------"
[2025-06-27 18:14:09,580] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-06-27 18:14:09,580] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-06-27 18:14:09,580] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-06-27 18:14:09,580] #   puts "                       when this script was generated.\n"
[2025-06-27 18:14:09,580] #   puts "\[--help\]               Print help information for this script"
[2025-06-27 18:14:09,580] #   puts "-------------------------------------------------------------------------\n"
[2025-06-27 18:14:09,580] #   exit 0
[2025-06-27 18:14:09,580] # }
[2025-06-27 18:14:09,580] # if { $::argc > 0 } {
[2025-06-27 18:14:09,580] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-06-27 18:14:09,580] #     set option [string trim [lindex $::argv $i]]
[2025-06-27 18:14:09,580] #     switch -regexp -- $option {
[2025-06-27 18:14:09,580] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-06-27 18:14:09,580] #       "--help"       { help }
[2025-06-27 18:14:09,580] #       default {
[2025-06-27 18:14:09,580] #         if { [regexp {^-} $option] } {
[2025-06-27 18:14:09,580] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-06-27 18:14:09,580] #           return 1
[2025-06-27 18:14:09,580] #         }
[2025-06-27 18:14:09,580] #       }
[2025-06-27 18:14:09,580] #     }
[2025-06-27 18:14:09,580] #   }
[2025-06-27 18:14:09,580] # }
[2025-06-27 18:14:09,580] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-06-27 18:14:09,580] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-06-27 18:14:09,580] # set proj_dir [get_property directory [current_project]]
[2025-06-27 18:14:09,580] # set obj [get_projects vivadocompile]
[2025-06-27 18:14:09,580] # set_property "default_lib" "xil_defaultlib" $obj
[2025-06-27 18:14:09,580] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-06-27 18:14:09,580] # set_property "simulator_language" "Mixed" $obj
[2025-06-27 18:14:09,580] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-06-27 18:14:09,580] #   create_fileset -srcset sources_1
[2025-06-27 18:14:09,580] # }
[2025-06-27 18:14:09,580] # set obj [get_filesets sources_1]
[2025-06-27 18:14:09,580] # source sources.tcl
[2025-06-27 18:14:09,580] ## set files [list \
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/axis_data_fifo_v2_0_vl_rfs.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/axis_infrastructure_v1_1_vl_rfs.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_wrapper.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_wrapper.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_2_wrapper.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_0_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_1_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_2_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_fifo_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_wstrm_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_wstrm_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_wstrm_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_0_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_0_wstrm_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_2_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_3_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_10_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_11_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_12_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_13_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_14_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_7_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_8_0.v"]"\
[2025-06-27 18:14:09,580] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_9_0.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/finn_design_StreamingMaxPool_hls_0_0.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/finn_design_StreamingMaxPool_hls_1_0.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/memstream_axi_wrapper.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_0_mul_8s_4s_12_1_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_4ns_4s_8_1_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_4s_4ns_8_1_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx0_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx1_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_mul_4ns_4s_8_1_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_mux_83_200_1_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2_regslice_both.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_2.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx0_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx1_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_4ns_4s_12s_12_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_mul_4ns_4s_8_1_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_mux_124_40_1_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3_regslice_both.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_hls_3.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/MVAU_rtl_0_wrapper.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_2.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_3.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_10.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_11.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_12.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_13.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_14.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_7.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_8.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_9.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_regslice_both.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_regslice_both.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1.v"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_impl.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_impl.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_2_impl.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/mvu_4sx4u.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/mvu_8sx8u_dsp48.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/mvu_vvu_8sx9_dsp58.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/mvu_vvu_axi.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/replay_buffer.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/swg_common.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/swg_pkg.sv"]"\
[2025-06-27 18:14:09,581] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-06-27 18:14:09,581] ## ]
[2025-06-27 18:14:09,581] ## add_files -norecurse -fileset $obj $files
[2025-06-27 18:14:09,581] # add_files -norecurse -fileset $obj $files
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/axilite_if.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/axis_data_fifo_v2_0_vl_rfs.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/axis_infrastructure_v1_1_vl_rfs.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_0_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_1_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_2_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_fifo_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_hls_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_hls_2_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_hls_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_hls_3_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_MVAU_rtl_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,581] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_10_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_11_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_12_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_13_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_14_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_7_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_8_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_9_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/memstream_axi_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_0_mul_8s_4s_12_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_mul_4ns_4s_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_mul_4s_4ns_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-27 18:14:09,582] INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[2025-06-27 18:14:09,582] # source headers.tcl
[2025-06-27 18:14:09,582] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-06-27 18:14:09,582] ## set file [file normalize $file]
[2025-06-27 18:14:09,582] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-06-27 18:14:09,582] ## set_property "file_type" "Verilog Header" $file_obj
[2025-06-27 18:14:09,582] # set obj [get_filesets sources_1]
[2025-06-27 18:14:09,582] # set_property "top" "$argv" $obj
[2025-06-27 18:14:09,582] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-06-27 18:14:09,582] #   create_fileset -constrset constrs_1
[2025-06-27 18:14:09,582] # }
[2025-06-27 18:14:09,582] # set obj [get_filesets constrs_1]
[2025-06-27 18:14:09,582] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-06-27 18:14:09,582] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-06-27 18:14:09,582] # set file "$origin_dir/$argv.xdc"
[2025-06-27 18:14:09,582] # set file [file normalize $file]
[2025-06-27 18:14:09,582] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-06-27 18:14:09,582] # set_property "file_type" "XDC" $file_obj
[2025-06-27 18:14:09,582] # set obj [get_filesets constrs_1]
[2025-06-27 18:14:09,582] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-06-27 18:14:09,582] #   create_fileset -simset sim_1
[2025-06-27 18:14:09,582] # }
[2025-06-27 18:14:09,582] # set obj [get_filesets sim_1]
[2025-06-27 18:14:09,582] # set obj [get_filesets sim_1]
[2025-06-27 18:14:09,582] # set_property "top" "$argv" $obj
[2025-06-27 18:14:09,582] # set_property "xelab.nosort" "1" $obj
[2025-06-27 18:14:09,582] # set_property "xelab.unifast" "" $obj
[2025-06-27 18:14:09,582] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-06-27 18:14:09,582] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-06-27 18:14:09,582] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-06-27 18:14:09,582] # set obj [get_runs synth_1]
[2025-06-27 18:14:09,582] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-06-27 18:14:09,582] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-06-27 18:14:09,582] # current_run -synthesis [get_runs synth_1]
[2025-06-27 18:14:09,582] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-06-27 18:14:09,582] # current_run -implementation [get_runs impl_1]
[2025-06-27 18:14:09,582] # puts "INFO: Project created:vivadocompile"
[2025-06-27 18:14:09,582] INFO: Project created:vivadocompile
[2025-06-27 18:14:09,582] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-06-27 18:14:09,582] [Fri Jun 27 18:07:06 2025] Launched synth_1...
[2025-06-27 18:14:09,582] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-06-27 18:14:09,582] [Fri Jun 27 18:07:06 2025] Launched impl_1...
[2025-06-27 18:14:09,582] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-06-27 18:14:09,582] # wait_on_run impl_1
[2025-06-27 18:14:09,582] [Fri Jun 27 18:07:06 2025] Waiting for impl_1 to finish...
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] *** Running vivado
[2025-06-27 18:14:09,582]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] ****** Vivado v2022.2 (64-bit)
[2025-06-27 18:14:09,582]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-06-27 18:14:09,582]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-06-27 18:14:09,582]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-06-27 18:14:09,582] source finn_design_wrapper.tcl -notrace
[2025-06-27 18:14:09,582] Command: link_design -top finn_design_wrapper -part xcu50-fsvh2104-2L-e
[2025-06-27 18:14:09,582] Design is defaulting to srcset: sources_1
[2025-06-27 18:14:09,582] Design is defaulting to constrset: constrs_1
[2025-06-27 18:14:09,582] INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
[2025-06-27 18:14:09,582] Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3336.367 ; gain = 0.000 ; free physical = 20408 ; free virtual = 41730
[2025-06-27 18:14:09,582] INFO: [Netlist 29-17] Analyzing 2587 Unisim elements for replacement
[2025-06-27 18:14:09,582] INFO: [Netlist 29-28] Unisim Transformation completed in 33 CPU seconds
[2025-06-27 18:14:09,582] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-06-27 18:14:09,582] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-06-27 18:14:09,582] Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-06-27 18:14:09,582] Finished Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-06-27 18:14:09,582] INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
[2025-06-27 18:14:09,582] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-06-27 18:14:09,582] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3683.934 ; gain = 0.000 ; free physical = 20136 ; free virtual = 41457
[2025-06-27 18:14:09,582] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-06-27 18:14:09,582]   A total of 1077 instances were transformed.
[2025-06-27 18:14:09,582]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 511 instances
[2025-06-27 18:14:09,582]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[2], OPMODE[0]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2025-06-27 18:14:09,582]   RAM16X1S => RAM32X1S (RAMS32): 534 instances
[2025-06-27 18:14:09,582]   RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4 instances
[2025-06-27 18:14:09,582]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
[2025-06-27 18:14:09,582]   RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 4 instances
[2025-06-27 18:14:09,582]   RAM64M8 => RAM64M8 (RAMD64E(x8)): 9 instances
[2025-06-27 18:14:09,582]   RAM64X1S => RAM64X1S (RAMS64E): 2 instances
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] 8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-27 18:14:09,582] link_design completed successfully
[2025-06-27 18:14:09,582] link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 3683.934 ; gain = 1679.441 ; free physical = 20136 ; free virtual = 41457
[2025-06-27 18:14:09,582] Command: opt_design
[2025-06-27 18:14:09,582] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-27 18:14:09,582] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-27 18:14:09,582] Running DRC as a precondition to command opt_design
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] Starting DRC Task
[2025-06-27 18:14:09,582] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-27 18:14:09,582] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-06-27 18:14:09,582] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3764.809 ; gain = 80.875 ; free physical = 20126 ; free virtual = 41448
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] Starting Cache Timing Information Task
[2025-06-27 18:14:09,582] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-27 18:14:09,582] Ending Cache Timing Information Task | Checksum: 1e0e0b62f
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 4329.215 ; gain = 564.406 ; free physical = 19643 ; free virtual = 40965
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] Starting Logic Optimization Task
[2025-06-27 18:14:09,582] 
[2025-06-27 18:14:09,582] Phase 1 Retarget
[2025-06-27 18:14:09,582] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_12912[0]_i_1 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_2__2, which resulted in an inversion of 4 pins
[2025-06-27 18:14:09,582] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/flow_control_loop_pipe_sequential_init_U/i_fu_296[5]_i_1 into driver instance finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/flow_control_loop_pipe_sequential_init_U/i_fu_296[5]_i_3, which resulted in an inversion of 9 pins
[2025-06-27 18:14:09,582] INFO: [Opt 31-138] Pushed 2 inverter(s) to 1782 load pin(s).
[2025-06-27 18:14:09,582] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U257/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,582] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U258/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U259/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U260/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U261/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U262/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U263/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U264/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U265/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U266/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U267/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U268/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U269/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U270/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U271/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U272/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U273/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U274/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U275/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U276/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U277/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U278/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U279/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U280/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U281/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U282/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U283/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U284/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U285/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U286/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U287/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U288/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U289/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U290/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U291/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U292/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U293/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U294/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U295/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U296/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U297/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U298/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U299/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U300/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U40/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U41/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U42/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U43/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U44/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U45/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U46/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U47/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U48/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U49/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U50/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U51/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U11/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U8/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U9/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-27 18:14:09,583] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-06-27 18:14:09,583] Phase 1 Retarget | Checksum: 4d48e629
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4599.105 ; gain = 0.000 ; free physical = 19476 ; free virtual = 40798
[2025-06-27 18:14:09,583] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Phase 2 Constant propagation
[2025-06-27 18:14:09,583] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-06-27 18:14:09,583] Phase 2 Constant propagation | Checksum: efcfc3c7
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4599.105 ; gain = 0.000 ; free physical = 19476 ; free virtual = 40798
[2025-06-27 18:14:09,583] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Phase 3 Sweep
[2025-06-27 18:14:09,583] Phase 3 Sweep | Checksum: 3536eba5
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4599.105 ; gain = 0.000 ; free physical = 19484 ; free virtual = 40806
[2025-06-27 18:14:09,583] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Phase 4 BUFG optimization
[2025-06-27 18:14:09,583] INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
[2025-06-27 18:14:09,583] Phase 4 BUFG optimization | Checksum: 3536eba5
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4631.121 ; gain = 32.016 ; free physical = 19482 ; free virtual = 40804
[2025-06-27 18:14:09,583] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Phase 5 Shift Register Optimization
[2025-06-27 18:14:09,583] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-06-27 18:14:09,583] Phase 5 Shift Register Optimization | Checksum: 3536eba5
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4631.121 ; gain = 32.016 ; free physical = 19482 ; free virtual = 40804
[2025-06-27 18:14:09,583] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Phase 6 Post Processing Netlist
[2025-06-27 18:14:09,583] Phase 6 Post Processing Netlist | Checksum: 3536eba5
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4631.121 ; gain = 32.016 ; free physical = 19482 ; free virtual = 40804
[2025-06-27 18:14:09,583] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-06-27 18:14:09,583] Opt_design Change Summary
[2025-06-27 18:14:09,583] =========================
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] -------------------------------------------------------------------------------------------------------------------------
[2025-06-27 18:14:09,583] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-06-27 18:14:09,583] -------------------------------------------------------------------------------------------------------------------------
[2025-06-27 18:14:09,583] |  Retarget                     |               0  |               4  |                                              0  |
[2025-06-27 18:14:09,583] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-06-27 18:14:09,583] |  Sweep                        |               0  |               0  |                                              0  |
[2025-06-27 18:14:09,583] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-06-27 18:14:09,583] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-06-27 18:14:09,583] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-06-27 18:14:09,583] -------------------------------------------------------------------------------------------------------------------------
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Starting Connectivity Check Task
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4631.121 ; gain = 0.000 ; free physical = 19482 ; free virtual = 40804
[2025-06-27 18:14:09,583] Ending Logic Optimization Task | Checksum: 1196ec81b
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4631.121 ; gain = 32.016 ; free physical = 19482 ; free virtual = 40804
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Starting Power Optimization Task
[2025-06-27 18:14:09,583] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-06-27 18:14:09,583] INFO: [Pwropt 34-9] Applying IDT optimizations ...
[2025-06-27 18:14:09,583] INFO: [Pwropt 34-10] Applying ODC optimizations ...
[2025-06-27 18:14:09,583] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-27 18:14:09,583] Running Vector-less Activity Propagation...
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Finished Running Vector-less Activity Propagation
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Starting PowerOpt Patch Enables Task
[2025-06-27 18:14:09,583] INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
[2025-06-27 18:14:09,583] INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
[2025-06-27 18:14:09,583] Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 78
[2025-06-27 18:14:09,583] Ending PowerOpt Patch Enables Task | Checksum: 1987442a1
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5578.074 ; gain = 0.000 ; free physical = 18960 ; free virtual = 40281
[2025-06-27 18:14:09,583] Ending Power Optimization Task | Checksum: 1987442a1
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 5578.074 ; gain = 946.953 ; free physical = 19004 ; free virtual = 40326
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Starting Final Cleanup Task
[2025-06-27 18:14:09,583] Ending Final Cleanup Task | Checksum: 1987442a1
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5578.074 ; gain = 0.000 ; free physical = 19004 ; free virtual = 40326
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Starting Netlist Obfuscation Task
[2025-06-27 18:14:09,583] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5578.074 ; gain = 0.000 ; free physical = 19004 ; free virtual = 40326
[2025-06-27 18:14:09,583] Ending Netlist Obfuscation Task | Checksum: 195953379
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5578.074 ; gain = 0.000 ; free physical = 19004 ; free virtual = 40326
[2025-06-27 18:14:09,583] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-27 18:14:09,583] 92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-27 18:14:09,583] opt_design completed successfully
[2025-06-27 18:14:09,583] opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 5578.074 ; gain = 1894.141 ; free physical = 19004 ; free virtual = 40326
[2025-06-27 18:14:09,583] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-27 18:14:09,583] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-27 18:14:09,583] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-06-27 18:14:09,583] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-06-27 18:14:09,583] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-06-27 18:14:09,583] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-06-27 18:14:09,583] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-06-27 18:14:09,583] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
[2025-06-27 18:14:09,583] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-27 18:14:09,583] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-06-27 18:14:09,583] report_drc completed successfully
[2025-06-27 18:14:09,583] Command: place_design
[2025-06-27 18:14:09,583] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-27 18:14:09,583] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-27 18:14:09,583] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-27 18:14:09,583] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-27 18:14:09,583] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-27 18:14:09,583] Running DRC as a precondition to command place_design
[2025-06-27 18:14:09,583] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-27 18:14:09,583] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-27 18:14:09,583] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Starting Placer Task
[2025-06-27 18:14:09,583] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Phase 1 Placer Initialization
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Phase 1.1 Placer Initialization Netlist Sorting
[2025-06-27 18:14:09,583] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5586.078 ; gain = 0.000 ; free physical = 18765 ; free virtual = 40105
[2025-06-27 18:14:09,583] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aded274f
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5586.078 ; gain = 0.000 ; free physical = 18765 ; free virtual = 40105
[2025-06-27 18:14:09,583] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5586.078 ; gain = 0.000 ; free physical = 18765 ; free virtual = 40105
[2025-06-27 18:14:09,583] 
[2025-06-27 18:14:09,583] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-06-27 18:14:09,583] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e49d759f
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5882.039 ; gain = 295.961 ; free physical = 18061 ; free virtual = 39535
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 1.3 Build Placer Netlist Model
[2025-06-27 18:14:09,584] Phase 1.3 Build Placer Netlist Model | Checksum: 1467ab746
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 6106.891 ; gain = 520.812 ; free physical = 17709 ; free virtual = 39187
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 1.4 Constrain Clocks/Macros
[2025-06-27 18:14:09,584] Phase 1.4 Constrain Clocks/Macros | Checksum: 1467ab746
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 6106.891 ; gain = 520.812 ; free physical = 17709 ; free virtual = 39187
[2025-06-27 18:14:09,584] Phase 1 Placer Initialization | Checksum: 1467ab746
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 6106.891 ; gain = 520.812 ; free physical = 17719 ; free virtual = 39197
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2 Global Placement
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.1 Floorplanning
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.1.1 Partition Driven Placement
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.1.1.1 PBP: Partition Driven Placement
[2025-06-27 18:14:09,584] Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 16842e741
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 6202.938 ; gain = 616.859 ; free physical = 17773 ; free virtual = 39251
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.1.1.2 PBP: Clock Region Placement
[2025-06-27 18:14:09,584] Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 16842e741
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 6202.938 ; gain = 616.859 ; free physical = 17773 ; free virtual = 39251
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.1.1.3 PBP: Compute Congestion
[2025-06-27 18:14:09,584] Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 16842e741
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 6476.543 ; gain = 890.465 ; free physical = 17512 ; free virtual = 38991
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.1.1.4 PBP: UpdateTiming
[2025-06-27 18:14:09,584] Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1186f3a61
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6506.559 ; gain = 920.480 ; free physical = 17486 ; free virtual = 38970
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.1.1.5 PBP: Add part constraints
[2025-06-27 18:14:09,584] Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1186f3a61
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6506.559 ; gain = 920.480 ; free physical = 17486 ; free virtual = 38970
[2025-06-27 18:14:09,584] Phase 2.1.1 Partition Driven Placement | Checksum: 1186f3a61
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6506.559 ; gain = 920.480 ; free physical = 17486 ; free virtual = 38970
[2025-06-27 18:14:09,584] Phase 2.1 Floorplanning | Checksum: 1b676343e
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6506.559 ; gain = 920.480 ; free physical = 17486 ; free virtual = 38970
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.2 Physical Synthesis After Floorplan
[2025-06-27 18:14:09,584] INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
[2025-06-27 18:14:09,584] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6506.559 ; gain = 0.000 ; free physical = 17486 ; free virtual = 38971
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Summary of Physical Synthesis Optimizations
[2025-06-27 18:14:09,584] ============================================
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-27 18:14:09,584] |  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-06-27 18:14:09,584] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-27 18:14:09,584] |  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-27 18:14:09,584] |  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-27 18:14:09,584] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1b676343e
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6506.559 ; gain = 920.480 ; free physical = 17486 ; free virtual = 38971
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.3 Update Timing before SLR Path Opt
[2025-06-27 18:14:09,584] Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1b676343e
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6506.559 ; gain = 920.480 ; free physical = 17486 ; free virtual = 38971
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.4 Post-Processing in Floorplanning
[2025-06-27 18:14:09,584] Phase 2.4 Post-Processing in Floorplanning | Checksum: 1b676343e
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6506.559 ; gain = 920.480 ; free physical = 17486 ; free virtual = 38971
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.5 Global Placement Core
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[2025-06-27 18:14:09,584] Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 220bb9225
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:14 ; elapsed = 00:00:42 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17425 ; free virtual = 38904
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.5.2 Physical Synthesis In Placer
[2025-06-27 18:14:09,584] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1868 LUT instances to create LUTNM shape
[2025-06-27 18:14:09,584] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-06-27 18:14:09,584] INFO: [Physopt 32-1138] End 1 Pass. Optimized 860 nets or LUTs. Breaked 0 LUT, combined 860 existing LUTs and moved 0 existing LUT
[2025-06-27 18:14:09,584] INFO: [Physopt 32-1030] Pass 1. Identified 24 candidate driver sets for equivalent driver rewiring.
[2025-06-27 18:14:09,584] INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 70 instances.
[2025-06-27 18:14:09,584] INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 70 existing cells
[2025-06-27 18:14:09,584] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6922.434 ; gain = 0.000 ; free physical = 17436 ; free virtual = 38915
[2025-06-27 18:14:09,584] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-06-27 18:14:09,584] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-06-27 18:14:09,584] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-06-27 18:14:09,584] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2025-06-27 18:14:09,584] INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
[2025-06-27 18:14:09,584] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2025-06-27 18:14:09,584] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2025-06-27 18:14:09,584] INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
[2025-06-27 18:14:09,584] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-06-27 18:14:09,584] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-06-27 18:14:09,584] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6922.434 ; gain = 0.000 ; free physical = 17445 ; free virtual = 38924
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Summary of Physical Synthesis Optimizations
[2025-06-27 18:14:09,584] ============================================
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-27 18:14:09,584] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-06-27 18:14:09,584] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-27 18:14:09,584] |  LUT Combining                                    |            0  |            860  |                   860  |           0  |           1  |  00:00:00  |
[2025-06-27 18:14:09,584] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-27 18:14:09,584] |  Equivalent Driver Rewiring                       |            0  |              0  |                     9  |           0  |           1  |  00:00:00  |
[2025-06-27 18:14:09,584] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-27 18:14:09,584] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-27 18:14:09,584] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-27 18:14:09,584] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-27 18:14:09,584] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-27 18:14:09,584] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-27 18:14:09,584] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-27 18:14:09,584] |  Total                                            |            0  |            860  |                   869  |           0  |           5  |  00:00:01  |
[2025-06-27 18:14:09,584] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1eed7e22e
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:17 ; elapsed = 00:00:45 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17453 ; free virtual = 38932
[2025-06-27 18:14:09,584] Phase 2.5 Global Placement Core | Checksum: 10275346d
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:24 ; elapsed = 00:00:49 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17319 ; free virtual = 38797
[2025-06-27 18:14:09,584] Phase 2 Global Placement | Checksum: 10275346d
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:24 ; elapsed = 00:00:49 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17334 ; free virtual = 38812
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3 Detail Placement
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3.1 Commit Multi Column Macros
[2025-06-27 18:14:09,584] Phase 3.1 Commit Multi Column Macros | Checksum: 10b71bf63
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:28 ; elapsed = 00:00:51 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17396 ; free virtual = 38875
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-06-27 18:14:09,584] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17d012f13
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17399 ; free virtual = 38878
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3.3 Small Shape DP
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3.3.1 Small Shape Clustering
[2025-06-27 18:14:09,584] Phase 3.3.1 Small Shape Clustering | Checksum: 1703cff55
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:31 ; elapsed = 00:00:53 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17301 ; free virtual = 38780
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3.3.2 Flow Legalize Slice Clusters
[2025-06-27 18:14:09,584] Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: f8e51c72
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:31 ; elapsed = 00:00:53 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17301 ; free virtual = 38780
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3.3.3 Slice Area Swap
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3.3.3.1 Slice Area Swap Initial
[2025-06-27 18:14:09,584] Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1919f4a87
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17310 ; free virtual = 38788
[2025-06-27 18:14:09,584] Phase 3.3.3 Slice Area Swap | Checksum: fae4f41f
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17318 ; free virtual = 38797
[2025-06-27 18:14:09,584] Phase 3.3 Small Shape DP | Checksum: 1c0152edc
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:35 ; elapsed = 00:00:55 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17377 ; free virtual = 38856
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3.4 Re-assign LUT pins
[2025-06-27 18:14:09,584] Phase 3.4 Re-assign LUT pins | Checksum: 1ae03b91c
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17397 ; free virtual = 38875
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 3.5 Pipeline Register Optimization
[2025-06-27 18:14:09,584] Phase 3.5 Pipeline Register Optimization | Checksum: ed4dc332
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17397 ; free virtual = 38875
[2025-06-27 18:14:09,584] Phase 3 Detail Placement | Checksum: ed4dc332
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17396 ; free virtual = 38875
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,584] Phase 4 Post Placement Optimization and Clean-Up
[2025-06-27 18:14:09,584] 
[2025-06-27 18:14:09,585] Phase 4.1 Post Commit Optimization
[2025-06-27 18:14:09,585] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.1.1 Post Placement Optimization
[2025-06-27 18:14:09,585] Post Placement Optimization Initialization | Checksum: 11760db21
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.1.1.1 BUFG Insertion
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Starting Physical Synthesis Task
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 1 Physical Synthesis Initialization
[2025-06-27 18:14:09,585] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-06-27 18:14:09,585] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.518 | TNS=0.000 |
[2025-06-27 18:14:09,585] Phase 1 Physical Synthesis Initialization | Checksum: 116b1f008
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 6922.434 ; gain = 0.000 ; free physical = 17482 ; free virtual = 38961
[2025-06-27 18:14:09,585] INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2025-06-27 18:14:09,585] Ending Physical Synthesis Task | Checksum: a36362fa
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 6922.434 ; gain = 0.000 ; free physical = 17482 ; free virtual = 38961
[2025-06-27 18:14:09,585] Phase 4.1.1.1 BUFG Insertion | Checksum: 11760db21
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:02 ; elapsed = 00:01:04 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17490 ; free virtual = 38968
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.1.1.2 BUFG Replication
[2025-06-27 18:14:09,585] INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
[2025-06-27 18:14:09,585] Phase 4.1.1.2 BUFG Replication | Checksum: 11760db21
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:02 ; elapsed = 00:01:04 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17490 ; free virtual = 38968
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.1.1.3 Post Placement Timing Optimization
[2025-06-27 18:14:09,585] INFO: [Place 30-746] Post Placement Timing Summary WNS=4.518. For the most accurate timing information please run report_timing.
[2025-06-27 18:14:09,585] Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 100cac4b9
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:03 ; elapsed = 00:01:04 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17497 ; free virtual = 38976
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.1.1.4 Replication
[2025-06-27 18:14:09,585] INFO: [Place 46-19] Post Replication Timing Summary WNS=4.518. For the most accurate timing information please run report_timing.
[2025-06-27 18:14:09,585] Phase 4.1.1.4 Replication | Checksum: 100cac4b9
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:04 ; elapsed = 00:01:05 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17494 ; free virtual = 38973
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:04 ; elapsed = 00:01:05 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17497 ; free virtual = 38975
[2025-06-27 18:14:09,585] Phase 4.1 Post Commit Optimization | Checksum: 100cac4b9
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:04 ; elapsed = 00:01:05 . Memory (MB): peak = 6922.434 ; gain = 1336.355 ; free physical = 17497 ; free virtual = 38975
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.2 Post Placement Cleanup
[2025-06-27 18:14:09,585] Phase 4.2 Post Placement Cleanup | Checksum: 100cac4b9
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:13 ; elapsed = 00:01:13 . Memory (MB): peak = 7127.957 ; gain = 1541.879 ; free physical = 17483 ; free virtual = 38961
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.3 Placer Reporting
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.3.1 Print Estimated Congestion
[2025-06-27 18:14:09,585] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-06-27 18:14:09,585]  ________________________________________________________________________
[2025-06-27 18:14:09,585] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2025-06-27 18:14:09,585] | Direction | Region Size       | Region Size       | Region Size       |
[2025-06-27 18:14:09,585] |___________|___________________|___________________|___________________|
[2025-06-27 18:14:09,585] |      North|                1x1|                1x1|                1x1|
[2025-06-27 18:14:09,585] |___________|___________________|___________________|___________________|
[2025-06-27 18:14:09,585] |      South|                1x1|                1x1|                1x1|
[2025-06-27 18:14:09,585] |___________|___________________|___________________|___________________|
[2025-06-27 18:14:09,585] |       East|                1x1|                1x1|                1x1|
[2025-06-27 18:14:09,585] |___________|___________________|___________________|___________________|
[2025-06-27 18:14:09,585] |       West|                1x1|                1x1|                1x1|
[2025-06-27 18:14:09,585] |___________|___________________|___________________|___________________|
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.3.1 Print Estimated Congestion | Checksum: 100cac4b9
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:13 ; elapsed = 00:01:13 . Memory (MB): peak = 7127.957 ; gain = 1541.879 ; free physical = 17497 ; free virtual = 38975
[2025-06-27 18:14:09,585] Phase 4.3 Placer Reporting | Checksum: 100cac4b9
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:14 ; elapsed = 00:01:13 . Memory (MB): peak = 7127.957 ; gain = 1541.879 ; free physical = 17494 ; free virtual = 38973
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 4.4 Final Placement Cleanup
[2025-06-27 18:14:09,585] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17494 ; free virtual = 38973
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:14 ; elapsed = 00:01:13 . Memory (MB): peak = 7127.957 ; gain = 1541.879 ; free physical = 17494 ; free virtual = 38973
[2025-06-27 18:14:09,585] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1072fe9a2
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:14 ; elapsed = 00:01:13 . Memory (MB): peak = 7127.957 ; gain = 1541.879 ; free physical = 17494 ; free virtual = 38973
[2025-06-27 18:14:09,585] Ending Placer Task | Checksum: 91f8ef3a
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:02:14 ; elapsed = 00:01:14 . Memory (MB): peak = 7127.957 ; gain = 1541.879 ; free physical = 17494 ; free virtual = 38973
[2025-06-27 18:14:09,585] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-27 18:14:09,585] 135 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-27 18:14:09,585] place_design completed successfully
[2025-06-27 18:14:09,585] place_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:14 . Memory (MB): peak = 7127.957 ; gain = 1541.879 ; free physical = 17924 ; free virtual = 39402
[2025-06-27 18:14:09,585] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-27 18:14:09,585] Writing XDEF routing.
[2025-06-27 18:14:09,585] Writing XDEF routing logical nets.
[2025-06-27 18:14:09,585] Writing XDEF routing special nets.
[2025-06-27 18:14:09,585] Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17892 ; free virtual = 39483
[2025-06-27 18:14:09,585] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-06-27 18:14:09,585] write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 18025 ; free virtual = 39533
[2025-06-27 18:14:09,585] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-06-27 18:14:09,585] report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 18027 ; free virtual = 39536
[2025-06-27 18:14:09,585] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-06-27 18:14:09,585] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-06-27 18:14:09,585] report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 18033 ; free virtual = 39542
[2025-06-27 18:14:09,585] Command: phys_opt_design
[2025-06-27 18:14:09,585] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-27 18:14:09,585] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Starting Initial Update Timing Task
[2025-06-27 18:14:09,585] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-27 18:14:09,585] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 18036 ; free virtual = 39545
[2025-06-27 18:14:09,585] INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
[2025-06-27 18:14:09,585] INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
[2025-06-27 18:14:09,585] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-27 18:14:09,585] 144 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-27 18:14:09,585] phys_opt_design completed successfully
[2025-06-27 18:14:09,585] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-27 18:14:09,585] Writing XDEF routing.
[2025-06-27 18:14:09,585] Writing XDEF routing logical nets.
[2025-06-27 18:14:09,585] Writing XDEF routing special nets.
[2025-06-27 18:14:09,585] Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17892 ; free virtual = 39513
[2025-06-27 18:14:09,585] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-06-27 18:14:09,585] Command: route_design
[2025-06-27 18:14:09,585] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-27 18:14:09,585] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-27 18:14:09,585] Running DRC as a precondition to command route_design
[2025-06-27 18:14:09,585] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-27 18:14:09,585] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-27 18:14:09,585] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Starting Routing Task
[2025-06-27 18:14:09,585] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 1 Build RT Design
[2025-06-27 18:14:09,585] Checksum: PlaceDB: 187e83c2 ConstDB: 0 ShapeSum: 797a6b78 RouteDB: 0
[2025-06-27 18:14:09,585] Nodegraph reading from file.  Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.84 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17412 ; free virtual = 38959
[2025-06-27 18:14:09,585] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "s_axis_0_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "s_axis_0_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-27 18:14:09,585] Post Restoration Checksum: NetGraph: f4f09d3c NumContArr: 70f426c Constraints: 0 Timing: 0
[2025-06-27 18:14:09,585] Phase 1 Build RT Design | Checksum: fbffdfa8
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17430 ; free virtual = 38977
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 2 Router Initialization
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 2.1 Fix Topology Constraints
[2025-06-27 18:14:09,585] Phase 2.1 Fix Topology Constraints | Checksum: fbffdfa8
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17357 ; free virtual = 38904
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 2.2 Pre Route Cleanup
[2025-06-27 18:14:09,585] Phase 2.2 Pre Route Cleanup | Checksum: fbffdfa8
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17353 ; free virtual = 38900
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,585] Phase 2.3 Global Clock Net Routing
[2025-06-27 18:14:09,585] Phase 2.3 Global Clock Net Routing | Checksum: fbffdfa8
[2025-06-27 18:14:09,585] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17032 ; free virtual = 38579
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 2.4 Update Timing
[2025-06-27 18:14:09,586] Phase 2.4 Update Timing | Checksum: 1e0ade02d
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17046 ; free virtual = 38593
[2025-06-27 18:14:09,586] INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.601  | TNS=0.000  | WHS=-0.012 | THS=-0.344 |
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Router Utilization Summary
[2025-06-27 18:14:09,586]   Global Vertical Routing Utilization    = 0 %
[2025-06-27 18:14:09,586]   Global Horizontal Routing Utilization  = 0 %
[2025-06-27 18:14:09,586]   Routable Net Status*
[2025-06-27 18:14:09,586]   *Does not include unroutable nets such as driverless and loadless.
[2025-06-27 18:14:09,586]   Run report_route_status for detailed report.
[2025-06-27 18:14:09,586]   Number of Failed Nets               = 31914
[2025-06-27 18:14:09,586]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-06-27 18:14:09,586]   Number of Unrouted Nets             = 29549
[2025-06-27 18:14:09,586]   Number of Partially Routed Nets     = 2365
[2025-06-27 18:14:09,586]   Number of Node Overlaps             = 0
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 2 Router Initialization | Checksum: 1fa6b7c6e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17175 ; free virtual = 38722
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 3 Initial Routing
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 3.1 Global Routing
[2025-06-27 18:14:09,586] Phase 3.1 Global Routing | Checksum: 1fa6b7c6e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17175 ; free virtual = 38722
[2025-06-27 18:14:09,586] Phase 3 Initial Routing | Checksum: 201d26dee
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17067 ; free virtual = 38614
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 4 Rip-up And Reroute
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 4.1 Global Iteration 0
[2025-06-27 18:14:09,586]  Number of Nodes with overlaps = 2479
[2025-06-27 18:14:09,586]  Number of Nodes with overlaps = 177
[2025-06-27 18:14:09,586]  Number of Nodes with overlaps = 12
[2025-06-27 18:14:09,586]  Number of Nodes with overlaps = 3
[2025-06-27 18:14:09,586]  Number of Nodes with overlaps = 0
[2025-06-27 18:14:09,586] INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.556  | TNS=0.000  | WHS=0.019  | THS=0.000  |
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 4.1 Global Iteration 0 | Checksum: 10fe3d547
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17289 ; free virtual = 38836
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 4.2 Additional Iteration for Hold
[2025-06-27 18:14:09,586] Phase 4.2 Additional Iteration for Hold | Checksum: 11d1bf74e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17295 ; free virtual = 38842
[2025-06-27 18:14:09,586] Phase 4 Rip-up And Reroute | Checksum: 11d1bf74e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17295 ; free virtual = 38842
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 5 Delay and Skew Optimization
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 5.1 Delay CleanUp
[2025-06-27 18:14:09,586] Phase 5.1 Delay CleanUp | Checksum: 11d1bf74e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17300 ; free virtual = 38847
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 5.2 Clock Skew Optimization
[2025-06-27 18:14:09,586] Phase 5.2 Clock Skew Optimization | Checksum: 11d1bf74e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17300 ; free virtual = 38847
[2025-06-27 18:14:09,586] Phase 5 Delay and Skew Optimization | Checksum: 11d1bf74e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17300 ; free virtual = 38847
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 6 Post Hold Fix
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 6.1 Hold Fix Iter
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 6.1.1 Update Timing
[2025-06-27 18:14:09,586] Phase 6.1.1 Update Timing | Checksum: df89685a
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17312 ; free virtual = 38859
[2025-06-27 18:14:09,586] INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.556  | TNS=0.000  | WHS=0.019  | THS=0.000  |
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 6.1 Hold Fix Iter | Checksum: df89685a
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17316 ; free virtual = 38863
[2025-06-27 18:14:09,586] Phase 6 Post Hold Fix | Checksum: df89685a
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17316 ; free virtual = 38863
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 7 Route finalize
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Router Utilization Summary
[2025-06-27 18:14:09,586]   Global Vertical Routing Utilization    = 0.374787 %
[2025-06-27 18:14:09,586]   Global Horizontal Routing Utilization  = 0.490692 %
[2025-06-27 18:14:09,586]   Routable Net Status*
[2025-06-27 18:14:09,586]   *Does not include unroutable nets such as driverless and loadless.
[2025-06-27 18:14:09,586]   Run report_route_status for detailed report.
[2025-06-27 18:14:09,586]   Number of Failed Nets               = 0
[2025-06-27 18:14:09,586]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-06-27 18:14:09,586]   Number of Unrouted Nets             = 0
[2025-06-27 18:14:09,586]   Number of Partially Routed Nets     = 0
[2025-06-27 18:14:09,586]   Number of Node Overlaps             = 0
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 7 Route finalize | Checksum: 119c1249e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17301 ; free virtual = 38848
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 8 Verifying routed nets
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586]  Verification completed successfully
[2025-06-27 18:14:09,586] Phase 8 Verifying routed nets | Checksum: 119c1249e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17285 ; free virtual = 38832
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 9 Depositing Routes
[2025-06-27 18:14:09,586] Phase 9 Depositing Routes | Checksum: 119c1249e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17290 ; free virtual = 38837
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 10 Resolve XTalk
[2025-06-27 18:14:09,586] Phase 10 Resolve XTalk | Checksum: 119c1249e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17290 ; free virtual = 38837
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Phase 11 Post Router Timing
[2025-06-27 18:14:09,586] INFO: [Route 35-57] Estimated Timing Summary | WNS=3.556  | TNS=0.000  | WHS=0.019  | THS=0.000  |
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-06-27 18:14:09,586] Phase 11 Post Router Timing | Checksum: 119c1249e
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17298 ; free virtual = 38843
[2025-06-27 18:14:09,586] INFO: [Route 35-16] Router Completed Successfully
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17501 ; free virtual = 39048
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Routing Is Done.
[2025-06-27 18:14:09,586] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-27 18:14:09,586] 158 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-27 18:14:09,586] route_design completed successfully
[2025-06-27 18:14:09,586] route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17501 ; free virtual = 39048
[2025-06-27 18:14:09,586] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-27 18:14:09,586] Writing XDEF routing.
[2025-06-27 18:14:09,586] Writing XDEF routing logical nets.
[2025-06-27 18:14:09,586] Writing XDEF routing special nets.
[2025-06-27 18:14:09,586] Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17397 ; free virtual = 39063
[2025-06-27 18:14:09,586] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-06-27 18:14:09,586] write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7127.957 ; gain = 0.000 ; free physical = 17467 ; free virtual = 39046
[2025-06-27 18:14:09,586] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-06-27 18:14:09,586] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-06-27 18:14:09,586] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-06-27 18:14:09,586] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-27 18:14:09,586] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-06-27 18:14:09,586] report_drc completed successfully
[2025-06-27 18:14:09,586] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-06-27 18:14:09,586] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-06-27 18:14:09,586] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-27 18:14:09,586] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-27 18:14:09,586] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-27 18:14:09,586] INFO: [DRC 23-133] Running Methodology with 8 threads
[2025-06-27 18:14:09,586] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_root/synth_out_of_context_l4gxawtv/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-06-27 18:14:09,586] report_methodology completed successfully
[2025-06-27 18:14:09,586] report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 7135.957 ; gain = 0.000 ; free physical = 17351 ; free virtual = 38931
[2025-06-27 18:14:09,586] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-06-27 18:14:09,586] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-06-27 18:14:09,586] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-27 18:14:09,586] Running Vector-less Activity Propagation...
[2025-06-27 18:14:09,586] 
[2025-06-27 18:14:09,586] Finished Running Vector-less Activity Propagation
[2025-06-27 18:14:09,586] 170 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-27 18:14:09,586] report_power completed successfully
[2025-06-27 18:14:09,586] report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 7159.969 ; gain = 24.012 ; free physical = 17314 ; free virtual = 38904
[2025-06-27 18:14:09,586] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-06-27 18:14:09,586] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-06-27 18:14:09,586] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2025-06-27 18:14:09,586] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-27 18:14:09,586] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-06-27 18:14:09,586] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-06-27 18:14:09,586] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-06-27 18:14:09,586] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-06-27 18:14:09,586] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2025-06-27 18:14:09,586] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-27 18:14:09,586] INFO: [Common 17-206] Exiting Vivado at Fri Jun 27 18:12:55 2025...
[2025-06-27 18:14:09,586] [Fri Jun 27 18:13:00 2025] impl_1 finished
[2025-06-27 18:14:09,586] wait_on_runs: Time (s): cpu = 00:01:51 ; elapsed = 00:05:54 . Memory (MB): peak = 2029.504 ; gain = 0.000 ; free physical = 22563 ; free virtual = 44155
[2025-06-27 18:14:09,587] # open_run impl_1
[2025-06-27 18:14:09,587] INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
[2025-06-27 18:14:09,587] Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3342.395 ; gain = 0.000 ; free physical = 21245 ; free virtual = 42837
[2025-06-27 18:14:09,587] INFO: [Netlist 29-17] Analyzing 2587 Unisim elements for replacement
[2025-06-27 18:14:09,587] INFO: [Netlist 29-28] Unisim Transformation completed in 33 CPU seconds
[2025-06-27 18:14:09,587] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-06-27 18:14:09,587] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-06-27 18:14:09,587] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-06-27 18:14:09,587] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-06-27 18:14:09,587] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-06-27 18:14:09,587] INFO: [Project 1-853] Binary constraint restore complete.
[2025-06-27 18:14:09,587] Reading XDEF placement.
[2025-06-27 18:14:09,587] Reading placer database...
[2025-06-27 18:14:09,587] Reading XDEF routing.
[2025-06-27 18:14:09,587] Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4374.113 ; gain = 78.367 ; free physical = 20324 ; free virtual = 41916
[2025-06-27 18:14:09,587] Restored from archive | CPU: 3.270000 secs | Memory: 86.233612 MB |
[2025-06-27 18:14:09,587] Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4374.113 ; gain = 78.367 ; free physical = 20324 ; free virtual = 41916
[2025-06-27 18:14:09,587] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4632.941 ; gain = 0.000 ; free physical = 20112 ; free virtual = 41703
[2025-06-27 18:14:09,587] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-06-27 18:14:09,587]   A total of 1077 instances were transformed.
[2025-06-27 18:14:09,587]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 510 instances
[2025-06-27 18:14:09,587]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[2], OPMODE[0], RSTD, RSTM, RSTP) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2025-06-27 18:14:09,587]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[4]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2025-06-27 18:14:09,587]   RAM16X1S => RAM32X1S (RAMS32): 534 instances
[2025-06-27 18:14:09,587]   RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4 instances
[2025-06-27 18:14:09,587]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
[2025-06-27 18:14:09,587]   RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 4 instances
[2025-06-27 18:14:09,587]   RAM64M8 => RAM64M8 (RAMD64E(x8)): 9 instances
[2025-06-27 18:14:09,587]   RAM64X1S => RAM64X1S (RAMS64E): 2 instances
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 4632.941 ; gain = 2603.438 ; free physical = 20112 ; free virtual = 41703
[2025-06-27 18:14:09,587] # report_utilization
[2025-06-27 18:14:09,587] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-27 18:14:09,587] ------------------------------------------------------------------------------------
[2025-06-27 18:14:09,587] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-27 18:14:09,587] | Date         : Fri Jun 27 18:13:52 2025
[2025-06-27 18:14:09,587] | Host         : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-27 18:14:09,587] | Command      : report_utilization
[2025-06-27 18:14:09,587] | Design       : finn_design_wrapper
[2025-06-27 18:14:09,587] | Device       : xcu50-fsvh2104-2L-e
[2025-06-27 18:14:09,587] | Speed File   : -2L
[2025-06-27 18:14:09,587] | Design State : Routed
[2025-06-27 18:14:09,587] ------------------------------------------------------------------------------------
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] Utilization Design Information
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] Table of Contents
[2025-06-27 18:14:09,587] -----------------
[2025-06-27 18:14:09,587] 1. CLB Logic
[2025-06-27 18:14:09,587] 1.1 Summary of Registers by Type
[2025-06-27 18:14:09,587] 2. CLB Logic Distribution
[2025-06-27 18:14:09,587] 3. BLOCKRAM
[2025-06-27 18:14:09,587] 4. ARITHMETIC
[2025-06-27 18:14:09,587] 5. I/O
[2025-06-27 18:14:09,587] 6. CLOCK
[2025-06-27 18:14:09,587] 7. ADVANCED
[2025-06-27 18:14:09,587] 8. CONFIGURATION
[2025-06-27 18:14:09,587] 9. Primitives
[2025-06-27 18:14:09,587] 10. Black Boxes
[2025-06-27 18:14:09,587] 11. Instantiated Netlists
[2025-06-27 18:14:09,587] 12. SLR Connectivity
[2025-06-27 18:14:09,587] 13. SLR Connectivity Matrix
[2025-06-27 18:14:09,587] 14. SLR CLB Logic and Dedicated Block Utilization
[2025-06-27 18:14:09,587] 15. SLR IO Utilization
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 1. CLB Logic
[2025-06-27 18:14:09,587] ------------
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] |          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
[2025-06-27 18:14:09,587] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] | CLB LUTs                   | 11367 |     0 |          0 |    871680 |  1.30 |
[2025-06-27 18:14:09,587] |   LUT as Logic             |  8818 |     0 |          0 |    871680 |  1.01 |
[2025-06-27 18:14:09,587] |   LUT as Memory            |  2549 |     0 |          0 |    403200 |  0.63 |
[2025-06-27 18:14:09,587] |     LUT as Distributed RAM |   485 |     0 |            |           |       |
[2025-06-27 18:14:09,587] |     LUT as Shift Register  |  2064 |     0 |            |           |       |
[2025-06-27 18:14:09,587] | CLB Registers              | 12836 |     0 |          0 |   1743360 |  0.74 |
[2025-06-27 18:14:09,587] |   Register as Flip Flop    | 12836 |     0 |          0 |   1743360 |  0.74 |
[2025-06-27 18:14:09,587] |   Register as Latch        |     0 |     0 |          0 |   1743360 |  0.00 |
[2025-06-27 18:14:09,587] | CARRY8                     |   468 |     0 |          0 |    108960 |  0.43 |
[2025-06-27 18:14:09,587] | F7 Muxes                   |   866 |     0 |          0 |    435840 |  0.20 |
[2025-06-27 18:14:09,587] | F8 Muxes                   |   212 |     0 |          0 |    217920 |  0.10 |
[2025-06-27 18:14:09,587] | F9 Muxes                   |     4 |     0 |          0 |    108960 | <0.01 |
[2025-06-27 18:14:09,587] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] * Warning! LUT value is adjusted to account for LUT combining.
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 1.1 Summary of Registers by Type
[2025-06-27 18:14:09,587] --------------------------------
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] +-------+--------------+-------------+--------------+
[2025-06-27 18:14:09,587] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-06-27 18:14:09,587] +-------+--------------+-------------+--------------+
[2025-06-27 18:14:09,587] | 0     |            _ |           - |            - |
[2025-06-27 18:14:09,587] | 0     |            _ |           - |          Set |
[2025-06-27 18:14:09,587] | 0     |            _ |           - |        Reset |
[2025-06-27 18:14:09,587] | 0     |            _ |         Set |            - |
[2025-06-27 18:14:09,587] | 0     |            _ |       Reset |            - |
[2025-06-27 18:14:09,587] | 0     |          Yes |           - |            - |
[2025-06-27 18:14:09,587] | 0     |          Yes |           - |          Set |
[2025-06-27 18:14:09,587] | 0     |          Yes |           - |        Reset |
[2025-06-27 18:14:09,587] | 169   |          Yes |         Set |            - |
[2025-06-27 18:14:09,587] | 12667 |          Yes |       Reset |            - |
[2025-06-27 18:14:09,587] +-------+--------------+-------------+--------------+
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 2. CLB Logic Distribution
[2025-06-27 18:14:09,587] -------------------------
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] |                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
[2025-06-27 18:14:09,587] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] | CLB                                        |  3131 |     0 |          0 |    108960 |  2.87 |
[2025-06-27 18:14:09,587] |   CLBL                                     |  1441 |     0 |            |           |       |
[2025-06-27 18:14:09,587] |   CLBM                                     |  1690 |     0 |            |           |       |
[2025-06-27 18:14:09,587] | LUT as Logic                               |  8818 |     0 |          0 |    871680 |  1.01 |
[2025-06-27 18:14:09,587] |   using O5 output only                     |   165 |       |            |           |       |
[2025-06-27 18:14:09,587] |   using O6 output only                     |  6874 |       |            |           |       |
[2025-06-27 18:14:09,587] |   using O5 and O6                          |  1779 |       |            |           |       |
[2025-06-27 18:14:09,587] | LUT as Memory                              |  2549 |     0 |          0 |    403200 |  0.63 |
[2025-06-27 18:14:09,587] |   LUT as Distributed RAM                   |   485 |     0 |            |           |       |
[2025-06-27 18:14:09,587] |     using O5 output only                   |     0 |       |            |           |       |
[2025-06-27 18:14:09,587] |     using O6 output only                   |   122 |       |            |           |       |
[2025-06-27 18:14:09,587] |     using O5 and O6                        |   363 |       |            |           |       |
[2025-06-27 18:14:09,587] |   LUT as Shift Register                    |  2064 |     0 |            |           |       |
[2025-06-27 18:14:09,587] |     using O5 output only                   |     0 |       |            |           |       |
[2025-06-27 18:14:09,587] |     using O6 output only                   |  2064 |       |            |           |       |
[2025-06-27 18:14:09,587] |     using O5 and O6                        |     0 |       |            |           |       |
[2025-06-27 18:14:09,587] | CLB Registers                              | 12836 |     0 |          0 |   1743360 |  0.74 |
[2025-06-27 18:14:09,587] |   Register driven from within the CLB      |  4077 |       |            |           |       |
[2025-06-27 18:14:09,587] |   Register driven from outside the CLB     |  8759 |       |            |           |       |
[2025-06-27 18:14:09,587] |     LUT in front of the register is unused |  6652 |       |            |           |       |
[2025-06-27 18:14:09,587] |     LUT in front of the register is used   |  2107 |       |            |           |       |
[2025-06-27 18:14:09,587] | Unique Control Sets                        |   209 |       |          0 |    217920 |  0.10 |
[2025-06-27 18:14:09,587] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] * * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 3. BLOCKRAM
[2025-06-27 18:14:09,587] -----------
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] +-------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] |     Site Type     | Used | Fixed | Prohibited | Available | Util% |
[2025-06-27 18:14:09,587] +-------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] | Block RAM Tile    | 23.5 |     0 |          0 |      1344 |  1.75 |
[2025-06-27 18:14:09,587] |   RAMB36/FIFO*    |    8 |     0 |          0 |      1344 |  0.60 |
[2025-06-27 18:14:09,587] |     RAMB36E2 only |    8 |       |            |           |       |
[2025-06-27 18:14:09,587] |   RAMB18          |   31 |     0 |          0 |      2688 |  1.15 |
[2025-06-27 18:14:09,587] |     RAMB18E2 only |   31 |       |            |           |       |
[2025-06-27 18:14:09,587] | URAM              |    0 |     0 |          0 |       640 |  0.00 |
[2025-06-27 18:14:09,587] +-------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 4. ARITHMETIC
[2025-06-27 18:14:09,587] -------------
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] +----------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-06-27 18:14:09,587] +----------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] | DSPs           |  512 |     0 |          0 |      5952 |  8.60 |
[2025-06-27 18:14:09,587] |   DSP48E2 only |  512 |       |            |           |       |
[2025-06-27 18:14:09,587] +----------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 5. I/O
[2025-06-27 18:14:09,587] ------
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] +------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] |     Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2025-06-27 18:14:09,587] +------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] | Bonded IOB       |    0 |     0 |          0 |       416 |  0.00 |
[2025-06-27 18:14:09,587] | HPIOB_M          |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-27 18:14:09,587] | HPIOB_S          |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-27 18:14:09,587] | HPIOB_SNGL       |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-27 18:14:09,587] | HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-27 18:14:09,587] | HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-27 18:14:09,587] | BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-27 18:14:09,587] | BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
[2025-06-27 18:14:09,587] | BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-27 18:14:09,587] | RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-27 18:14:09,587] +------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] 6. CLOCK
[2025-06-27 18:14:09,587] --------
[2025-06-27 18:14:09,587] 
[2025-06-27 18:14:09,587] +----------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-06-27 18:14:09,587] +----------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,587] | GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       672 |  0.00 |
[2025-06-27 18:14:09,588] |   BUFGCE             |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-27 18:14:09,588] |   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-27 18:14:09,588] |   BUFG_GT            |    0 |     0 |          0 |       384 |  0.00 |
[2025-06-27 18:14:09,588] |   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-27 18:14:09,588] | PLL                  |    0 |     0 |          0 |        16 |  0.00 |
[2025-06-27 18:14:09,588] | MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
[2025-06-27 18:14:09,588] +----------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,588] * Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 7. ADVANCED
[2025-06-27 18:14:09,588] -----------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] +----------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,588] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-06-27 18:14:09,588] +----------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,588] | CMACE4               |    0 |     0 |          0 |         5 |  0.00 |
[2025-06-27 18:14:09,588] | GTYE4_CHANNEL        |    0 |     0 |          0 |        20 |  0.00 |
[2025-06-27 18:14:09,588] | GTYE4_COMMON         |    0 |     0 |          0 |         5 |  0.00 |
[2025-06-27 18:14:09,588] | HBM_REF_CLK          |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-27 18:14:09,588] | HBM_SNGLBLI_INTF_APB |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-27 18:14:09,588] | HBM_SNGLBLI_INTF_AXI |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-27 18:14:09,588] | ILKNE4               |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-27 18:14:09,588] | OBUFDS_GTE4          |    0 |     0 |          0 |        10 |  0.00 |
[2025-06-27 18:14:09,588] | OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        10 |  0.00 |
[2025-06-27 18:14:09,588] | PCIE40E4             |    0 |     0 |          0 |         1 |  0.00 |
[2025-06-27 18:14:09,588] | PCIE4CE4             |    0 |     0 |          0 |         4 |  0.00 |
[2025-06-27 18:14:09,588] | SYSMONE4             |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-27 18:14:09,588] +----------------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 8. CONFIGURATION
[2025-06-27 18:14:09,588] ----------------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] +-------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,588] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-06-27 18:14:09,588] +-------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,588] | BSCANE2     |    0 |     0 |          0 |         8 |  0.00 |
[2025-06-27 18:14:09,588] | DNA_PORTE2  |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-27 18:14:09,588] | EFUSE_USR   |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-27 18:14:09,588] | FRAME_ECCE4 |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-27 18:14:09,588] | ICAPE3      |    0 |     0 |          0 |         4 |  0.00 |
[2025-06-27 18:14:09,588] | MASTER_JTAG |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-27 18:14:09,588] | STARTUPE3   |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-27 18:14:09,588] +-------------+------+-------+------------+-----------+-------+
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 9. Primitives
[2025-06-27 18:14:09,588] -------------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] +----------+-------+---------------------+
[2025-06-27 18:14:09,588] | Ref Name |  Used | Functional Category |
[2025-06-27 18:14:09,588] +----------+-------+---------------------+
[2025-06-27 18:14:09,588] | FDRE     | 12667 |            Register |
[2025-06-27 18:14:09,588] | LUT3     |  3222 |                 CLB |
[2025-06-27 18:14:09,588] | LUT2     |  2225 |                 CLB |
[2025-06-27 18:14:09,588] | SRLC32E  |  2064 |                 CLB |
[2025-06-27 18:14:09,588] | LUT6     |  1814 |                 CLB |
[2025-06-27 18:14:09,588] | LUT4     |  1681 |                 CLB |
[2025-06-27 18:14:09,588] | LUT5     |  1439 |                 CLB |
[2025-06-27 18:14:09,588] | MUXF7    |   866 |                 CLB |
[2025-06-27 18:14:09,588] | RAMS32   |   558 |                 CLB |
[2025-06-27 18:14:09,588] | DSP48E2  |   512 |          Arithmetic |
[2025-06-27 18:14:09,588] | CARRY8   |   468 |                 CLB |
[2025-06-27 18:14:09,588] | LUT1     |   216 |                 CLB |
[2025-06-27 18:14:09,588] | MUXF8    |   212 |                 CLB |
[2025-06-27 18:14:09,588] | FDSE     |   169 |            Register |
[2025-06-27 18:14:09,588] | RAMD32   |   168 |                 CLB |
[2025-06-27 18:14:09,588] | RAMD64E  |    72 |                 CLB |
[2025-06-27 18:14:09,588] | RAMS64E1 |    32 |                 CLB |
[2025-06-27 18:14:09,588] | RAMB18E2 |    31 |            BLOCKRAM |
[2025-06-27 18:14:09,588] | RAMS64E  |    18 |                 CLB |
[2025-06-27 18:14:09,588] | RAMB36E2 |     8 |            BLOCKRAM |
[2025-06-27 18:14:09,588] | MUXF9    |     4 |                 CLB |
[2025-06-27 18:14:09,588] +----------+-------+---------------------+
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 10. Black Boxes
[2025-06-27 18:14:09,588] ---------------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] +----------+------+
[2025-06-27 18:14:09,588] | Ref Name | Used |
[2025-06-27 18:14:09,588] +----------+------+
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 11. Instantiated Netlists
[2025-06-27 18:14:09,588] -------------------------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] +----------+------+
[2025-06-27 18:14:09,588] | Ref Name | Used |
[2025-06-27 18:14:09,588] +----------+------+
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 12. SLR Connectivity
[2025-06-27 18:14:09,588] --------------------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] +----------------------------------+------+-------+-----------+-------+
[2025-06-27 18:14:09,588] |                                  | Used | Fixed | Available | Util% |
[2025-06-27 18:14:09,588] +----------------------------------+------+-------+-----------+-------+
[2025-06-27 18:14:09,588] | SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
[2025-06-27 18:14:09,588] |   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
[2025-06-27 18:14:09,588] |     Using TX_REG only            |    0 |     0 |           |       |
[2025-06-27 18:14:09,588] |     Using RX_REG only            |    0 |     0 |           |       |
[2025-06-27 18:14:09,588] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2025-06-27 18:14:09,588] |   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
[2025-06-27 18:14:09,588] |     Using TX_REG only            |    0 |     0 |           |       |
[2025-06-27 18:14:09,588] |     Using RX_REG only            |    0 |     0 |           |       |
[2025-06-27 18:14:09,588] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2025-06-27 18:14:09,588] +----------------------------------+------+-------+-----------+-------+
[2025-06-27 18:14:09,588] | Total SLLs Used                  |    0 |       |           |       |
[2025-06-27 18:14:09,588] +----------------------------------+------+-------+-----------+-------+
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 13. SLR Connectivity Matrix
[2025-06-27 18:14:09,588] ---------------------------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] +-----------+------+------+
[2025-06-27 18:14:09,588] | FROM \ TO | SLR1 | SLR0 |
[2025-06-27 18:14:09,588] +-----------+------+------+
[2025-06-27 18:14:09,588] | SLR1      |    0 |    0 |
[2025-06-27 18:14:09,588] | SLR0      |    0 |    0 |
[2025-06-27 18:14:09,588] +-----------+------+------+
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 14. SLR CLB Logic and Dedicated Block Utilization
[2025-06-27 18:14:09,588] -------------------------------------------------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] +----------------------------+-------+------+--------+--------+
[2025-06-27 18:14:09,588] |          Site Type         |  SLR0 | SLR1 | SLR0 % | SLR1 % |
[2025-06-27 18:14:09,588] +----------------------------+-------+------+--------+--------+
[2025-06-27 18:14:09,588] | CLB                        |  3131 |    0 |   5.70 |   0.00 |
[2025-06-27 18:14:09,588] |   CLBL                     |  1441 |    0 |   4.92 |   0.00 |
[2025-06-27 18:14:09,588] |   CLBM                     |  1690 |    0 |   6.58 |   0.00 |
[2025-06-27 18:14:09,588] | CLB LUTs                   | 11367 |    0 |   2.59 |   0.00 |
[2025-06-27 18:14:09,588] |   LUT as Logic             |  8818 |    0 |   2.01 |   0.00 |
[2025-06-27 18:14:09,588] |   LUT as Memory            |  2549 |    0 |   1.24 |   0.00 |
[2025-06-27 18:14:09,588] |     LUT as Distributed RAM |   485 |    0 |   0.24 |   0.00 |
[2025-06-27 18:14:09,588] |     LUT as Shift Register  |  2064 |    0 |   1.00 |   0.00 |
[2025-06-27 18:14:09,588] | CLB Registers              | 12836 |    0 |   1.46 |   0.00 |
[2025-06-27 18:14:09,588] | CARRY8                     |   468 |    0 |   0.85 |   0.00 |
[2025-06-27 18:14:09,588] | F7 Muxes                   |   866 |    0 |   0.39 |   0.00 |
[2025-06-27 18:14:09,588] | F8 Muxes                   |   212 |    0 |   0.19 |   0.00 |
[2025-06-27 18:14:09,588] | F9 Muxes                   |     4 |    0 |  <0.01 |   0.00 |
[2025-06-27 18:14:09,588] | Block RAM Tile             |  23.5 |    0 |   3.50 |   0.00 |
[2025-06-27 18:14:09,588] |   RAMB36/FIFO              |     8 |    0 |   1.19 |   0.00 |
[2025-06-27 18:14:09,588] |   RAMB18                   |    31 |    0 |   2.31 |   0.00 |
[2025-06-27 18:14:09,588] | URAM                       |     0 |    0 |   0.00 |   0.00 |
[2025-06-27 18:14:09,588] | DSPs                       |   512 |    0 |  17.78 |   0.00 |
[2025-06-27 18:14:09,588] | Unique Control Sets        |   209 |    0 |   0.19 |   0.00 |
[2025-06-27 18:14:09,588] +----------------------------+-------+------+--------+--------+
[2025-06-27 18:14:09,588] * Note: Available Control Sets based on CLB Registers / 8
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 15. SLR IO Utilization
[2025-06-27 18:14:09,588] ----------------------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-27 18:14:09,588] | SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
[2025-06-27 18:14:09,588] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-27 18:14:09,588] | SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2025-06-27 18:14:09,588] | SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2025-06-27 18:14:09,588] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-27 18:14:09,588] | Total     |         0 |         |          0 |          |          0 |          |   0 |
[2025-06-27 18:14:09,588] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] # report_timing
[2025-06-27 18:14:09,588] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
[2025-06-27 18:14:09,588] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-27 18:14:09,588] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-27 18:14:09,588] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-27 18:14:09,588] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-06-27 18:14:09,588] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-27 18:14:09,588] -----------------------------------------------------------------------------------------
[2025-06-27 18:14:09,588] | Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-27 18:14:09,588] | Date              : Fri Jun 27 18:13:54 2025
[2025-06-27 18:14:09,588] | Host              : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-27 18:14:09,588] | Command           : report_timing
[2025-06-27 18:14:09,588] | Design            : finn_design_wrapper
[2025-06-27 18:14:09,588] | Device            : xcu50-fsvh2104
[2025-06-27 18:14:09,588] | Speed File        : -2L  PRODUCTION 1.30 05-01-2022
[2025-06-27 18:14:09,588] | Temperature Grade : E
[2025-06-27 18:14:09,588] -----------------------------------------------------------------------------------------
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] Timing Report
[2025-06-27 18:14:09,588] 
[2025-06-27 18:14:09,588] Slack (MET) :             3.584ns  (required time - arrival time)
[2025-06-27 18:14:09,589]   Source:                 finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U49/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg/DSP_OUTPUT_INST/CLK
[2025-06-27 18:14:09,589]                             (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-06-27 18:14:09,589]   Destination:            finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/D
[2025-06-27 18:14:09,589]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-06-27 18:14:09,589]   Path Group:             ap_clk
[2025-06-27 18:14:09,589]   Path Type:              Setup (Max at Slow Process Corner)
[2025-06-27 18:14:09,589]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-06-27 18:14:09,589]   Data Path Delay:        6.366ns  (logic 1.731ns (27.189%)  route 4.635ns (72.811%))
[2025-06-27 18:14:09,589]   Logic Levels:           14  (CARRY8=6 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
[2025-06-27 18:14:09,589]   Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
[2025-06-27 18:14:09,589]     Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 )
[2025-06-27 18:14:09,589]     Source Clock Delay      (SCD):    0.060ns
[2025-06-27 18:14:09,589]     Clock Pessimism Removal (CPR):    0.000ns
[2025-06-27 18:14:09,589]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-06-27 18:14:09,589]     Total System Jitter     (TSJ):    0.071ns
[2025-06-27 18:14:09,589]     Total Input Jitter      (TIJ):    0.000ns
[2025-06-27 18:14:09,589]     Discrete Jitter          (DJ):    0.000ns
[2025-06-27 18:14:09,589]     Phase Error              (PE):    0.000ns
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-06-27 18:14:09,589]   -------------------------------------------------------------------    -------------------
[2025-06-27 18:14:09,589]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-06-27 18:14:09,589]                                                       0.000     0.000 r  ap_clk (IN)
[2025-06-27 18:14:09,589]                          net (fo=18853, unset)        0.060     0.060    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U49/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg/CLK
[2025-06-27 18:14:09,589]     DSP48E2_X16Y17       DSP_OUTPUT                                   r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U49/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg/DSP_OUTPUT_INST/CLK
[2025-06-27 18:14:09,589]   -------------------------------------------------------------------    -------------------
[2025-06-27 18:14:09,589]     DSP48E2_X16Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[2])
[2025-06-27 18:14:09,589]                                                       0.218     0.278 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U49/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg/DSP_OUTPUT_INST/P[2]
[2025-06-27 18:14:09,589]                          net (fo=1, routed)           0.334     0.612    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U45/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/add_i5_i3_49234_fu_300_reg[12]_i_125_0[2]
[2025-06-27 18:14:09,589]     SLICE_X122Y49        LUT2 (Prop_C6LUT_SLICEM_I1_O)
[2025-06-27 18:14:09,589]                                                       0.037     0.649 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U45/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/add_i5_i3_49234_fu_300[12]_i_187/O
[2025-06-27 18:14:09,589]                          net (fo=1, routed)           0.021     0.670    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U45/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/add_i5_i3_49234_fu_300[12]_i_187_n_3
[2025-06-27 18:14:09,589]     SLICE_X122Y49        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
[2025-06-27 18:14:09,589]                                                       0.200     0.870 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U45/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/add_i5_i3_49234_fu_300_reg[12]_i_156/O[5]
[2025-06-27 18:14:09,589]                          net (fo=1, routed)           0.547     1.417    MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/sext_ln840_13_fu_2420_p1[5]
[2025-06-27 18:14:09,589]     SLICE_X128Y47        LUT2 (Prop_F6LUT_SLICEM_I1_O)
[2025-06-27 18:14:09,589]                                                       0.123     1.540 r  add_i5_i3_49234_fu_300[12]_i_112/O
[2025-06-27 18:14:09,589]                          net (fo=1, routed)           0.022     1.562    add_i5_i3_49234_fu_300[12]_i_112_n_3
[2025-06-27 18:14:09,589]     SLICE_X128Y47        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
[2025-06-27 18:14:09,589]                                                       0.131     1.693 r  add_i5_i3_49234_fu_300_reg[12]_i_70/O[6]
[2025-06-27 18:14:09,589]                          net (fo=3, routed)           0.482     2.175    MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/sext_ln840_20_fu_2446_p1[6]
[2025-06-27 18:14:09,589]     SLICE_X127Y43        LUT6 (Prop_H6LUT_SLICEL_I0_O)
[2025-06-27 18:14:09,589]                                                       0.124     2.299 r  add_i5_i3_49234_fu_300[12]_i_53/O
[2025-06-27 18:14:09,589]                          net (fo=1, routed)           0.010     2.309    add_i5_i3_49234_fu_300[12]_i_53_n_3
[2025-06-27 18:14:09,589]     SLICE_X127Y43        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
[2025-06-27 18:14:09,589]                                                       0.115     2.424 r  add_i5_i3_49234_fu_300_reg[12]_i_15/CO[7]
[2025-06-27 18:14:09,589]                          net (fo=1, routed)           0.026     2.450    add_i5_i3_49234_fu_300_reg[12]_i_15_n_3
[2025-06-27 18:14:09,589]     SLICE_X127Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
[2025-06-27 18:14:09,589]                                                       0.076     2.526 r  add_i5_i3_49234_fu_300_reg[12]_i_13/O[1]
[2025-06-27 18:14:09,589]                          net (fo=2, routed)           0.447     2.973    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/add_i5_i3_49234_fu_300_reg[12]_0[1]
[2025-06-27 18:14:09,589]     SLICE_X127Y67        LUT4 (Prop_H6LUT_SLICEL_I3_O)
[2025-06-27 18:14:09,589]                                                       0.090     3.063 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/add_i5_i3_49234_fu_300[12]_i_4/O
[2025-06-27 18:14:09,589]                          net (fo=2, routed)           0.409     3.472    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/add_i5_i3_49234_fu_300[12]_i_4_n_3
[2025-06-27 18:14:09,589]     SLICE_X126Y67        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[3])
[2025-06-27 18:14:09,589]                                                       0.100     3.572 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/add_i5_i3_49234_fu_300_reg[12]_i_2/O[3]
[2025-06-27 18:14:09,589]                          net (fo=31, routed)          1.190     4.763    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/add_ln840_49_fu_2546_p2[11]
[2025-06-27 18:14:09,589]     SLICE_X144Y86        LUT3 (Prop_F6LUT_SLICEL_I0_O)
[2025-06-27 18:14:09,589]                                                       0.049     4.812 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/B_V_data_1_payload_A[3]_i_75__0/O
[2025-06-27 18:14:09,589]                          net (fo=1, routed)           0.011     4.823    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/B_V_data_1_payload_A[3]_i_75__0_n_3
[2025-06-27 18:14:09,589]     SLICE_X144Y86        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[6])
[2025-06-27 18:14:09,589]                                                       0.109     4.932 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/B_V_data_1_payload_A_reg[3]_i_13__0/CO[6]
[2025-06-27 18:14:09,589]                          net (fo=3, routed)           0.362     5.293    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[3]_6[0]
[2025-06-27 18:14:09,589]     SLICE_X143Y76        LUT4 (Prop_C5LUT_SLICEL_I0_O)
[2025-06-27 18:14:09,589]                                                       0.158     5.451 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A[3]_i_19__0/O
[2025-06-27 18:14:09,589]                          net (fo=1, routed)           0.203     5.654    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A[3]_i_19__0_n_3
[2025-06-27 18:14:09,589]     SLICE_X143Y76        LUT5 (Prop_E6LUT_SLICEL_I1_O)
[2025-06-27 18:14:09,589]                                                       0.051     5.705 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A[3]_i_7__1/O
[2025-06-27 18:14:09,589]                          net (fo=3, routed)           0.251     5.956    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/zext_ln840_4_fu_2900_p1[1]
[2025-06-27 18:14:09,589]     SLICE_X138Y75        LUT6 (Prop_H6LUT_SLICEL_I4_O)
[2025-06-27 18:14:09,589]                                                       0.150     6.106 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A[2]_i_1__1/O
[2025-06-27 18:14:09,589]                          net (fo=2, routed)           0.320     6.426    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_60_out_V_TDATA[2]
[2025-06-27 18:14:09,589]     SLICE_X139Y74        FDRE                                         r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/D
[2025-06-27 18:14:09,589]   -------------------------------------------------------------------    -------------------
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-06-27 18:14:09,589]                                                       0.000    10.000 r  ap_clk (IN)
[2025-06-27 18:14:09,589]                          net (fo=18853, unset)        0.021    10.021    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/ap_clk
[2025-06-27 18:14:09,589]     SLICE_X139Y74        FDRE                                         r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/C
[2025-06-27 18:14:09,589]                          clock pessimism              0.000    10.021
[2025-06-27 18:14:09,589]                          clock uncertainty           -0.035     9.986
[2025-06-27 18:14:09,589]     SLICE_X139Y74        FDRE (Setup_FFF_SLICEM_C_D)
[2025-06-27 18:14:09,589]                                                       0.025    10.011    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]
[2025-06-27 18:14:09,589]   -------------------------------------------------------------------
[2025-06-27 18:14:09,589]                          required time                         10.011
[2025-06-27 18:14:09,589]                          arrival time                          -6.426
[2025-06-27 18:14:09,589]   -------------------------------------------------------------------
[2025-06-27 18:14:09,589]                          slack                                  3.584
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] # report_power
[2025-06-27 18:14:09,589] Command: report_power
[2025-06-27 18:14:09,589] Running Vector-less Activity Propagation...
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] Finished Running Vector-less Activity Propagation
[2025-06-27 18:14:09,589] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-27 18:14:09,589] ----------------------------------------------------------------------------------------
[2025-06-27 18:14:09,589] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-27 18:14:09,589] | Date             : Fri Jun 27 18:14:03 2025
[2025-06-27 18:14:09,589] | Host             : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-27 18:14:09,589] | Command          : report_power
[2025-06-27 18:14:09,589] | Design           : finn_design_wrapper
[2025-06-27 18:14:09,589] | Device           : xcu50-fsvh2104-2L-e
[2025-06-27 18:14:09,589] | Design State     : routed
[2025-06-27 18:14:09,589] | Grade            : extended
[2025-06-27 18:14:09,589] | Process          : typical
[2025-06-27 18:14:09,589] | Characterization : Production
[2025-06-27 18:14:09,589] ----------------------------------------------------------------------------------------
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] Power Report
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] Table of Contents
[2025-06-27 18:14:09,589] -----------------
[2025-06-27 18:14:09,589] 1. Summary
[2025-06-27 18:14:09,589] 1.1 On-Chip Components
[2025-06-27 18:14:09,589] 1.2 Power Supply Summary
[2025-06-27 18:14:09,589] 1.3 Confidence Level
[2025-06-27 18:14:09,589] 2. Settings
[2025-06-27 18:14:09,589] 2.1 Environment
[2025-06-27 18:14:09,589] 2.2 Clock Constraints
[2025-06-27 18:14:09,589] 3. Detailed Reports
[2025-06-27 18:14:09,589] 3.1 By Hierarchy
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] 1. Summary
[2025-06-27 18:14:09,589] ----------
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] +--------------------------+--------------+
[2025-06-27 18:14:09,589] | Total On-Chip Power (W)  | 2.459        |
[2025-06-27 18:14:09,589] |   FPGA Power (W)         | 2.219        |
[2025-06-27 18:14:09,589] |   HBM Power (W)          | 0.240        |
[2025-06-27 18:14:09,589] | Design Power Budget (W)  | Unspecified* |
[2025-06-27 18:14:09,589] | Power Budget Margin (W)  | NA           |
[2025-06-27 18:14:09,589] | Dynamic (W)              | 0.243        |
[2025-06-27 18:14:09,589] | Device Static (W)        | 2.216        |
[2025-06-27 18:14:09,589] | Effective TJA (C/W)      | 0.5          |
[2025-06-27 18:14:09,589] | Max Ambient (C)          | 98.7         |
[2025-06-27 18:14:09,589] | Junction Temperature (C) | 26.3         |
[2025-06-27 18:14:09,589] | Confidence Level         | Medium       |
[2025-06-27 18:14:09,589] | Setting File             | ---          |
[2025-06-27 18:14:09,589] | Simulation Activity File | ---          |
[2025-06-27 18:14:09,589] | Design Nets Matched      | NA           |
[2025-06-27 18:14:09,589] +--------------------------+--------------+
[2025-06-27 18:14:09,589] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] 1.1 On-Chip Components
[2025-06-27 18:14:09,589] ----------------------
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] +--------------------------+-----------+----------+-----------+-----------------+
[2025-06-27 18:14:09,589] | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
[2025-06-27 18:14:09,589] +--------------------------+-----------+----------+-----------+-----------------+
[2025-06-27 18:14:09,589] | Clocks                   |     0.059 |        3 |       --- |             --- |
[2025-06-27 18:14:09,589] | CLB Logic                |     0.047 |    29223 |       --- |             --- |
[2025-06-27 18:14:09,589] |   LUT as Logic           |     0.028 |     8818 |    871680 |            1.01 |
[2025-06-27 18:14:09,589] |   LUT as Distributed RAM |     0.009 |      485 |    403200 |            0.12 |
[2025-06-27 18:14:09,589] |   LUT as Shift Register  |     0.007 |     2064 |    403200 |            0.51 |
[2025-06-27 18:14:09,589] |   CARRY8                 |     0.001 |      468 |    108960 |            0.43 |
[2025-06-27 18:14:09,589] |   Register               |     0.001 |    12836 |   1743360 |            0.74 |
[2025-06-27 18:14:09,589] |   Others                 |     0.000 |     1328 |       --- |             --- |
[2025-06-27 18:14:09,589] |   F7/F8 Muxes            |     0.000 |     1078 |    871680 |            0.12 |
[2025-06-27 18:14:09,589] | Signals                  |     0.040 |    31912 |       --- |             --- |
[2025-06-27 18:14:09,589] | Block RAM                |     0.020 |     23.5 |      1344 |            1.75 |
[2025-06-27 18:14:09,589] | DSPs                     |     0.077 |      512 |      5952 |            8.60 |
[2025-06-27 18:14:09,589] | Static Power             |     2.216 |          |           |                 |
[2025-06-27 18:14:09,589] | Total                    |     2.459 |          |           |                 |
[2025-06-27 18:14:09,589] +--------------------------+-----------+----------+-----------+-----------------+
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] 1.2 Power Supply Summary
[2025-06-27 18:14:09,589] ------------------------
[2025-06-27 18:14:09,589] 
[2025-06-27 18:14:09,589] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-27 18:14:09,589] | Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-06-27 18:14:09,589] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-27 18:14:09,589] | Vccint     |       0.850 |     1.136 |       0.284 |      0.852 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vccint_io  |       0.850 |     0.201 |       0.000 |      0.201 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vccbram    |       0.850 |     0.022 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vccaux     |       1.800 |     0.550 |       0.000 |      0.550 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vccaux_io  |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | Vccadc     |       1.800 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | VCC_IO_HBM |       1.200 |     0.082 |       0.000 |      0.082 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,589] | VCC_HBM    |       1.200 |     0.076 |       0.000 |      0.076 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,590] | VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,590] | MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,590] | MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,590] | MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-27 18:14:09,590] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 1.3 Confidence Level
[2025-06-27 18:14:09,590] --------------------
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-27 18:14:09,590] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-06-27 18:14:09,590] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-27 18:14:09,590] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-06-27 18:14:09,590] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-06-27 18:14:09,590] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-06-27 18:14:09,590] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-06-27 18:14:09,590] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-06-27 18:14:09,590] |                             |            |                                                |                                                                                                            |
[2025-06-27 18:14:09,590] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-06-27 18:14:09,590] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 2. Settings
[2025-06-27 18:14:09,590] -----------
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 2.1 Environment
[2025-06-27 18:14:09,590] ---------------
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] +-----------------------+--------------------------+
[2025-06-27 18:14:09,590] | Ambient Temp (C)      | 25.0                     |
[2025-06-27 18:14:09,590] | ThetaJA (C/W)         | 0.5                      |
[2025-06-27 18:14:09,590] | Airflow (LFM)         | 250                      |
[2025-06-27 18:14:09,590] | Heat Sink             | medium (Medium Profile)  |
[2025-06-27 18:14:09,590] | ThetaSA (C/W)         | 0.7                      |
[2025-06-27 18:14:09,590] | Board Selection       | medium (10"x10")         |
[2025-06-27 18:14:09,590] | # of Board Layers     | 12to15 (12 to 15 Layers) |
[2025-06-27 18:14:09,590] | Board Temperature (C) | 25.0                     |
[2025-06-27 18:14:09,590] +-----------------------+--------------------------+
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 2.2 Clock Constraints
[2025-06-27 18:14:09,590] ---------------------
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] +--------+--------+-----------------+
[2025-06-27 18:14:09,590] | Clock  | Domain | Constraint (ns) |
[2025-06-27 18:14:09,590] +--------+--------+-----------------+
[2025-06-27 18:14:09,590] | ap_clk | ap_clk |            10.0 |
[2025-06-27 18:14:09,590] +--------+--------+-----------------+
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 3. Detailed Reports
[2025-06-27 18:14:09,590] -------------------
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 3.1 By Hierarchy
[2025-06-27 18:14:09,590] ----------------
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] +-------------------------------------+-----------+
[2025-06-27 18:14:09,590] | Name                                | Power (W) |
[2025-06-27 18:14:09,590] +-------------------------------------+-----------+
[2025-06-27 18:14:09,590] | finn_design_wrapper                 |     0.243 |
[2025-06-27 18:14:09,590] |   finn_design_i                     |     0.239 |
[2025-06-27 18:14:09,590] |     ConvolutionInputGenerator_rtl_0 |     0.003 |
[2025-06-27 18:14:09,590] |       inst                          |     0.003 |
[2025-06-27 18:14:09,590] |     ConvolutionInputGenerator_rtl_1 |     0.006 |
[2025-06-27 18:14:09,590] |       inst                          |     0.006 |
[2025-06-27 18:14:09,590] |     MVAU_hls_0                      |     0.054 |
[2025-06-27 18:14:09,590] |       MVAU_hls_0                    |     0.054 |
[2025-06-27 18:14:09,590] |     MVAU_hls_1                      |     0.064 |
[2025-06-27 18:14:09,590] |       MVAU_hls_1                    |     0.054 |
[2025-06-27 18:14:09,590] |       MVAU_hls_1_wstrm              |     0.010 |
[2025-06-27 18:14:09,590] |     MVAU_hls_2                      |     0.049 |
[2025-06-27 18:14:09,590] |       MVAU_hls_2                    |     0.041 |
[2025-06-27 18:14:09,590] |       MVAU_hls_2_wstrm              |     0.007 |
[2025-06-27 18:14:09,590] |     MVAU_hls_3                      |     0.025 |
[2025-06-27 18:14:09,590] |       MVAU_hls_3                    |     0.017 |
[2025-06-27 18:14:09,590] |       MVAU_hls_3_wstrm              |     0.002 |
[2025-06-27 18:14:09,590] |     MVAU_rtl_0                      |     0.004 |
[2025-06-27 18:14:09,590] |       MVAU_rtl_0                    |     0.002 |
[2025-06-27 18:14:09,590] |       MVAU_rtl_0_wstrm              |     0.002 |
[2025-06-27 18:14:09,590] |     StreamingFIFO_rtl_1             |     0.016 |
[2025-06-27 18:14:09,590] |       inst                          |     0.016 |
[2025-06-27 18:14:09,590] |     StreamingFIFO_rtl_10            |     0.001 |
[2025-06-27 18:14:09,590] |       inst                          |     0.001 |
[2025-06-27 18:14:09,590] |     StreamingFIFO_rtl_2             |     0.001 |
[2025-06-27 18:14:09,590] |       fifo                          |     0.001 |
[2025-06-27 18:14:09,590] |     StreamingFIFO_rtl_4             |     0.006 |
[2025-06-27 18:14:09,590] |       inst                          |     0.006 |
[2025-06-27 18:14:09,590] |     StreamingMaxPool_hls_0          |     0.002 |
[2025-06-27 18:14:09,590] |       inst                          |     0.002 |
[2025-06-27 18:14:09,590] |     StreamingMaxPool_hls_1          |     0.003 |
[2025-06-27 18:14:09,590] |       inst                          |     0.003 |
[2025-06-27 18:14:09,590] +-------------------------------------+-----------+
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 
[2025-06-27 18:14:09,590] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-27 18:14:09,590] report_power completed successfully
[2025-06-27 18:14:09,590] report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 5238.949 ; gain = 466.387 ; free physical = 19778 ; free virtual = 41369
[2025-06-27 18:14:09,590] # set util [report_utilization -return_string]
[2025-06-27 18:14:09,590] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-06-27 18:14:09,590] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-06-27 18:14:09,590] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-06-27 18:14:09,590] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2025-06-27 18:14:09,590] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2025-06-27 18:14:09,590] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-06-27 18:14:09,590] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-06-27 18:14:09,590] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-06-27 18:14:09,590] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-06-27 18:14:09,590] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-06-27 18:14:09,590] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-06-27 18:14:09,590] # set vivado_version [version -short]
[2025-06-27 18:14:09,590] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-06-27 18:14:09,590] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-06-27 18:14:09,590] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-06-27 18:14:09,590] LUT: 11367 FF: 12836 DSP: 0 BRAM: 23
[2025-06-27 18:14:09,590] # set fp [open res.txt w]
[2025-06-27 18:14:09,590] # puts $fp "LUT=$util_lut"
[2025-06-27 18:14:09,590] # puts $fp "LUTRAM=$util_lutram"
[2025-06-27 18:14:09,590] # puts $fp "FF=$util_ff"
[2025-06-27 18:14:09,590] # puts $fp "DSP=$util_dsp"
[2025-06-27 18:14:09,590] # puts $fp "BRAM=$util_bram"
[2025-06-27 18:14:09,590] # puts $fp "BRAM_18K=$util_bram18"
[2025-06-27 18:14:09,590] # puts $fp "BRAM_36K=$util_bram36"
[2025-06-27 18:14:09,590] # puts $fp "URAM=$util_uram"
[2025-06-27 18:14:09,590] # puts $fp "Carry=$util_carry"
[2025-06-27 18:14:09,590] # puts $fp "WNS=$time_wns"
[2025-06-27 18:14:09,590] # puts $fp "Delay=$time_wns"
[2025-06-27 18:14:09,590] # puts $fp "vivado_version=$vivado_version"
[2025-06-27 18:14:09,590] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-06-27 18:14:09,590] # close $fp
[2025-06-27 18:14:09,590] # exit
[2025-06-27 18:14:09,590] INFO: [Common 17-206] Exiting Vivado at Fri Jun 27 18:14:05 2025...
[2025-06-27 18:14:09,590] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2025-06-27 18:14:09,590] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2025-06-27 18:14:09,590] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2025-06-27 18:14:09,590] cat: finn_design_wrapper.xdc: input file is output file
[2025-06-27 18:14:09,590] ['LUT', '11367']
[2025-06-27 18:14:09,590] ['LUTRAM', '2549']
[2025-06-27 18:14:09,590] ['FF', '12836']
[2025-06-27 18:14:09,590] ['DSP', '0']
[2025-06-27 18:14:09,590] ['BRAM', '23']
[2025-06-27 18:14:09,590] ['BRAM_18K', '31']
[2025-06-27 18:14:09,590] ['BRAM_36K', '8']
[2025-06-27 18:14:09,590] ['URAM', '0']
[2025-06-27 18:14:09,590] ['Carry', '468']
[2025-06-27 18:14:09,590] ['WNS', '3.584']
[2025-06-27 18:14:09,590] ['Delay', '3.584']
[2025-06-27 18:14:09,590] ['vivado_version', '2022.2']
[2025-06-27 18:14:09,590] ['vivado_build_no', '3671981']
[2025-06-27 18:14:09,590] ['']
[2025-06-27 18:14:09,593] Running step: step_synthesize_bitfile [17/19]
[2025-06-27 18:14:09,594] Running step: step_make_pynq_driver [18/19]
[2025-06-27 18:14:09,595] Running step: step_deployment_package [19/19]
