# UVM ç¯å¢ƒå¯åŠ¨æµç¨‹è¯¦è§£ ğŸ­

UVM (Universal Verification Methodology) éªŒè¯ç¯å¢ƒå°±åƒä¸€ä¸ªä¸“ä¸šçš„å‰§é™¢ï¼Œæ¯ä¸ªç»„ä»¶éƒ½æ‰®æ¼”ç€ç‰¹å®šçš„è§’è‰²ï¼ŒååŒå·¥ä½œæ¥éªŒè¯æˆ‘ä»¬çš„ CV32E40P å¤„ç†å™¨ã€‚è®©æˆ‘ä»¬èµ°è¿›è¿™ä¸ª"æ•°å­—å‰§é™¢"çš„å¹•åï¼Œçœ‹çœ‹è¿™åœºç²¾å½©æ¼”å‡ºæ˜¯å¦‚ä½•å‡†å¤‡å’Œä¸Šæ¼”çš„ï¼

## ğŸª UVM éªŒè¯å‰§é™¢çš„ç»„ç»‡æ¶æ„

æƒ³è±¡ä¸€ä¸ªç°ä»£åŒ–çš„å‰§é™¢ï¼Œæœ‰ç€ç²¾å¯†çš„ç»„ç»‡ç»“æ„ï¼š

```
ğŸ­ UVM éªŒè¯å‰§é™¢ (CV32E40P éªŒè¯ç¯å¢ƒ)
â”‚
â”œâ”€â”€ ğŸ¬ æ€»å¯¼æ¼” (Test Director)
â”‚   â””â”€â”€ uvmt_cv32e40p_firmware_test_c
â”‚       â”œâ”€â”€ ğŸ“‹ å‰§æœ¬è§„åˆ’ (Test Configuration)
â”‚       â”œâ”€â”€ ğŸ¯ æ¼”å‡ºæ§åˆ¶ (Execution Control)
â”‚       â””â”€â”€ ğŸ ç»“æœåˆ¤å®š (Pass/Fail Decision)
â”‚
â”œâ”€â”€ ğŸª èˆå°ç®¡ç† (Testbench Top)
â”‚   â””â”€â”€ uvmt_cv32e40p_tb.sv
â”‚       â”œâ”€â”€ ğŸ—ï¸ èˆå°æ­å»º (Infrastructure Setup)
â”‚       â”œâ”€â”€ ğŸ”Œ æ¥å£è¿æ¥ (Interface Binding)
â”‚       â””â”€â”€ ğŸ­ æ¼”å‘˜è°ƒåº¦ (Component Instantiation)
â”‚
â”œâ”€â”€ ğŸ¨ ç¯å¢ƒç»ç† (Environment Manager)
â”‚   â””â”€â”€ uvme_cv32e40p_env_c
â”‚       â”œâ”€â”€ ğŸ‘¥ æ¼”å‘˜å›¢é˜Ÿç®¡ç† (Agent Management)
â”‚       â”œâ”€â”€ ğŸ“Š æ•°æ®æ”¶é›† (Scoreboard)
â”‚       â””â”€â”€ ğŸ” æ€§èƒ½ç›‘æ§ (Coverage Collection)
â”‚
â””â”€â”€ ğŸ‘¥ æ¼”å‘˜å›¢é˜Ÿ (UVM Agents)
    â”œâ”€â”€ ğŸ§  æ—¶é’Ÿå¤ä½ç»çºªäºº (Clock & Reset Agent)
    â”œâ”€â”€ ğŸ’¾ å†…å­˜ç»çºªäºº (Memory Agent)
    â”œâ”€â”€ ğŸ”Œ æ€»çº¿ç»çºªäºº (Bus Agent)
    â”œâ”€â”€ ğŸš¨ ä¸­æ–­ç»çºªäºº (Interrupt Agent)
    â””â”€â”€ ğŸ› è°ƒè¯•ç»çºªäºº (Debug Agent)
```

## ğŸ¬ ç¬¬ä¸€å¹•ï¼šæ€»å¯¼æ¼”ç™»åœº

### ğŸ¯ æµ‹è¯•ç±»çš„é€‰æ‹©ä¸åˆ›å»º

å½“ä»¿çœŸå™¨å¯åŠ¨æ—¶ï¼Œé¦–å…ˆéœ€è¦ç¡®å®šä»Šå¤©è¦ä¸Šæ¼”ä»€ä¹ˆå‰§ç›®ï¼š

```systemverilog
// ğŸ­ åœ¨test.yamlä¸­æŒ‡å®šçš„æµ‹è¯•ç±»
// name: hello-world
// uvm_test: uvmt_cv32e40p_firmware_test_c

// ğŸ¬ ä»¿çœŸå™¨é€šè¿‡å‘½ä»¤è¡Œå‚æ•°å¯åŠ¨æµ‹è¯•
// +UVM_TESTNAME=uvmt_cv32e40p_firmware_test_c
```

**uvmt_cv32e40p_firmware_test_c** å°±æ˜¯æˆ‘ä»¬çš„æ€»å¯¼æ¼”ï¼Œå®ƒç»§æ‰¿è‡ªåŸºç¡€æµ‹è¯•ç±»ï¼š

```systemverilog
class uvmt_cv32e40p_firmware_test_c extends uvmt_cv32e40p_base_test_c;

    // ğŸ¯ æµ‹è¯•çº¦æŸé…ç½®
    constraint test_type_cons {
        test_cfg.tpt == PREEXISTING_SELFCHECKING;
    }

    // ğŸ­ UVMç»„ä»¶æ³¨å†Œ
    `uvm_component_utils_begin(uvmt_cv32e40p_firmware_test_c)
    `uvm_object_utils_end

    // ğŸ—ï¸ æ„é€ å‡½æ•°
    extern function new(string name="uvmt_cv32e40p_firmware_test",
                       uvm_component parent=null);

    // ğŸ¬ ä¸»è¦æ‰§è¡Œé˜¶æ®µ
    extern virtual task run_phase(uvm_phase phase);
endclass
```

### ğŸ­ å¯¼æ¼”çš„èŒè´£åˆ†å·¥

æ€»å¯¼æ¼”æœ‰å¤šé¡¹é‡è¦èŒè´£ï¼š

#### 1ï¸âƒ£ å‰§æœ¬é…ç½® (Test Configuration)
```systemverilog
function uvmt_cv32e40p_firmware_test_c::new(string name, uvm_component parent);
    super.new(name, parent);

    // ğŸ¯ å®£å¸ƒä»Šå¤©çš„æ¼”å‡ºç±»å‹
    `uvm_info("TEST", "This is the FIRMWARE TEST", UVM_NONE)

    // ğŸ“‹ è®¾ç½®æµ‹è¯•ç±»å‹ä¸ºé¢„ç¼–è¯‘è‡ªæ£€ç¨‹åº
    test_cfg.tpt = PREEXISTING_SELFCHECKING;
endfunction
```

#### 2ï¸âƒ£ æ¼”å‡ºæ§åˆ¶ (Execution Control)
```systemverilog
task uvmt_cv32e40p_firmware_test_c::run_phase(uvm_phase phase);
    // ğŸ¬ å¼€å§‹æ¼”å‡ºå‰çš„å‡†å¤‡
    super.run_phase(phase);

    // ğŸ­ æ ¹æ®éœ€è¦å¯åŠ¨ç‰¹æ®Šæ¼”å‘˜
    if ($test$plusargs("gen_random_debug")) begin
        fork random_debug(); join_none  // ğŸ› å¯åŠ¨éšæœºè°ƒè¯•
    end

    if ($test$plusargs("gen_irq_noise")) begin
        fork irq_noise(); join_none     // ğŸš¨ å¯åŠ¨ä¸­æ–­å™ªå£°
    end

    // ğŸš€ æ­£å¼å¼€å§‹æ¼”å‡º
    phase.raise_objection(this);
    @(posedge env_cntxt.clknrst_cntxt.vif.reset_n);  // ç­‰å¾…å¤ä½é‡Šæ”¾
    repeat (33) @(posedge env_cntxt.clknrst_cntxt.vif.clk);  // ç¨³å®šç­‰å¾…

    core_cntrl_vif.go_fetch();  // ğŸ¯ å¯åŠ¨å¤„ç†å™¨å–æŒ‡
    `uvm_info("TEST", "Started RUN", UVM_NONE)

    // â³ ç­‰å¾…æ¼”å‡ºç»“æŸ
    wait (vp_status_vif.exit_valid == 1'b1 ||
          vp_status_vif.tests_failed == 1'b1 ||
          vp_status_vif.tests_passed == 1'b1);

    // ğŸ‰ æ¼”å‡ºç»“æŸ
    `uvm_info("TEST", $sformatf("Finished RUN: exit status is %0h",
              vp_status_vif.exit_value), UVM_NONE)
    phase.drop_objection(this);
endtask
```

## ğŸª ç¬¬äºŒå¹•ï¼šèˆå°ç®¡ç†æ­å»º

### ğŸ—ï¸ æµ‹è¯•å¹³å°çš„ç‰©ç†æ­å»º

**uvmt_cv32e40p_tb.sv** æ˜¯æˆ‘ä»¬çš„èˆå°ç®¡ç†å‘˜ï¼Œè´Ÿè´£æ­å»ºæ•´ä¸ªç‰©ç†ç¯å¢ƒï¼š

```systemverilog
module uvmt_cv32e40p_tb;

    // ğŸ­ å¯¼å…¥å¿…è¦çš„åŒ…å’Œç±»å‹
    import uvm_pkg::*;
    import uvmt_cv32e40p_pkg::*;
    import uvme_cv32e40p_pkg::*;

    // ğŸ›ï¸ å¤„ç†å™¨é…ç½®å‚æ•°
    parameter int CORE_PARAM_PULP_XPULP = 0;
    parameter int CORE_PARAM_PULP_CLUSTER = 0;
    parameter int CORE_PARAM_NUM_MHPMCOUNTERS = 1;

    // ğŸª èˆå°æ¥å£å£°æ˜
    uvma_clknrst_if     clknrst_if();          // â° æ—¶é’Ÿå’Œå¤ä½æ¥å£
    uvma_debug_if       debug_if();            // ğŸ› è°ƒè¯•æ¥å£
    uvma_interrupt_if   interrupt_if();        // ğŸš¨ ä¸­æ–­æ¥å£
    uvma_obi_memory_if  obi_memory_instr_if(); // ğŸ“š æŒ‡ä»¤å†…å­˜æ¥å£
    uvma_obi_memory_if  obi_memory_data_if();  // ğŸ’¾ æ•°æ®å†…å­˜æ¥å£
```

### ğŸ”Œ æ¥å£çš„ç²¾å¯†è¿æ¥

èˆå°ç®¡ç†å‘˜è¦ç¡®ä¿æ‰€æœ‰"æ¼”å‘˜"ä¹‹é—´çš„è¿æ¥æ­£ç¡®ï¼š

```systemverilog
    // ğŸ¯ DUTåŒ…è£…å™¨å®ä¾‹åŒ–ï¼ˆä¸»è§’ç™»åœºï¼‰
    uvmt_cv32e40p_dut_wrap dut_wrap (
        // â° æ—¶é’Ÿå’Œå¤ä½è¿æ¥
        .clknrst_if         (clknrst_if),

        // ğŸ’¾ å†…å­˜æ¥å£è¿æ¥
        .obi_memory_instr_if(obi_memory_instr_if),
        .obi_memory_data_if (obi_memory_data_if),

        // ğŸš¨ ä¸­æ–­æ¥å£è¿æ¥
        .interrupt_if       (interrupt_if),

        // ğŸ› è°ƒè¯•æ¥å£è¿æ¥
        .debug_if           (debug_if)
    );

    // ğŸ­ UVMç¯å¢ƒå¯åŠ¨
    initial begin
        // ğŸ—‚ï¸ å°†æ¥å£æ³¨å†Œåˆ°UVMé…ç½®æ•°æ®åº“
        uvm_config_db#(virtual uvma_clknrst_if)::set(
            null, "*", "clknrst_vif", clknrst_if);

        uvm_config_db#(virtual uvma_obi_memory_if)::set(
            null, "*", "obi_memory_instr_vif", obi_memory_instr_if);

        // ğŸ¬ å¯åŠ¨UVMæµ‹è¯•
        run_test();
    end
endmodule
```

## ğŸ¨ ç¬¬ä¸‰å¹•ï¼šç¯å¢ƒç»ç†åè°ƒ

### ğŸ¢ ç¯å¢ƒç®¡ç†ä¸­å¿ƒ

**uvme_cv32e40p_env_c** æ˜¯ç¯å¢ƒç»ç†ï¼Œç»Ÿç­¹ç®¡ç†æ‰€æœ‰éªŒè¯ç»„ä»¶ï¼š

```systemverilog
class uvme_cv32e40p_env_c extends uvm_env;

    // ğŸ­ æ ¸å¿ƒé…ç½®å’Œä¸Šä¸‹æ–‡
    uvme_cv32e40p_cfg_c    cfg;     // ç¯å¢ƒé…ç½®
    uvme_cv32e40p_cntxt_c  cntxt;   // ç¯å¢ƒä¸Šä¸‹æ–‡

    // ğŸ‘¥ æ¼”å‘˜å›¢é˜Ÿï¼ˆUVM Agentsï¼‰
    uvma_clknrst_agent_c      clknrst_agent;     // â° æ—¶é’Ÿå¤ä½ä»£ç†
    uvma_obi_memory_agent_c   obi_memory_instr_agent; // ğŸ“š æŒ‡ä»¤å†…å­˜ä»£ç†
    uvma_obi_memory_agent_c   obi_memory_data_agent;  // ğŸ’¾ æ•°æ®å†…å­˜ä»£ç†
    uvma_interrupt_agent_c    interrupt_agent;   // ğŸš¨ ä¸­æ–­ä»£ç†
    uvma_debug_agent_c        debug_agent;       // ğŸ› è°ƒè¯•ä»£ç†

    // ğŸ“Š æ•°æ®æ”¶é›†ç³»ç»Ÿ
    uvme_cv32e40p_sb_c        sb;               // è®°åˆ†æ¿
    uvme_cv32e40p_cov_model_c cov_model;        // è¦†ç›–ç‡æ¨¡å‹

    // ğŸ” ç›‘æ§ç³»ç»Ÿ
    uvme_cv32e40p_vsqr_c      vsequencer;       // è™šæ‹Ÿåºåˆ—å™¨
```

### ğŸ­ æ¼”å‘˜å›¢é˜Ÿçš„ç»„å»º

ç¯å¢ƒç»ç†è´Ÿè´£æ‹›å‹Ÿå’Œç®¡ç†å„ç§ä¸“ä¸š"æ¼”å‘˜"ï¼š

#### â° æ—¶é’Ÿå¤ä½ä»£ç† (Clock & Reset Agent)
```systemverilog
// ğŸ¯ èŒè´£ï¼šæä¾›ç³»ç»Ÿæ—¶é’Ÿå’Œæ§åˆ¶å¤ä½ä¿¡å·
uvma_clknrst_agent_c clknrst_agent;

// ğŸ­ è¿™ä¸ªä»£ç†èƒ½å¤Ÿï¼š
// â€¢ ç”Ÿæˆç¨³å®šçš„ç³»ç»Ÿæ—¶é’Ÿ
// â€¢ æ§åˆ¶å¤ä½ä¿¡å·çš„æ—¶åº
// â€¢ æä¾›æ—¶é’Ÿé¢‘ç‡é…ç½®
// â€¢ æ”¯æŒå¤šæ—¶é’ŸåŸŸåŒæ­¥
```

#### ğŸ’¾ å†…å­˜ä»£ç† (Memory Agent)
```systemverilog
// ğŸ¯ æŒ‡ä»¤å†…å­˜ä»£ç†
uvma_obi_memory_agent_c obi_memory_instr_agent;

// ğŸ¯ æ•°æ®å†…å­˜ä»£ç†
uvma_obi_memory_agent_c obi_memory_data_agent;

// ğŸ­ å†…å­˜ä»£ç†çš„èŒè´£ï¼š
// â€¢ å“åº”å¤„ç†å™¨çš„å†…å­˜è®¿é—®è¯·æ±‚
// â€¢ æ¨¡æ‹Ÿå†…å­˜çš„è¯»å†™å»¶è¿Ÿ
// â€¢ æ£€æŸ¥æ€»çº¿åè®®çš„æ­£ç¡®æ€§
// â€¢ æ³¨å…¥å†…å­˜è®¿é—®é”™è¯¯ï¼ˆæµ‹è¯•ç”¨ï¼‰
```

#### ğŸš¨ ä¸­æ–­ä»£ç† (Interrupt Agent)
```systemverilog
uvma_interrupt_agent_c interrupt_agent;

// ğŸ­ ä¸­æ–­ä»£ç†çš„èƒ½åŠ›ï¼š
// â€¢ ç”Ÿæˆå„ç§ç±»å‹çš„ä¸­æ–­ä¿¡å·
// â€¢ æ§åˆ¶ä¸­æ–­çš„æ—¶åºå’Œä¼˜å…ˆçº§
// â€¢ æ¨¡æ‹Ÿå¤–è®¾ä¸­æ–­è¡Œä¸º
// â€¢ æ”¯æŒä¸­æ–­åµŒå¥—æµ‹è¯•
```

#### ğŸ› è°ƒè¯•ä»£ç† (Debug Agent)
```systemverilog
uvma_debug_agent_c debug_agent;

// ğŸ­ è°ƒè¯•ä»£ç†çš„åŠŸèƒ½ï¼š
// â€¢ æ§åˆ¶è°ƒè¯•æ¨¡å¼çš„è¿›å…¥å’Œé€€å‡º
// â€¢ æ¨¡æ‹Ÿè°ƒè¯•å™¨çš„è¡Œä¸º
// â€¢ æ”¯æŒæ–­ç‚¹å’Œå•æ­¥æ‰§è¡Œ
// â€¢ æä¾›è°ƒè¯•å¯„å­˜å™¨è®¿é—®
```

## ğŸ”„ ç¬¬å››å¹•ï¼šUVM é˜¶æ®µåŒ–å¯åŠ¨

UVM ç¯å¢ƒçš„å¯åŠ¨éµå¾ªä¸¥æ ¼çš„é˜¶æ®µåŒ–æµç¨‹ï¼š

### ğŸ—ï¸ æ„å»ºé˜¶æ®µ (Build Phase)
```systemverilog
function void uvme_cv32e40p_env_c::build_phase(uvm_phase phase);
    super.build_phase(phase);

    // ğŸ¯ è·å–é…ç½®
    if (!uvm_config_db#(uvme_cv32e40p_cfg_c)::get(this, "", "cfg", cfg)) begin
        `uvm_fatal("ENV", "Configuration object not found!")
    end

    // ğŸ—ï¸ åˆ›å»ºä¸Šä¸‹æ–‡
    cntxt = uvme_cv32e40p_cntxt_c::type_id::create("cntxt");

    // ğŸ‘¥ åˆ›å»ºæ‰€æœ‰ä»£ç†
    clknrst_agent = uvma_clknrst_agent_c::type_id::create("clknrst_agent", this);
    obi_memory_instr_agent = uvma_obi_memory_agent_c::type_id::create(
        "obi_memory_instr_agent", this);

    // ğŸ“Š åˆ›å»ºæ•°æ®æ”¶é›†ç»„ä»¶
    sb = uvme_cv32e40p_sb_c::type_id::create("sb", this);
    cov_model = uvme_cv32e40p_cov_model_c::type_id::create("cov_model", this);
endfunction
```

### ğŸ”— è¿æ¥é˜¶æ®µ (Connect Phase)
```systemverilog
function void uvme_cv32e40p_env_c::connect_phase(uvm_phase phase);
    super.connect_phase(phase);

    // ğŸ”Œ è¿æ¥ä»£ç†åˆ°è®°åˆ†æ¿
    obi_memory_instr_agent.monitor.ap.connect(sb.obi_memory_instr_export);
    obi_memory_data_agent.monitor.ap.connect(sb.obi_memory_data_export);

    // ğŸ“Š è¿æ¥è¦†ç›–ç‡æ”¶é›†
    clknrst_agent.monitor.ap.connect(cov_model.clknrst_export);
    interrupt_agent.monitor.ap.connect(cov_model.interrupt_export);
endfunction
```

### ğŸ¬ è¿è¡Œé˜¶æ®µ (Run Phase)
```systemverilog
task uvme_cv32e40p_env_c::run_phase(uvm_phase phase);
    // ğŸ­ å¯åŠ¨æ‰€æœ‰åå°ç›‘æ§ä»»åŠ¡
    fork
        // ğŸ” æ­»é”æ£€æµ‹
        watchdog_timer();

        // ğŸ“Š å®æ—¶ç»Ÿè®¡
        performance_monitor();

        // ğŸš¨ å¼‚å¸¸ç›‘æ§
        error_detection();
    join_none
endtask
```

## ğŸ¯ ä¸“ä¸šæ¼”å‘˜çš„ç²¾å½©è¡¨æ¼”

### ğŸ“š æŒ‡ä»¤å†…å­˜ä»£ç†çš„å·¥ä½œæµç¨‹

```systemverilog
// ğŸ­ å½“å¤„ç†å™¨éœ€è¦å–æŒ‡ä»¤æ—¶ï¼š
// 1. å¤„ç†å™¨å‘å‡ºæŒ‡ä»¤è¯·æ±‚
task uvma_obi_memory_agent_c::handle_instruction_request();
    forever begin
        @(posedge vif.clk);
        if (vif.req_i) begin
            // ğŸ“ è®°å½•è®¿é—®åœ°å€
            addr = vif.addr_i;

            // ğŸ” æŸ¥æ‰¾å¯¹åº”çš„æŒ‡ä»¤
            instruction = memory_model.read(addr);

            // â±ï¸ æ¨¡æ‹Ÿå†…å­˜å»¶è¿Ÿ
            repeat (cfg.read_latency) @(posedge vif.clk);

            // ğŸ“¤ è¿”å›æŒ‡ä»¤æ•°æ®
            vif.rdata_o = instruction;
            vif.rvalid_o = 1'b1;

            // ğŸ“Š è®°å½•è®¿é—®ç»Ÿè®¡
            cov_model.sample_instruction_access(addr, instruction);
        end
    end
endtask
```

### ğŸš¨ ä¸­æ–­ä»£ç†çš„éšæœºæµ‹è¯•

```systemverilog
// ğŸ­ ä¸­æ–­ä»£ç†å¯ä»¥ç”Ÿæˆéšæœºä¸­æ–­ï¼š
task uvma_interrupt_agent_c::random_interrupt_generation();
    while (test_active) begin
        // ğŸ² éšæœºç­‰å¾…æ—¶é—´
        random_delay = $urandom_range(100, 1000);
        repeat (random_delay) @(posedge vif.clk);

        // ğŸš¨ éšæœºé€‰æ‹©ä¸­æ–­ç±»å‹
        interrupt_type = $urandom_range(0, 31);

        // ğŸ“¤ å‘é€ä¸­æ–­
        vif.irq_i[interrupt_type] = 1'b1;
        repeat (5) @(posedge vif.clk);
        vif.irq_i[interrupt_type] = 1'b0;

        // ğŸ“Š è®°å½•ä¸­æ–­äº‹ä»¶
        `uvm_info("IRQ_AGENT", $sformatf("Generated interrupt %0d",
                  interrupt_type), UVM_LOW)
    end
endtask
```

## ğŸ” è°ƒè¯•å’Œç›‘æ§ç³»ç»Ÿ

### ğŸ“Š è®°åˆ†æ¿çš„æ™ºèƒ½ç›‘æ§
```systemverilog
class uvme_cv32e40p_sb_c extends uvm_scoreboard;

    // ğŸ¯ ç›‘æ§å¤„ç†å™¨è¡Œä¸º
    task monitor_processor_behavior();
        forever begin
            // ğŸ“¥ æ¥æ”¶æŒ‡ä»¤æ‰§è¡Œä¿¡æ¯
            instruction_monitor_port.get(instr_item);

            // ğŸ” æ£€æŸ¥æŒ‡ä»¤æ‰§è¡Œçš„æ­£ç¡®æ€§
            if (reference_model.predict(instr_item) != actual_result) begin
                `uvm_error("SB", "Instruction execution mismatch!")
            end

            // ğŸ“Š æ›´æ–°ç»Ÿè®¡ä¿¡æ¯
            instruction_count++;
            update_coverage();
        end
    endtask
endclass
```

## ğŸš€ ä¸‹ä¸€ç«™ï¼šRTLé›†æˆå’Œä»¿çœŸ

ç°åœ¨æˆ‘ä»¬å·²ç»äº†è§£äº† UVM éªŒè¯ç¯å¢ƒæ˜¯å¦‚ä½•ç²¾å¿ƒæ­å»ºçš„ï¼Œæ¥ä¸‹æ¥æˆ‘ä»¬å°†æ¢ç´¢ CV32E40P å¤„ç†å™¨çš„ RTL ä»£ç æ˜¯å¦‚ä½•é›†æˆåˆ°è¿™ä¸ªéªŒè¯ç¯å¢ƒä¸­ï¼Œå¹¶å¼€å§‹å®é™…çš„ä»¿çœŸè¿‡ç¨‹ï¼

ğŸ‘‰ **[ç»§ç»­å­¦ä¹ ï¼šRTLé›†æˆå’Œä»¿çœŸ](05-rtl-integration.md)**

---

*ğŸ’¡ å­¦ä¹ æç¤ºï¼šUVM æ˜¯ä¸€ä¸ªå¼ºå¤§çš„éªŒè¯æ–¹æ³•å­¦ï¼Œç†è§£å…¶å±‚æ¬¡åŒ–çš„ç»„ç»‡ç»“æ„å¯¹æŒæ¡ç°ä»£éªŒè¯æŠ€æœ¯éå¸¸é‡è¦ã€‚æ¯ä¸ªç»„ä»¶éƒ½æœ‰å…¶ç‰¹å®šçš„èŒè´£ï¼Œå®ƒä»¬ååŒå·¥ä½œå½¢æˆäº†ä¸€ä¸ªå®Œæ•´çš„éªŒè¯ç”Ÿæ€ç³»ç»Ÿï¼*