#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb  8 21:43:41 2020
# Process ID: 14172
# Current directory: C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.runs/ila_0_synth_1
# Command line: vivado.exe -log ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl
# Log file: C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.runs/ila_0_synth_1/ila_0.vds
# Journal file: C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.runs/ila_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ila_0.tcl -notrace
