{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452221968341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452221968341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 18:59:27 2016 " "Processing started: Thu Jan 07 18:59:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452221968341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452221968341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase3 -c phase3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase3 -c phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452221968341 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1452221969184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase3-structural " "Found design unit 1: phase3-structural" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452221970494 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase3 " "Found entity 1: phase3" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452221970494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452221970494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxim/documents/github/vhdl/lab1/task3.1/state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxim/documents/github/vhdl/lab1/task3.1/state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-behavioural " "Found design unit 1: state_machine-behavioural" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452221970494 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452221970494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452221970494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase3 " "Elaborating entity \"phase3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452221970572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:u0 " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:u0\"" {  } { { "phase3.vhd" "u0" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452221970572 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex0 state_machine.vhd(100) " "VHDL Process Statement warning at state_machine.vhd(100): inferring latch(es) for signal or variable \"hex0\", which holds its previous value in one or more paths through the process" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1452221970588 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] state_machine.vhd(100) " "Inferred latch for \"hex0\[0\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221970588 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] state_machine.vhd(100) " "Inferred latch for \"hex0\[1\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221970588 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] state_machine.vhd(100) " "Inferred latch for \"hex0\[2\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221970588 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] state_machine.vhd(100) " "Inferred latch for \"hex0\[3\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221970588 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] state_machine.vhd(100) " "Inferred latch for \"hex0\[4\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221970588 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] state_machine.vhd(100) " "Inferred latch for \"hex0\[5\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221970588 "|phase3|state_machine:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] state_machine.vhd(100) " "Inferred latch for \"hex0\[6\]\" at state_machine.vhd(100)" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452221970588 "|phase3|state_machine:u0"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "state_machine:u0\|hex0\[6\] state_machine:u0\|hex0\[2\] " "Duplicate LATCH primitive \"state_machine:u0\|hex0\[6\]\" merged with LATCH primitive \"state_machine:u0\|hex0\[2\]\"" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452221971836 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1452221971836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_machine:u0\|hex0\[0\] " "Latch state_machine:u0\|hex0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u0\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal state_machine:u0\|current_state\[0\]" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1452221971836 ""}  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1452221971836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_machine:u0\|hex0\[1\] " "Latch state_machine:u0\|hex0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u0\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal state_machine:u0\|current_state\[0\]" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1452221971836 ""}  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1452221971836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_machine:u0\|hex0\[2\] " "Latch state_machine:u0\|hex0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u0\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal state_machine:u0\|current_state\[0\]" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1452221971836 ""}  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1452221971836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_machine:u0\|hex0\[3\] " "Latch state_machine:u0\|hex0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u0\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal state_machine:u0\|current_state\[0\]" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1452221971836 ""}  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1452221971836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_machine:u0\|hex0\[4\] " "Latch state_machine:u0\|hex0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u0\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal state_machine:u0\|current_state\[0\]" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1452221971836 ""}  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1452221971836 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452221971883 "|phase3|HEX0[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1452221971883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1452221972397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972397 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452221972460 "|phase3|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1452221972460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1452221972475 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1452221972475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1452221972475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1452221972475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452221972507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 18:59:32 2016 " "Processing ended: Thu Jan 07 18:59:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452221972507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452221972507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452221972507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452221972507 ""}
