Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May  3 23:56:32 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.140        0.000                      0                 1697        0.082        0.000                      0                 1697        3.750        0.000                       0                   755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.140        0.000                      0                 1697        0.082        0.000                      0                 1697        3.750        0.000                       0                   755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.615ns  (logic 1.820ns (18.928%)  route 7.795ns (81.072%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.024    11.412    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    11.536 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.279    12.815    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.939 r  U_Core/U_ControlUnit/q[4]_i_1/O
                         net (fo=2, routed)           0.924    13.863    U_Core/U_ControlUnit/D[2]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.987 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.708    14.695    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIC0
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.835    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 1.820ns (19.042%)  route 7.738ns (80.958%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.024    11.412    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    11.536 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.239    12.775    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.899 r  U_Core/U_ControlUnit/q[22]_i_1/O
                         net (fo=2, routed)           1.080    13.979    U_Core/U_ControlUnit/D[20]
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.124    14.103 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.534    14.637    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X6Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.505    14.846    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X6Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.896    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 2.016ns (21.232%)  route 7.479ns (78.768%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.165    11.553    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.118    11.671 r  U_Core/U_ControlUnit/q[30]_i_2__0/O
                         net (fo=1, routed)           0.858    12.529    U_Core/U_ControlUnit/q[30]_i_2__0_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.326    12.855 r  U_Core/U_ControlUnit/q[30]_i_1/O
                         net (fo=2, routed)           0.880    13.734    U_Core/U_ControlUnit/D[28]
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.124    13.858 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.716    14.574    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X10Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.437    14.778    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.842    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -14.574    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 2.016ns (21.246%)  route 7.473ns (78.754%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.165    11.553    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.118    11.671 r  U_Core/U_ControlUnit/q[30]_i_2__0/O
                         net (fo=1, routed)           0.858    12.529    U_Core/U_ControlUnit/q[30]_i_2__0_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.326    12.855 r  U_Core/U_ControlUnit/q[30]_i_1/O
                         net (fo=2, routed)           0.880    13.734    U_Core/U_ControlUnit/D[28]
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.124    13.858 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.710    14.568    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA0
    SLICE_X10Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.439    14.780    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X10Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.844    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.529ns  (logic 1.820ns (19.101%)  route 7.709ns (80.899%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.024    11.412    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    11.536 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.286    12.821    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.945 r  U_Core/U_ControlUnit/q[26]_i_1/O
                         net (fo=2, routed)           0.897    13.842    U_Core/U_ControlUnit/D[24]
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.642    14.608    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X6Y22          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.503    14.844    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y22          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y22          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.884    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 1.820ns (19.250%)  route 7.635ns (80.750%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.024    11.412    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    11.536 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.281    12.816    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.124    12.940 r  U_Core/U_ControlUnit/q[23]_i_1/O
                         net (fo=2, routed)           0.921    13.862    U_Core/U_ControlUnit/D[21]
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.124    13.986 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.548    14.534    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X2Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.507    14.848    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.824    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 1.820ns (19.203%)  route 7.658ns (80.797%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.024    11.412    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    11.536 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.279    12.815    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.939 r  U_Core/U_ControlUnit/q[4]_i_1/O
                         net (fo=2, routed)           0.924    13.863    U_Core/U_ControlUnit/D[2]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.987 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.570    14.557    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC0
    SLICE_X8Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.443    14.784    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y16          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X8Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.848    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -14.557    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 1.820ns (19.287%)  route 7.616ns (80.713%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.024    11.412    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    11.536 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.103    12.639    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.763 r  U_Core/U_ControlUnit/q[13]_i_1/O
                         net (fo=2, routed)           0.992    13.754    U_Core/U_ControlUnit/D[11]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.878 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.637    14.516    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIA1
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.506    14.847    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.814    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 1.820ns (19.145%)  route 7.686ns (80.855%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.024    11.412    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    11.536 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.286    12.821    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.945 r  U_Core/U_ControlUnit/q[26]_i_1/O
                         net (fo=2, routed)           0.897    13.842    U_Core/U_ControlUnit/D[24]
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.619    14.586    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X2Y22          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.505    14.846    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y22          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.886    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.586    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 1.820ns (19.205%)  route 7.657ns (80.795%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.558     5.079    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X9Y18          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=92, routed)          1.196     6.694    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.299     6.993 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.664    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.788 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=4, routed)           0.746     8.533    U_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.150     8.683 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.295     8.978    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.332     9.310 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.954    10.264    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.388 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=40, routed)          1.024    11.412    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    11.536 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.119    12.655    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.779 r  U_Core/U_ControlUnit/q[14]_i_1/O
                         net (fo=2, routed)           1.091    13.870    U_Core/U_ControlUnit/D[12]
    SLICE_X6Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.994 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.562    14.556    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB0
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.506    14.847    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.887    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                  0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.590     1.473    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X7Y12          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.267     1.882    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.862     1.989    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.590     1.473    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X7Y12          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.267     1.882    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.862     1.989    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.590     1.473    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X7Y12          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.267     1.882    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.862     1.989    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.590     1.473    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X7Y12          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.267     1.882    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.862     1.989    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.590     1.473    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X7Y12          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.267     1.882    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.862     1.989    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.590     1.473    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X7Y12          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.267     1.882    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.862     1.989    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.590     1.473    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X7Y12          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.267     1.882    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X6Y11          RAMS32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.862     1.989    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y11          RAMS32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.799    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.590     1.473    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X7Y12          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.267     1.882    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X6Y11          RAMS32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.862     1.989    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y11          RAMS32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.799    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.589     1.472    u_fnd_pp/U_APB_Intf_GPIO/PCLK
    SLICE_X7Y15          FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[16]/Q
                         net (fo=1, routed)           0.054     1.667    u_fnd_pp/U_APB_Intf_GPIO/slv_reg2[16]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.712 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     1.712    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[16]
    SLICE_X6Y15          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.858     1.985    u_fnd_pp/U_APB_Intf_GPIO/PCLK
    SLICE_X6Y15          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[16]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.121     1.606    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.661%)  route 0.319ns (69.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.587     1.470    U_APB_Master/PCLK
    SLICE_X0Y19          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_APB_Master/temp_wdata_reg_reg[19]/Q
                         net (fo=4, routed)           0.319     1.930    U_RAM/D[19]
    RAMB36_X0Y3          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.869     1.997    U_RAM/PCLK
    RAMB36_X0Y3          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     1.815    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X2Y17    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y15   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y15    U_RAM/PREADY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y15    u_GP_HCSR04/U_APB_Intf_GPIO/PREADY_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y44   u_GP_HCSR04/u_tick_generator/count_num_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y44   u_GP_HCSR04/u_tick_generator/count_num_reg[26]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y12    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y12    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD_D1/CLK



