date wed jan gmt server apache content type text html content length last modified mon feb gmt dr pradhan name dhiraj k pradhan title coe endowed chair computer science education ph d electrical engineering university iowa m electrical engineering brown university b electrical engineering annamalai university experience educational coe endowed chair professor computer science texas m university january present professor department electrical computer engineering university massachusetts january january associate professor school engineering oakland university september december research associate professor stanford university june august associate professor department computer science university regina september july industrial staff engineer ibm systems development laboratory october august consulting consultant mitre cdc ibm dec data general present honors professional activities professional activities program chair st nd ieee international line testing workshop program committee member fault tolerant computing symposium computer architecture conference vlsi test design editor ieee transactions computers present editor ieee computer society press present associate editor journal circuits present editor journal electronic testing present workshop chair ieee workshop fault tolerant parallel distributed systems general chair ieee workshop fault tolerant parallel distributed systems program chair th th ieee vlsi test symposium ieee distinguished visitor computer society acm lecturer advisory committee ieee technical committee parallel processing conference chair nd international symposium fault tolerant computing awards ieee meritorious computer society service award best paper award vlsi design conference humboldt distinguished senior scientist award germany fellow ieee l research interests areas expertise fault tolerant computing vlsi testing computer architecture computer aided design research support nrc afosr multiple grants nsf multiple grants nsf onr nsf nsf texas texas text books fault tolerant systems design prentice hall inc april ic manufacturability art process design integration j de gyvez ieee press fault tolerant computing theory techniques editor co author vol ii prentice hall inc may l second edition appear selected publications journals issues fault tolerant memory management n bowen ieee transactions computers appear line detection circuit built self test achieving zero aliasing gupta ieee transactions computers accepted concurrent checkers help bist gupta ieee transactions computers appear efficient logic verification synthesis environment w kunz reddy ieee transactions computer aided design accepted scheme reduce test application time circuits full scan j saxena ieee transactions computer aided designs accepted effect program behavior fault observability n bowen ieee transactions computers accepted processor allocation hypercube multicomputers fast efficient strategies cubic non cubic allocation d das sharma ieee transactions parallel distributed systems appear hierarchical full map directory scheme protocol performance y c maa d thiebault ieee transactions computers appear fault tolerant hybrid memory structure memory management algorithm n bowen ieee transactions computers vol pp march static dynamic location management distributed mobile environments p krishna n h vaidya computer communication special issue mobile computing survey fault injection experimentation validating computer system dependability j clark computer june pp degradable byzantine agreement n h vaidya ieee transactions computers vol pp january safe system level diagnosis n vaidya ieee transactions vol pp march l recursive learning precise implication procedure application test verification optimization w kunz ieee transactions computer aided design september roll forward checkpointing scheme novel fault tolerant architecture n vaidya ieee transactions computers vol pp october yield optimization redundant multimegabit ram using center satellite model d das sharma f meyer ieee transactions vlsi systems december communication structures fault tolerant distributed systems f j meyer networks vol pp hyper debruijn networks scalable versatile architecture e ganesan transactions parallel distributed systems vol pp september effect memory management policies system reliability n bowen ieee transactions reliability vol pp september processor memory based checkpoint rollback recovery n bowen computer pp february modeling live dead lines cache memory systems d thiebault mendelson ieee transactions computers vol pp january new algorithm rank order filtering sorting b kar ieee transactions assp vol pp august survey checkpoint rollback recovery techniques n bowen computer vol pp february accelerated dynamic learning test pattern generation combinational circuits w kunz ieee transactions computer aided design vol pp may fault tolerant design strategies high reliability safety n vaidya ieee transactions computers vol pp october l conferences lot logic optimization testability new transformations using recursive learning m chatterjee wolfgang kunz iccad san jose ca november l performance reliability assessment subsystems f meyer n vaidya th international workshop evaluation techniques dependable systems october l enhanced tool evaluating dependability fault tolerant computing systems th international workshop evaluation techniques dependable systems october l routing mobile wireless networks p krishna m chatterjee n vaidya usenix symposium mobile location independent computing april l improving obdd based verification synthesis environment reddy w kunz nd design automation conference june l cluster based approach routing ad hoc networks p krishna m chatterjee n h vaidya usenix symposium location independent mobile computing pp april modified tree structure location management mobile environments dolev ieee infocom special topics april providing seamless communications mobile wireless networks p krishna b bakshi n vaidya st international conference mobile computers networking berkeley ca november novel verification framework combining structural obdd methods synthesis environment reddy w kunz nd design automation conference san francisco ca pp june design methodology test synthesis bist m chatterjee ieee bist dft workshop march novel pattern generator nearperfect fault coverage m chatterjee ieee vlsi test symposium pp april atpg based transformations random pattern testable logic synthesis m chatterjee w kunz ieee acm intl conference cad november l functional learning new approach learning digital circuits mukherjee jain l th ieee vlsi test symposium april l location management distributed mobile environment p krishna n h vaidya proc rd intl conf parallel distributed information systems pp september new pseudo random test pattern generators stuck transition faults m chatterjee th ieee vlsi test symposium april bit serial generalized median filters k bar ieee international symposium computer aided systems job scheduling mesh multicomputers d das sharma international conference parallel processing vol ii pp subcube level time sharing hypercube multicomputers d das sharma g holland international conference parallel processing vol ii pp glfsr new test pattern generator bist m chatterjee international test conference pp recovery multicomputers finite error detection latency p krishna n h vaidya proc intl conference parallel processing pp august patents easily testable high speed architectures large rams u patent may method circuit verification multi level circuit optimization based structural implications u patent june