{"vcs1":{"timestamp_begin":1759392279.885838647, "rt":0.92, "ut":0.38, "st":0.16}}
{"vcselab":{"timestamp_begin":1759392280.869292196, "rt":0.70, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1759392281.625907142, "rt":0.22, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759392279.529754467}
{"VCS_COMP_START_TIME": 1759392279.529754467}
{"VCS_COMP_END_TIME": 1759392282.594337697}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 372648}}
{"vcselab": {"peak_mem": 229976}}
