{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525332706493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525332706494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 14:31:46 2018 " "Processing started: Thu May 03 14:31:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525332706494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525332706494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525332706494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1525332706798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_com-behev " "Found design unit 1: select_com-behev" {  } { { "select_com.vhd" "" { Text "C:/altera/newPro/select_com.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707198 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_com " "Found entity 1: select_com" {  } { { "select_com.vhd" "" { Text "C:/altera/newPro/select_com.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_1-behev " "Found design unit 1: select_1-behev" {  } { { "select_1.vhd" "" { Text "C:/altera/newPro/select_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707201 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_1 " "Found entity 1: select_1" {  } { { "select_1.vhd" "" { Text "C:/altera/newPro/select_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-bev " "Found design unit 1: ram-bev" {  } { { "ram.vhd" "" { Text "C:/altera/newPro/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707204 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/altera/newPro/ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behev " "Found design unit 1: pc-behev" {  } { { "pc.vhd" "" { Text "C:/altera/newPro/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707206 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/altera/newPro/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_instruction-behev " "Found design unit 1: one_instruction-behev" {  } { { "one_instruction.vhd" "" { Text "C:/altera/newPro/one_instruction.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707209 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_instruction " "Found entity 1: one_instruction" {  } { { "one_instruction.vhd" "" { Text "C:/altera/newPro/one_instruction.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_ins_selc1_alu_selc2_control_mem_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_ins_selc1_alu_selc2_control_mem_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_ins_selc1_alu_selc2_control_mem_pc-behev " "Found design unit 1: IR_ins_selc1_alu_selc2_control_mem_pc-behev" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707213 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_ins_selc1_alu_selc2_control_mem_pc " "Found entity 1: IR_ins_selc1_alu_selc2_control_mem_pc" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behev " "Found design unit 1: IR-behev" {  } { { "IR.vhd" "" { Text "C:/altera/newPro/IR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707216 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/altera/newPro/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behev " "Found design unit 1: controller-behev" {  } { { "controller.vhd" "" { Text "C:/altera/newPro/controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707219 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/altera/newPro/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_selcom_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_selcom_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_selCom_mem-behev " "Found design unit 1: alu_selCom_mem-behev" {  } { { "alu_selCom_mem.vhd" "" { Text "C:/altera/newPro/alu_selCom_mem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707221 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_selCom_mem " "Found entity 1: alu_selCom_mem" {  } { { "alu_selCom_mem.vhd" "" { Text "C:/altera/newPro/alu_selCom_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behev " "Found design unit 1: alu-behev" {  } { { "alu.vhd" "" { Text "C:/altera/newPro/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707224 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/altera/newPro/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525332707224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525332707224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR_ins_selc1_alu_selc2_control_mem_pc " "Elaborating entity \"IR_ins_selc1_alu_selc2_control_mem_pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525332707258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_sign_mem_slc1 IR_ins_selc1_alu_selc2_control_mem_pc.vhd(131) " "Verilog HDL or VHDL warning at IR_ins_selc1_alu_selc2_control_mem_pc.vhd(131): object \"temp_sign_mem_slc1\" assigned a value but never read" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525332707259 "|IR_ins_selc1_alu_selc2_control_mem_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:U0 " "Elaborating entity \"IR\" for hierarchy \"IR:U0\"" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "U0" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525332707261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U1 " "Elaborating entity \"controller\" for hierarchy \"controller:U1\"" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "U1" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525332707263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_instruction one_instruction:U2 " "Elaborating entity \"one_instruction\" for hierarchy \"one_instruction:U2\"" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "U2" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525332707265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_1 select_1:U3 " "Elaborating entity \"select_1\" for hierarchy \"select_1:U3\"" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "U3" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525332707266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:U4 " "Elaborating entity \"alu\" for hierarchy \"alu:U4\"" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "U4" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525332707268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_com select_com:U5 " "Elaborating entity \"select_com\" for hierarchy \"select_com:U5\"" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "U5" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525332707269 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst select_com.vhd(26) " "VHDL Process Statement warning at select_com.vhd(26): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select_com.vhd" "" { Text "C:/altera/newPro/select_com.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525332707270 "|IR_ins_selc1_alu_selc2_control_mem_pc|select_com:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:U6 " "Elaborating entity \"ram\" for hierarchy \"ram:U6\"" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "U6" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525332707271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:U7 " "Elaborating entity \"pc\" for hierarchy \"pc:U7\"" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "U7" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525332707272 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram:U6\|memory " "RAM logic \"ram:U6\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ram.vhd" "memory" { Text "C:/altera/newPro/ram.vhd" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1525332707629 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "IR:U0\|memory " "RAM logic \"IR:U0\|memory\" is uninferred due to inappropriate RAM size" {  } { { "IR.vhd" "memory" { Text "C:/altera/newPro/IR.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1525332707629 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1525332707629 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "7 16 0 1 1 " "7 out of 16 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 15 " "Addresses ranging from 9 to 15 are not initialized" {  } { { "C:/altera/newPro/db/main.ram0_IR_9cd.hdl.mif" "" { Text "C:/altera/newPro/db/main.ram0_IR_9cd.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1525332707630 ""}  } { { "C:/altera/newPro/db/main.ram0_IR_9cd.hdl.mif" "" { Text "C:/altera/newPro/db/main.ram0_IR_9cd.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1525332707630 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "t_opCode\[2\] GND " "Pin \"t_opCode\[2\]\" is stuck at GND" {  } { { "IR_ins_selc1_alu_selc2_control_mem_pc.vhd" "" { Text "C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525332708006 "|IR_ins_selc1_alu_selc2_control_mem_pc|t_opCode[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525332708006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1525332708133 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525332708340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525332708505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525332708505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525332708590 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525332708590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525332708590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525332708590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525332708695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 14:31:48 2018 " "Processing ended: Thu May 03 14:31:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525332708695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525332708695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525332708695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525332708695 ""}
