{"vcs1":{"timestamp_begin":1739185536.850081710, "rt":0.28, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1739185537.205307338, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739185537.536850765, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739185536.620477549}
{"VCS_COMP_START_TIME": 1739185536.620477549}
{"VCS_COMP_END_TIME": 1739185537.752402665}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265392}}
{"vcselab": {"peak_mem": 150360}}
