0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_Decoder_rx09_to_FIFO_0_0/sim/UFBmod_Decoder_Decoder_rx09_to_FIFO_0_0.vhd,1606599142,vhdl,,,,ufbmod_decoder_decoder_rx09_to_fifo_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_FFT_rx09_to_Decoder_FSM_0/sim/UFBmod_Decoder_FFT_rx09_to_Decoder_FSM_0.vhd,1606599142,vhdl,,,,ufbmod_decoder_fft_rx09_to_decoder_fsm_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_UFBmod_rx09_Decoder_0_0/sim/UFBmod_Decoder_UFBmod_rx09_Decoder_0_0.vhd,1606599142,vhdl,,,,ufbmod_decoder_ufbmod_rx09_decoder_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_averaging_factor_rx09_ch00_div_gen_35clks_0/sim/UFBmod_Decoder_averaging_factor_rx09_ch00_div_gen_35clks_0.vhd,1606599141,vhdl,,,,ufbmod_decoder_averaging_factor_rx09_ch00_div_gen_35clks_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_blk_mem_gen_0_0/sim/UFBmod_Decoder_blk_mem_gen_0_0.v,1606599142,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_lmb_bram_0/sim/msys_lmb_bram_0.v,,UFBmod_Decoder_blk_mem_gen_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0.v,1606599142,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_blk_mem_gen_0_0/sim/UFBmod_Decoder_blk_mem_gen_0_0.v,,UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_decoder_artemis_mult_gen_4clks_0/sim/UFBmod_Decoder_decoder_artemis_mult_gen_4clks_0.vhd,1606599142,vhdl,,,,ufbmod_decoder_decoder_artemis_mult_gen_4clks_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_noise_rx09_ch00_c_shift_ram_0_0/sim/UFBmod_Decoder_noise_rx09_ch00_c_shift_ram_0_0.vhd,1606599142,vhdl,,,,ufbmod_decoder_noise_rx09_ch00_c_shift_ram_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0/sim/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0.v,1606599142,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0.v,,UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_rowsum_rx09_ch00_c_accum_1clk_0/sim/UFBmod_Decoder_rowsum_rx09_ch00_c_accum_1clk_0.vhd,1606599141,vhdl,,,,ufbmod_decoder_rowsum_rx09_ch00_c_accum_1clk_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0.v,1606599140,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val1_len1_0/sim/UFBmod_Decoder_xlconstant_val1_len1_0.v,,UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_signal_correction_rx09_ch00_mult_gen_4clks_0/sim/UFBmod_Decoder_signal_correction_rx09_ch00_mult_gen_4clks_0.vhd,1606599141,vhdl,,,,ufbmod_decoder_signal_correction_rx09_ch00_mult_gen_4clks_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len16_0/sim/UFBmod_Decoder_xlconstant_val0_len16_0.v,1606599141,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0/sim/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0.v,,UFBmod_Decoder_xlconstant_val0_len16_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len1_0/sim/UFBmod_Decoder_xlconstant_val0_len1_0.v,1606599141,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len16_0/sim/UFBmod_Decoder_xlconstant_val0_len16_0.v,,UFBmod_Decoder_xlconstant_val0_len1_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val1_len1_0/sim/UFBmod_Decoder_xlconstant_val1_len1_0.v,1606599141,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val256x32_len16_0/sim/UFBmod_Decoder_xlconstant_val256x32_len16_0.v,,UFBmod_Decoder_xlconstant_val1_len1_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val256x32_len16_0/sim/UFBmod_Decoder_xlconstant_val256x32_len16_0.v,1606599141,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len1_0/sim/UFBmod_Decoder_xlconstant_val0_len1_0.v,,UFBmod_Decoder_xlconstant_val256x32_len16_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/sim/UFBmod_Decoder.vhd,1606599140,vhdl,,,,decoder_rx09_to_fifo_imp_ffvyw2;fft_rx09_chxx_to_decoder_imp_1g2c2u;ufbmod_decoder;ufbmod_rx09_chxx_decoder_imp_3kt8bu,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Encoder/ip/UFBmod_Encoder_UFBmod_tx09_Encoder_0_0/sim/UFBmod_Encoder_UFBmod_tx09_Encoder_0_0.vhd,1606599140,vhdl,,,,ufbmod_encoder_ufbmod_tx09_encoder_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Encoder/sim/UFBmod_Encoder.vhd,1606599139,vhdl,,,,ufbmod_encoder,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_ampt_tx0_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_ampt_tx0_c_shift_ram_0_1.vhd,1606599153,vhdl,,,,ufbmod_trx_trx_cdc_ampt_tx0_c_shift_ram_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_ampt_tx1_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_ampt_tx1_c_shift_ram_0_1.vhd,1606599153,vhdl,,,,ufbmod_trx_trx_cdc_ampt_tx1_c_shift_ram_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_dds_tx0_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_dds_tx0_c_shift_ram_0_1.vhd,1606599152,vhdl,,,,ufbmod_trx_trx_cdc_dds_tx0_c_shift_ram_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_dds_tx0_xlconcat_0_1/sim/UFBmod_TRX_TRX_CDC_dds_tx0_xlconcat_0_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_0/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_0.v,,UFBmod_TRX_TRX_CDC_dds_tx0_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_dds_tx1_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_dds_tx1_c_shift_ram_0_1.vhd,1606599152,vhdl,,,,ufbmod_trx_trx_cdc_dds_tx1_c_shift_ram_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_FIFO_Arbiter_0_0/sim/UFBmod_TRX_TRX_FIFO_Arbiter_0_0.vhd,1606599155,vhdl,,,,ufbmod_trx_trx_fifo_arbiter_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1.v,1606599147,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_1_len1_1/sim/UFBmod_TRX_xlconstant_1_len1_1.v,,UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1_selectio_wiz.v,1606599147,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1.v,,UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1_selectio_wiz,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1/sim/UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1.vhd,1606599148,vhdl,,,,ufbmod_trx_trx_lvds_util_ds_buf_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1/util_ds_buf.vhd,1606599147,vhdl,,,,util_ds_buf,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_clk_wiz_0_1/UFBmod_TRX_TRX_PLL_clk_wiz_0_1.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_reset_util_vector_logic_0_1/sim/UFBmod_TRX_TRX_reset_util_vector_logic_0_1.v,,UFBmod_TRX_TRX_PLL_clk_wiz_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_clk_wiz_0_1/UFBmod_TRX_TRX_PLL_clk_wiz_0_1_clk_wiz.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_clk_wiz_0_1/UFBmod_TRX_TRX_PLL_clk_wiz_0_1.v,,UFBmod_TRX_TRX_PLL_clk_wiz_0_1_clk_wiz,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_util_ds_buf_0_1/sim/UFBmod_TRX_TRX_PLL_util_ds_buf_0_1.vhd,1606599151,vhdl,,,,ufbmod_trx_trx_pll_util_ds_buf_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_util_ds_buf_0_1/util_ds_buf.vhd,1606599151,vhdl,,,,,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx0_xslice_15to8_1/sim/UFBmod_TRX_TRX_ampt_tx0_xslice_15to8_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx0_xslice_7to0_1/sim/UFBmod_TRX_TRX_ampt_tx0_xslice_7to0_1.v,,UFBmod_TRX_TRX_ampt_tx0_xslice_15to8_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx0_xslice_7to0_1/sim/UFBmod_TRX_TRX_ampt_tx0_xslice_7to0_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_fifo_generator_0_1/sim/UFBmod_TRX_pulldata_tx09_fifo_generator_0_1.v,,UFBmod_TRX_TRX_ampt_tx0_xslice_7to0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx1_xslice_15to8_1/sim/UFBmod_TRX_TRX_ampt_tx1_xslice_15to8_1.v,1606599152,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx1_xslice_7to0_1/sim/UFBmod_TRX_TRX_ampt_tx1_xslice_7to0_1.v,,UFBmod_TRX_TRX_ampt_tx1_xslice_15to8_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx1_xslice_7to0_1/sim/UFBmod_TRX_TRX_ampt_tx1_xslice_7to0_1.v,1606599152,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val0_len1_3/sim/UFBmod_TRX_xlconstant_val0_len1_3.v,,UFBmod_TRX_TRX_ampt_tx1_xslice_7to0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_blank_tx_c_shift_ram_0_1.vhd,1606599147,vhdl,,,,ufbmod_trx_trx_blank_tx_c_shift_ram_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_util_vector_logic_0_1/sim/UFBmod_TRX_TRX_blank_tx_util_vector_logic_0_1.v,1606599147,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_xlconcat_0_1/sim/UFBmod_TRX_TRX_blank_tx_xlconcat_0_1.v,,UFBmod_TRX_TRX_blank_tx_util_vector_logic_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_util_vector_logic_1_1/sim/UFBmod_TRX_TRX_blank_tx_util_vector_logic_1_1.v,1606599147,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1/UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1_selectio_wiz.v,,UFBmod_TRX_TRX_blank_tx_util_vector_logic_1_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_xlconcat_0_1/sim/UFBmod_TRX_TRX_blank_tx_xlconcat_0_1.v,1606599147,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_util_vector_logic_1_1/sim/UFBmod_TRX_TRX_blank_tx_util_vector_logic_1_1.v,,UFBmod_TRX_TRX_blank_tx_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlconcat_0_1/sim/UFBmod_TRX_TRX_gpio_xlconcat_0_1.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_clk_wiz_0_1/UFBmod_TRX_TRX_PLL_clk_wiz_0_1_clk_wiz.v,,UFBmod_TRX_TRX_gpio_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_0downto0_blankTx_0_1/sim/UFBmod_TRX_TRX_gpio_xlslice_0downto0_blankTx_0_1.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlconcat_0_1/sim/UFBmod_TRX_TRX_gpio_xlconcat_0_1.v,,UFBmod_TRX_TRX_gpio_xlslice_0downto0_blankTx_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_0to0_blankTx_0_0/sim/UFBmod_TRX_TRX_gpio_xlslice_0to0_blankTx_0_0.v,1606599155,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_Decoder/ip/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0.v,,UFBmod_TRX_TRX_gpio_xlslice_0to0_blankTx_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_30downto30_rfxmode_0_1/sim/UFBmod_TRX_TRX_gpio_xlslice_30downto30_rfxmode_0_1.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_0downto0_blankTx_0_1/sim/UFBmod_TRX_TRX_gpio_xlslice_0downto0_blankTx_0_1.v,,UFBmod_TRX_TRX_gpio_xlslice_30downto30_rfxmode_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_31downto31_resetn_0_1/sim/UFBmod_TRX_TRX_gpio_xlslice_31downto31_resetn_0_1.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_30downto30_rfxmode_0_1/sim/UFBmod_TRX_TRX_gpio_xlslice_30downto30_rfxmode_0_1.v,,UFBmod_TRX_TRX_gpio_xlslice_31downto31_resetn_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_io_reset_counter_binary_0_1/sim/UFBmod_TRX_TRX_io_reset_counter_binary_0_1.vhd,1606599144,vhdl,,,,ufbmod_trx_trx_io_reset_counter_binary_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_post_fft_rx09_ad_0_0/sim/UFBmod_TRX_TRX_post_fft_rx09_ad_0_0.vhd,1606599154,vhdl,,,,ufbmod_trx_trx_post_fft_rx09_ad_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_proc_sys_reset_0_1/sim/UFBmod_TRX_TRX_proc_sys_reset_0_1.vhd,1606599144,vhdl,,,,ufbmod_trx_trx_proc_sys_reset_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_reset_util_vector_logic_0_1/sim/UFBmod_TRX_TRX_reset_util_vector_logic_0_1.v,1606599151,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_re_xlslice_12to00_1/sim/UFBmod_TRX_TRX_tx0_re_xlslice_12to00_1.v,,UFBmod_TRX_TRX_reset_util_vector_logic_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx09_fifo_generator_0_1/sim/UFBmod_TRX_TRX_rx09_fifo_generator_0_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx24_fifo_generator_0_1/sim/UFBmod_TRX_TRX_rx24_fifo_generator_0_1.v,,UFBmod_TRX_TRX_rx09_fifo_generator_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx09_xlconcat_0_1/sim/UFBmod_TRX_TRX_rx09_xlconcat_0_1.v,1606599144,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_00to00_1/sim/UFBmod_TRX_TRX_rx_xlslice_00to00_1.v,,UFBmod_TRX_TRX_rx09_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx24_fifo_generator_0_1/sim/UFBmod_TRX_TRX_rx24_fifo_generator_0_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx09_fifo_generator_0_1/sim/UFBmod_TRX_TRX_tx09_fifo_generator_0_1.v,,UFBmod_TRX_TRX_rx24_fifo_generator_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx24_xlconcat_0_1/sim/UFBmod_TRX_TRX_rx24_xlconcat_0_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_15to15_1/sim/UFBmod_TRX_TRX_rx_xlslice_15to15_1.v,,UFBmod_TRX_TRX_rx24_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_00to00_1/sim/UFBmod_TRX_TRX_rx_xlslice_00to00_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_02to02_1/sim/UFBmod_TRX_TRX_rx_xlslice_02to02_1.v,,UFBmod_TRX_TRX_rx_xlslice_00to00_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_01to01_1/sim/UFBmod_TRX_TRX_rx_xlslice_01to01_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx09_fifo_generator_0_1/sim/UFBmod_TRX_TRX_rx09_fifo_generator_0_1.v,,UFBmod_TRX_TRX_rx_xlslice_01to01_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_02to02_1/sim/UFBmod_TRX_TRX_rx_xlslice_02to02_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_04to04_1/sim/UFBmod_TRX_TRX_rx_xlslice_04to04_1.v,,UFBmod_TRX_TRX_rx_xlslice_02to02_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_03to03_1/sim/UFBmod_TRX_TRX_rx_xlslice_03to03_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_01to01_1/sim/UFBmod_TRX_TRX_rx_xlslice_01to01_1.v,,UFBmod_TRX_TRX_rx_xlslice_03to03_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_04to04_1/sim/UFBmod_TRX_TRX_rx_xlslice_04to04_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_06to06_1/sim/UFBmod_TRX_TRX_rx_xlslice_06to06_1.v,,UFBmod_TRX_TRX_rx_xlslice_04to04_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_05to05_1/sim/UFBmod_TRX_TRX_rx_xlslice_05to05_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_03to03_1/sim/UFBmod_TRX_TRX_rx_xlslice_03to03_1.v,,UFBmod_TRX_TRX_rx_xlslice_05to05_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_06to06_1/sim/UFBmod_TRX_TRX_rx_xlslice_06to06_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_10to10_1/sim/UFBmod_TRX_TRX_rx_xlslice_10to10_1.v,,UFBmod_TRX_TRX_rx_xlslice_06to06_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_07to07_1/sim/UFBmod_TRX_TRX_rx_xlslice_07to07_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_05to05_1/sim/UFBmod_TRX_TRX_rx_xlslice_05to05_1.v,,UFBmod_TRX_TRX_rx_xlslice_07to07_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_08to08_1/sim/UFBmod_TRX_TRX_rx_xlslice_08to08_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx24_xlconcat_0_1/sim/UFBmod_TRX_TRX_rx24_xlconcat_0_1.v,,UFBmod_TRX_TRX_rx_xlslice_08to08_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_09to09_1/sim/UFBmod_TRX_TRX_rx_xlslice_09to09_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_07to07_1/sim/UFBmod_TRX_TRX_rx_xlslice_07to07_1.v,,UFBmod_TRX_TRX_rx_xlslice_09to09_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_10to10_1/sim/UFBmod_TRX_TRX_rx_xlslice_10to10_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_12to12_1/sim/UFBmod_TRX_TRX_rx_xlslice_12to12_1.v,,UFBmod_TRX_TRX_rx_xlslice_10to10_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_11to11_1/sim/UFBmod_TRX_TRX_rx_xlslice_11to11_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_09to09_1/sim/UFBmod_TRX_TRX_rx_xlslice_09to09_1.v,,UFBmod_TRX_TRX_rx_xlslice_11to11_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_12to12_1/sim/UFBmod_TRX_TRX_rx_xlslice_12to12_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_14to14_1/sim/UFBmod_TRX_TRX_rx_xlslice_14to14_1.v,,UFBmod_TRX_TRX_rx_xlslice_12to12_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_13to13_1/sim/UFBmod_TRX_TRX_rx_xlslice_13to13_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_11to11_1/sim/UFBmod_TRX_TRX_rx_xlslice_11to11_1.v,,UFBmod_TRX_TRX_rx_xlslice_13to13_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_14to14_1/sim/UFBmod_TRX_TRX_rx_xlslice_14to14_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_08to08_1/sim/UFBmod_TRX_TRX_rx_xlslice_08to08_1.v,,UFBmod_TRX_TRX_rx_xlslice_14to14_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_15to15_1/sim/UFBmod_TRX_TRX_rx_xlslice_15to15_1.v,1606599145,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_rx_xlslice_13to13_1/sim/UFBmod_TRX_TRX_rx_xlslice_13to13_1.v,,UFBmod_TRX_TRX_rx_xlslice_15to15_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx09_fifo_generator_0_1/sim/UFBmod_TRX_TRX_tx09_fifo_generator_0_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx_LVDS_interleave_xlconcat_0_1/sim/UFBmod_TRX_TRX_tx_LVDS_interleave_xlconcat_0_1.v,,UFBmod_TRX_TRX_tx09_fifo_generator_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_dds_compiler_0_1/sim/UFBmod_TRX_TRX_tx0_dds_compiler_0_1.vhd,1606599152,vhdl,,,,ufbmod_trx_trx_tx0_dds_compiler_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_im_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx0_im_xbip_multadd_0_1.vhd,1606599151,vhdl,,,,ufbmod_trx_trx_tx0_im_xbip_multadd_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_im_xlslice_28to16_1/sim/UFBmod_TRX_TRX_tx0_im_xlslice_28to16_1.v,1606599151,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_im_xlslice_28to16_1/sim/UFBmod_TRX_TRX_tx1_im_xlslice_28to16_1.v,,UFBmod_TRX_TRX_tx0_im_xlslice_28to16_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_re_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx0_re_xbip_multadd_0_1.vhd,1606599151,vhdl,,,,ufbmod_trx_trx_tx0_re_xbip_multadd_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_re_xlslice_12to00_1/sim/UFBmod_TRX_TRX_tx0_re_xlslice_12to00_1.v,1606599151,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_re_xlslice_12to00_1/sim/UFBmod_TRX_TRX_tx1_re_xlslice_12to00_1.v,,UFBmod_TRX_TRX_tx0_re_xlslice_12to00_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_dds_compiler_0_1/sim/UFBmod_TRX_TRX_tx1_dds_compiler_0_1.vhd,1606599152,vhdl,,,,ufbmod_trx_trx_tx1_dds_compiler_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_im_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx1_im_xbip_multadd_0_1.vhd,1606599152,vhdl,,,,ufbmod_trx_trx_tx1_im_xbip_multadd_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_im_xlslice_28to16_1/sim/UFBmod_TRX_TRX_tx1_im_xlslice_28to16_1.v,1606599151,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx1_xslice_15to8_1/sim/UFBmod_TRX_TRX_ampt_tx1_xslice_15to8_1.v,,UFBmod_TRX_TRX_tx1_im_xlslice_28to16_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_re_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx1_re_xbip_multadd_0_1.vhd,1606599152,vhdl,,,,ufbmod_trx_trx_tx1_re_xbip_multadd_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_re_xlslice_12to00_1/sim/UFBmod_TRX_TRX_tx1_re_xlslice_12to00_1.v,1606599151,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_im_xlslice_28to16_1/sim/UFBmod_TRX_TRX_tx0_im_xlslice_28to16_1.v,,UFBmod_TRX_TRX_tx1_re_xlslice_12to00_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx_4to1_c_counter_binary_0_1/sim/UFBmod_TRX_TRX_tx_4to1_c_counter_binary_0_1.vhd,1606599151,vhdl,,,,ufbmod_trx_trx_tx_4to1_c_counter_binary_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx_LVDS_interleave_xlconcat_0_1/sim/UFBmod_TRX_TRX_tx_LVDS_interleave_xlconcat_0_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_00to00_1/sim/UFBmod_TRX_xlslice_00to00_1.v,,UFBmod_TRX_TRX_tx_LVDS_interleave_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx_word_format_xlconcat_0_1/sim/UFBmod_TRX_TRX_tx_word_format_xlconcat_0_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val0_len1_2/sim/UFBmod_TRX_xlconstant_val0_len1_2.v,,UFBmod_TRX_TRX_tx_word_format_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_c_shift_ram_0_0/sim/UFBmod_TRX_c_shift_ram_0_0.vhd,1606599155,vhdl,,,,ufbmod_trx_c_shift_ram_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_c_shift_ram_dly386_1_1/sim/UFBmod_TRX_c_shift_ram_dly386_1_1.vhd,1606599148,vhdl,,,,ufbmod_trx_c_shift_ram_dly386_1_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_cordic_rx09_1/sim/UFBmod_TRX_cordic_rx09_1.vhd,1606599148,vhdl,,,,ufbmod_trx_cordic_rx09_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_cordic_rx09_addra_xlslice_9to0_1/sim/UFBmod_TRX_cordic_rx09_addra_xlslice_9to0_1.v,1606599148,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_window_coef_rom_blk_mem_gen_0_1/sim/UFBmod_TRX_window_coef_rom_blk_mem_gen_0_1.v,,UFBmod_TRX_cordic_rx09_addra_xlslice_9to0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_cordic_rx09_xlconcat_0_1/sim/UFBmod_TRX_cordic_rx09_xlconcat_0_1.v,1606599148,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_cordic_rx09_addra_xlslice_9to0_1/sim/UFBmod_TRX_cordic_rx09_addra_xlslice_9to0_1.v,,UFBmod_TRX_cordic_rx09_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_fft_rx09_s_data_xlconcat_0_1/sim/UFBmod_TRX_fft_rx09_s_data_xlconcat_0_1.v,1606599148,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_cordic_rx09_xlconcat_0_1/sim/UFBmod_TRX_cordic_rx09_xlconcat_0_1.v,,UFBmod_TRX_fft_rx09_s_data_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_fifo_generator_0_1/sim/UFBmod_TRX_fifo_generator_0_1.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_31downto31_resetn_0_1/sim/UFBmod_TRX_TRX_gpio_xlslice_31downto31_resetn_0_1.v,,UFBmod_TRX_fifo_generator_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_fifo_generator_dly2049_0_1/sim/UFBmod_TRX_fifo_generator_dly2049_0_1.v,1606599148,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_6/sim/UFBmod_TRX_xlconstant_val1_len1_6.v,,UFBmod_TRX_fifo_generator_dly2049_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_mem_a_rx09_util_reduced_logic_0_1/sim/UFBmod_TRX_post_fft_mem_a_rx09_util_reduced_logic_0_1.v,1606599149,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_mem_a_rx09_xlconcat_0_1/sim/UFBmod_TRX_post_fft_mem_a_rx09_xlconcat_0_1.v,,UFBmod_TRX_post_fft_mem_a_rx09_util_reduced_logic_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_mem_a_rx09_xlconcat_0_1/sim/UFBmod_TRX_post_fft_mem_a_rx09_xlconcat_0_1.v,1606599149,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pushdata_rx09_xlconcat_0_1/sim/UFBmod_TRX_pushdata_rx09_xlconcat_0_1.v,,UFBmod_TRX_post_fft_mem_a_rx09_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_blk_mem_gen_0_1/sim/UFBmod_TRX_post_fft_rx09_blk_mem_gen_0_1.v,1606599149,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pre_fft_rx09_xlslice_25to13_1/sim/UFBmod_TRX_pre_fft_rx09_xlslice_25to13_1.v,,UFBmod_TRX_post_fft_rx09_blk_mem_gen_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_0/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_0.v,1606599154,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_1/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_1.v,,UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_1/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_1.v,1606599154,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_2/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_2.v,,UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_2/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_2.v,1606599154,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_3/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_3.v,,UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_2,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_3/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_3.v,1606599154,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_4/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_4.v,,UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_3,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_4/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_4.v,1606599154,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_5/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_5.v,,UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_4,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_5/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_5.v,1606599154,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_6/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_6.v,,UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_5,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_6/sim/UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_6.v,1606599155,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_util_reduced_logic_0_0/sim/UFBmod_TRX_util_reduced_logic_0_0.v,,UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_6,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_xlslice_9downto0_1/sim/UFBmod_TRX_post_fft_rx09_xlslice_9downto0_1.v,1606599149,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_7/sim/UFBmod_TRX_xlconstant_val1_len1_7.v,,UFBmod_TRX_post_fft_rx09_xlslice_9downto0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pre_fft_rx09_blk_mem_gen_0_1/sim/UFBmod_TRX_pre_fft_rx09_blk_mem_gen_0_1.v,1606599149,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_blk_mem_gen_0_1/sim/UFBmod_TRX_post_fft_rx09_blk_mem_gen_0_1.v,,UFBmod_TRX_pre_fft_rx09_blk_mem_gen_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pre_fft_rx09_xlslice_12to00_1/sim/UFBmod_TRX_pre_fft_rx09_xlslice_12to00_1.v,1606599149,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_rx09_xlslice_9downto0_1/sim/UFBmod_TRX_post_fft_rx09_xlslice_9downto0_1.v,,UFBmod_TRX_pre_fft_rx09_xlslice_12to00_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pre_fft_rx09_xlslice_25to13_1/sim/UFBmod_TRX_pre_fft_rx09_xlslice_25to13_1.v,1606599149,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pre_fft_rx09_xlslice_12to00_1/sim/UFBmod_TRX_pre_fft_rx09_xlslice_12to00_1.v,,UFBmod_TRX_pre_fft_rx09_xlslice_25to13_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_c_shift_ram_0_1/sim/UFBmod_TRX_pulldata_tx09_c_shift_ram_0_1.vhd,1606599153,vhdl,,,,ufbmod_trx_pulldata_tx09_c_shift_ram_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_fifo_generator_0_1/sim/UFBmod_TRX_pulldata_tx09_fifo_generator_0_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_7to0_1/sim/UFBmod_TRX_xlslice_7to0_1.v,,UFBmod_TRX_pulldata_tx09_fifo_generator_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_util_reduced_logic_0_1/sim/UFBmod_TRX_pulldata_tx09_util_reduced_logic_0_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_util_vector_logic_0_1/sim/UFBmod_TRX_pulldata_tx09_util_vector_logic_0_1.v,,UFBmod_TRX_pulldata_tx09_util_reduced_logic_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_util_vector_logic_0_1/sim/UFBmod_TRX_pulldata_tx09_util_vector_logic_0_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_xlconcat_1_1/sim/UFBmod_TRX_pulldata_tx09_xlconcat_1_1.v,,UFBmod_TRX_pulldata_tx09_util_vector_logic_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_xlconcat_1_1/sim/UFBmod_TRX_pulldata_tx09_xlconcat_1_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_14to8_1/sim/UFBmod_TRX_xlslice_14to8_1.v,,UFBmod_TRX_pulldata_tx09_xlconcat_1_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pushdata_rx09_xlconcat_0_1/sim/UFBmod_TRX_pushdata_rx09_xlconcat_0_1.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pushdata_rx09_xlslice_31to16_1/sim/UFBmod_TRX_pushdata_rx09_xlslice_31to16_1.v,,UFBmod_TRX_pushdata_rx09_xlconcat_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pushdata_rx09_xlslice_31to16_1/sim/UFBmod_TRX_pushdata_rx09_xlslice_31to16_1.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pushdata_rx09_xlslice_8to8_1/sim/UFBmod_TRX_pushdata_rx09_xlslice_8to8_1.v,,UFBmod_TRX_pushdata_rx09_xlslice_31to16_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pushdata_rx09_xlslice_8to8_1/sim/UFBmod_TRX_pushdata_rx09_xlslice_8to8_1.v,1606599150,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_fifo_generator_0_1/sim/UFBmod_TRX_fifo_generator_0_1.v,,UFBmod_TRX_pushdata_rx09_xlslice_8to8_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_rx09_xlslice_15to0_1/sim/UFBmod_TRX_rx09_xlslice_15to0_1.v,1606599148,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_fft_rx09_s_data_xlconcat_0_1/sim/UFBmod_TRX_fft_rx09_s_data_xlconcat_0_1.v,,UFBmod_TRX_rx09_xlslice_15to0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_util_reduced_logic_0_0/sim/UFBmod_TRX_util_reduced_logic_0_0.v,1606599155,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconcat_0_4/sim/UFBmod_TRX_xlconcat_0_4.v,,UFBmod_TRX_util_reduced_logic_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_window_coef_rom_blk_mem_gen_0_1/sim/UFBmod_TRX_window_coef_rom_blk_mem_gen_0_1.v,1606599149,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pre_fft_rx09_blk_mem_gen_0_1/sim/UFBmod_TRX_pre_fft_rx09_blk_mem_gen_0_1.v,,UFBmod_TRX_window_coef_rom_blk_mem_gen_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_window_rx09_im_mult_gen_0_1/sim/UFBmod_TRX_window_rx09_im_mult_gen_0_1.vhd,1606599149,vhdl,,,,ufbmod_trx_window_rx09_im_mult_gen_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_window_rx09_re_mult_gen_0_1/sim/UFBmod_TRX_window_rx09_re_mult_gen_0_1.vhd,1606599148,vhdl,,,,ufbmod_trx_window_rx09_re_mult_gen_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xfft_rx09_dly3459_1/sim/UFBmod_TRX_xfft_rx09_dly3459_1.vhd,1606599148,vhdl,,,,ufbmod_trx_xfft_rx09_dly3459_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconcat_0_2/sim/UFBmod_TRX_xlconcat_0_2.v,1606599148,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_fifo_generator_dly2049_0_1/sim/UFBmod_TRX_fifo_generator_dly2049_0_1.v,,UFBmod_TRX_xlconcat_0_2,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconcat_0_3/sim/UFBmod_TRX_xlconcat_0_3.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_29to29_1/sim/UFBmod_TRX_xlslice_29to29_1.v,,UFBmod_TRX_xlconcat_0_3,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconcat_0_4/sim/UFBmod_TRX_xlconcat_0_4.v,1606599155,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_0_0/sim/UFBmod_TRX_xlconstant_0_0.v,,UFBmod_TRX_xlconcat_0_4,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_0_0/sim/UFBmod_TRX_xlconstant_0_0.v,1606599155,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_gpio_xlslice_0to0_blankTx_0_0/sim/UFBmod_TRX_TRX_gpio_xlslice_0to0_blankTx_0_0.v,,UFBmod_TRX_xlconstant_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_1_len1_1/sim/UFBmod_TRX_xlconstant_1_len1_1.v,1606599147,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconcat_0_2/sim/UFBmod_TRX_xlconcat_0_2.v,,UFBmod_TRX_xlconstant_1_len1_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val0_len1_2/sim/UFBmod_TRX_xlconstant_val0_len1_2.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_5/sim/UFBmod_TRX_xlconstant_val1_len1_5.v,,UFBmod_TRX_xlconstant_val0_len1_2,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val0_len1_3/sim/UFBmod_TRX_xlconstant_val0_len1_3.v,1606599152,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_9/sim/UFBmod_TRX_xlconstant_val1_len1_9.v,,UFBmod_TRX_xlconstant_val0_len1_3,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_5/sim/UFBmod_TRX_xlconstant_val1_len1_5.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_util_vector_logic_0_1/sim/UFBmod_TRX_TRX_blank_tx_util_vector_logic_0_1.v,,UFBmod_TRX_xlconstant_val1_len1_5,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_6/sim/UFBmod_TRX_xlconstant_val1_len1_6.v,1606599148,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_rx09_xlslice_15to0_1/sim/UFBmod_TRX_rx09_xlslice_15to0_1.v,,UFBmod_TRX_xlconstant_val1_len1_6,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_7/sim/UFBmod_TRX_xlconstant_val1_len1_7.v,1606599149,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_post_fft_mem_a_rx09_util_reduced_logic_0_1/sim/UFBmod_TRX_post_fft_mem_a_rx09_util_reduced_logic_0_1.v,,UFBmod_TRX_xlconstant_val1_len1_7,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconstant_val1_len1_9/sim/UFBmod_TRX_xlconstant_val1_len1_9.v,1606599152,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_ampt_tx0_xslice_15to8_1/sim/UFBmod_TRX_TRX_ampt_tx0_xslice_15to8_1.v,,UFBmod_TRX_xlconstant_val1_len1_9,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_00to00_1/sim/UFBmod_TRX_xlslice_00to00_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_01to01_1/sim/UFBmod_TRX_xlslice_01to01_1.v,,UFBmod_TRX_xlslice_00to00_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_01to01_1/sim/UFBmod_TRX_xlslice_01to01_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_02to02_1/sim/UFBmod_TRX_xlslice_02to02_1.v,,UFBmod_TRX_xlslice_01to01_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_02to02_1/sim/UFBmod_TRX_xlslice_02to02_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_03to03_1/sim/UFBmod_TRX_xlslice_03to03_1.v,,UFBmod_TRX_xlslice_02to02_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_03to03_1/sim/UFBmod_TRX_xlslice_03to03_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_04to04_1/sim/UFBmod_TRX_xlslice_04to04_1.v,,UFBmod_TRX_xlslice_03to03_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_04to04_1/sim/UFBmod_TRX_xlslice_04to04_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_05to05_1/sim/UFBmod_TRX_xlslice_05to05_1.v,,UFBmod_TRX_xlslice_04to04_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_05to05_1/sim/UFBmod_TRX_xlslice_05to05_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_06to06_1/sim/UFBmod_TRX_xlslice_06to06_1.v,,UFBmod_TRX_xlslice_05to05_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_06to06_1/sim/UFBmod_TRX_xlslice_06to06_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_07to07_1/sim/UFBmod_TRX_xlslice_07to07_1.v,,UFBmod_TRX_xlslice_06to06_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_07to07_1/sim/UFBmod_TRX_xlslice_07to07_1.v,1606599146,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx_word_format_xlconcat_0_1/sim/UFBmod_TRX_TRX_tx_word_format_xlconcat_0_1.v,,UFBmod_TRX_xlslice_07to07_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_14to8_1/sim/UFBmod_TRX_xlslice_14to8_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlconcat_0_3/sim/UFBmod_TRX_xlconcat_0_3.v,,UFBmod_TRX_xlslice_14to8_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_28to28_1/sim/UFBmod_TRX_xlslice_28to28_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_dds_tx0_xlconcat_0_1/sim/UFBmod_TRX_TRX_CDC_dds_tx0_xlconcat_0_1.v,,UFBmod_TRX_xlslice_28to28_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_29to29_1/sim/UFBmod_TRX_xlslice_29to29_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_28to28_1/sim/UFBmod_TRX_xlslice_28to28_1.v,,UFBmod_TRX_xlslice_29to29_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_30to30_1/sim/UFBmod_TRX_xlslice_30to30_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_util_reduced_logic_0_1/sim/UFBmod_TRX_pulldata_tx09_util_reduced_logic_0_1.v,,UFBmod_TRX_xlslice_30to30_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_7to0_1/sim/UFBmod_TRX_xlslice_7to0_1.v,1606599153,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/ip/UFBmod_TRX_xlslice_30to30_1/sim/UFBmod_TRX_xlslice_30to30_1.v,,UFBmod_TRX_xlslice_7to0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/UFBmod_TRX/sim/UFBmod_TRX.vhd,1606599144,vhdl,,,,delay_rx09_3459minus1024clk_imp_aonrgf;pulldata_imp_1wtmk8;pushdata_imp_tpi30q;trx_clock_imp_1a7su8q;trx_config_imp_1vz7p75;trx_lvds_imp_grajc5;trx_rx09_concat_imp_1kkl3z9;trx_rx24_concat_imp_ld03gf;trx_rx_fft_calc_imp_vkx3ul;trx_rx_fft_unit_imp_6j07ed;trx_tx_concat_imp_18skxtb;trx_tx_dds_unit_imp_1l2cwoy;ufbmod_trx,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_CFG_Si5338_axi_gpio_0_0/sim/msys_CFG_Si5338_axi_gpio_0_0.vhd,1607034387,vhdl,,,,msys_cfg_si5338_axi_gpio_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_CLK0_util_ds_buf_0_0/sim/msys_CLK0_util_ds_buf_0_0.vhd,1607034375,vhdl,,,,msys_clk0_util_ds_buf_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_CLK0_util_ds_buf_0_0/util_ds_buf.vhd,1607034375,vhdl,,,,,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_LCD_BL_xlslice_0_0/sim/msys_LCD_BL_xlslice_0_0.v,1607034373,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_PWM_ctr_xlslice_0_0/sim/msys_PWM_ctr_xlslice_0_0.v,,msys_LCD_BL_xlslice_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_PWM_ctr_xlslice_0_0/sim/msys_PWM_ctr_xlslice_0_0.v,1607034374,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_PWM_gpio_xlslice_3_0/sim/msys_PWM_gpio_xlslice_3_0.v,,msys_PWM_ctr_xlslice_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_PWM_gpio_xlslice_3_0/sim/msys_PWM_gpio_xlslice_3_0.v,1607034374,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_PWM_gpio_xlslice_3_1/sim/msys_PWM_gpio_xlslice_3_1.v,,msys_PWM_gpio_xlslice_3_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_PWM_gpio_xlslice_3_1/sim/msys_PWM_gpio_xlslice_3_1.v,1607034374,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_PWM_gpio_xlslice_3_2/sim/msys_PWM_gpio_xlslice_3_2.v,,msys_PWM_gpio_xlslice_3_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_PWM_gpio_xlslice_3_2/sim/msys_PWM_gpio_xlslice_3_2.v,1607034374,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_red_xlslice_0_3/sim/msys_RGB_red_xlslice_0_3.v,,msys_PWM_gpio_xlslice_3_2,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_blue_compare_0_0/sim/msys_RGB_blue_compare_0_0.vhd,1607034373,vhdl,,,,msys_rgb_blue_compare_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_green_c_addsub_0_0/sim/msys_RGB_green_c_addsub_0_0.vhd,1607034373,vhdl,,,,msys_rgb_green_c_addsub_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_red_c_addsub_0_0/sim/msys_RGB_red_c_addsub_0_0.vhd,1607034373,vhdl,,,,msys_rgb_red_c_addsub_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_red_xlslice_0_0/sim/msys_RGB_red_xlslice_0_0.v,1607034373,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_red_xlslice_0_1/sim/msys_RGB_red_xlslice_0_1.v,,msys_RGB_red_xlslice_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_red_xlslice_0_1/sim/msys_RGB_red_xlslice_0_1.v,1607034373,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_red_xlslice_0_2/sim/msys_RGB_red_xlslice_0_2.v,,msys_RGB_red_xlslice_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_red_xlslice_0_2/sim/msys_RGB_red_xlslice_0_2.v,1607034373,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_LCD_BL_xlslice_0_0/sim/msys_LCD_BL_xlslice_0_0.v,,msys_RGB_red_xlslice_0_2,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_red_xlslice_0_3/sim/msys_RGB_red_xlslice_0_3.v,1607034374,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_1_2/sim/msys_xlconcat_1_2.v,,msys_RGB_red_xlslice_0_3,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_SC0712_0_0/sim/msys_SC0712_0_0.vhd,1607034341,vhdl,,,,msys_sc0712_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_TRX_axi_quad_spi_0_0/sim/msys_TRX_axi_quad_spi_0_0.vhd,1607034384,vhdl,,,,msys_trx_axi_quad_spi_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_TRX_tx_dds_ampt_axi_gpio_0_0/sim/msys_TRX_tx_dds_ampt_axi_gpio_0_0.vhd,1607034385,vhdl,,,,msys_trx_tx_dds_ampt_axi_gpio_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_TRX_tx_dds_inc_axi_gpio_0_0/sim/msys_TRX_tx_dds_inc_axi_gpio_0_0.vhd,1607034385,vhdl,,,,msys_trx_tx_dds_inc_axi_gpio_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_TRX_gpio_0_0/sim/msys_axi_TRX_gpio_0_0.vhd,1607034384,vhdl,,,,msys_axi_trx_gpio_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_ethernetlite_0_1/sim/msys_axi_ethernetlite_0_1.vhd,1607034382,vhdl,,,,msys_axi_ethernetlite_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_gpio_0_0/sim/msys_axi_gpio_0_0.vhd,1607034371,vhdl,,,,msys_axi_gpio_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_gpio_0_2/sim/msys_axi_gpio_0_2.vhd,1607034379,vhdl,,,,msys_axi_gpio_0_2,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_gpio_0_3/sim/msys_axi_gpio_0_3.vhd,1607034379,vhdl,,,,msys_axi_gpio_0_3,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_gpio_0_4/sim/msys_axi_gpio_0_4.vhd,1607034380,vhdl,,,,msys_axi_gpio_0_4,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_gpio_0_5/sim/msys_axi_gpio_0_5.vhd,1607034383,vhdl,,,,msys_axi_gpio_0_5,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_gpio_0_6/sim/msys_axi_gpio_0_6.vhd,1607034384,vhdl,,,,msys_axi_gpio_0_6,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_iic_0_1/sim/msys_axi_iic_0_1.vhd,1607034383,vhdl,,,,msys_axi_iic_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_iic_1_0/sim/msys_axi_iic_1_0.vhd,1607034373,vhdl,,,,msys_axi_iic_1_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_pwm_gpio_0_0/sim/msys_axi_pwm_gpio_0_0.vhd,1607034374,vhdl,,,,msys_axi_pwm_gpio_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_pwm_gpio_0_1/sim/msys_axi_pwm_gpio_0_1.vhd,1607034374,vhdl,,,,msys_axi_pwm_gpio_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_quad_spi_0_0/sim/msys_axi_quad_spi_0_0.vhd,1607034341,vhdl,,,,msys_axi_quad_spi_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_timer_0_0/sim/msys_axi_timer_0_0.vhd,1607034341,vhdl,,,,msys_axi_timer_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_uart0_gpio_0_0/sim/msys_axi_uart0_gpio_0_0.vhd,1607034373,vhdl,,,,msys_axi_uart0_gpio_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_axi_uartlite_0_0/sim/msys_axi_uartlite_0_0.vhd,1607034341,vhdl,,,,msys_axi_uartlite_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_blk_mem_gen_0_3/sim/msys_blk_mem_gen_0_3.v,1607034383,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xbar_4/sim/msys_xbar_4.v,,msys_blk_mem_gen_0_3,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_addsub_0_0/sim/msys_c_addsub_0_0.vhd,1607034373,vhdl,,,,msys_c_addsub_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_counter_binary_0_0/sim/msys_c_counter_binary_0_0.vhd,1607034373,vhdl,,,,msys_c_counter_binary_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_counter_binary_0_1/sim/msys_c_counter_binary_0_1.vhd,1607034374,vhdl,,,,msys_c_counter_binary_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_counter_binary_0_4/sim/msys_c_counter_binary_0_4.vhd,1607034379,vhdl,,,,msys_c_counter_binary_0_4,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_counter_binary_0_5/sim/msys_c_counter_binary_0_5.vhd,1607034382,vhdl,,,,msys_c_counter_binary_0_5,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_counter_binary_0_6/sim/msys_c_counter_binary_0_6.vhd,1607034384,vhdl,,,,msys_c_counter_binary_0_6,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_10/sim/msys_c_shift_ram_0_10.vhd,1607034380,vhdl,,,,msys_c_shift_ram_0_10,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_11/sim/msys_c_shift_ram_0_11.vhd,1607034380,vhdl,,,,msys_c_shift_ram_0_11,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_12/sim/msys_c_shift_ram_0_12.vhd,1607034380,vhdl,,,,msys_c_shift_ram_0_12,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_13/sim/msys_c_shift_ram_0_13.vhd,1607034380,vhdl,,,,msys_c_shift_ram_0_13,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_14/sim/msys_c_shift_ram_0_14.vhd,1607034381,vhdl,,,,msys_c_shift_ram_0_14,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_15/sim/msys_c_shift_ram_0_15.vhd,1607034381,vhdl,,,,msys_c_shift_ram_0_15,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_16/sim/msys_c_shift_ram_0_16.vhd,1607034381,vhdl,,,,msys_c_shift_ram_0_16,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_17/sim/msys_c_shift_ram_0_17.vhd,1607034381,vhdl,,,,msys_c_shift_ram_0_17,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_18/sim/msys_c_shift_ram_0_18.vhd,1607034381,vhdl,,,,msys_c_shift_ram_0_18,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_19/sim/msys_c_shift_ram_0_19.vhd,1607034381,vhdl,,,,msys_c_shift_ram_0_19,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_20/sim/msys_c_shift_ram_0_20.vhd,1607034381,vhdl,,,,msys_c_shift_ram_0_20,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_21/sim/msys_c_shift_ram_0_21.vhd,1607034381,vhdl,,,,msys_c_shift_ram_0_21,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_22/sim/msys_c_shift_ram_0_22.vhd,1607034382,vhdl,,,,msys_c_shift_ram_0_22,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_23/sim/msys_c_shift_ram_0_23.vhd,1607034384,vhdl,,,,msys_c_shift_ram_0_23,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_24/sim/msys_c_shift_ram_0_24.vhd,1607034384,vhdl,,,,msys_c_shift_ram_0_24,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_5/sim/msys_c_shift_ram_0_5.vhd,1607034376,vhdl,,,,msys_c_shift_ram_0_5,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_6/sim/msys_c_shift_ram_0_6.vhd,1607034378,vhdl,,,,msys_c_shift_ram_0_6,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_7/sim/msys_c_shift_ram_0_7.vhd,1607034379,vhdl,,,,msys_c_shift_ram_0_7,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_8/sim/msys_c_shift_ram_0_8.vhd,1607034379,vhdl,,,,msys_c_shift_ram_0_8,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_c_shift_ram_0_9/sim/msys_c_shift_ram_0_9.vhd,1607034379,vhdl,,,,msys_c_shift_ram_0_9,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_0/msys_clk_wiz_0_0.v,1607034372,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_1_1/sim/msys_xlconcat_1_1.v,,msys_clk_wiz_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_0/msys_clk_wiz_0_0_clk_wiz.v,1607034372,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_0/msys_clk_wiz_0_0.v,,msys_clk_wiz_0_0_clk_wiz,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_address_decoder.vhd,1607034378,vhdl,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_slave_attachment.vhd,,,msys_clk_wiz_0_1_address_decoder,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_axi_lite_ipif.vhd,1607034378,vhdl,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_axi_clk_config.vhd,,,msys_clk_wiz_0_1_axi_lite_ipif,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_slave_attachment.vhd,1607034378,vhdl,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_axi_lite_ipif.vhd,,,msys_clk_wiz_0_1_slave_attachment,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1.v,1607034378,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_11/sim/msys_xlconcat_0_11.v,,msys_clk_wiz_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_axi_clk_config.vhd,1607034378,vhdl,,,,msys_clk_wiz_0_1_axi_clk_config,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_clk_wiz.v,1607034378,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1.v,,msys_clk_wiz_0_1_clk_wiz,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_clk_wiz_drp.vhd,1607034378,vhdl,,,,msys_clk_wiz_0_1_clk_wiz_drp,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_mmcm_pll_drp.v,1607034376,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_clk_wiz.v,,msys_clk_wiz_0_1_mmcm_drp,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/msys_clk_wiz_0_1_conv_funs_pkg.vhd,1607034376,vhdl,,,,msys_clk_wiz_0_1_conv_funs_pkg,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/msys_clk_wiz_0_1_family.vhd,1607034377,vhdl,,,,msys_clk_wiz_0_1_family,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/msys_clk_wiz_0_1_family_support.vhd,1607034377,vhdl,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_address_decoder.vhd;C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_axi_lite_ipif.vhd;C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_slave_attachment.vhd,,,msys_clk_wiz_0_1_family_support,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/msys_clk_wiz_0_1_ipif_pkg.vhd,1607034377,vhdl,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_address_decoder.vhd;C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_axi_lite_ipif.vhd;C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_slave_attachment.vhd;C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_axi_clk_config.vhd;C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_clk_wiz_drp.vhd,,,msys_clk_wiz_0_1_ipif_pkg,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/msys_clk_wiz_0_1_proc_common_pkg.vhd,1607034376,vhdl,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_axi_clk_config.vhd;C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_clk_wiz_drp.vhd,,,msys_clk_wiz_0_1_proc_common_pkg,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/msys_clk_wiz_0_1_pselect_f.vhd,1607034377,vhdl,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/msys_clk_wiz_0_1_address_decoder.vhd,,,msys_clk_wiz_0_1_pselect_f,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/msys_clk_wiz_0_1_soft_reset.vhd,1607034377,vhdl,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_axi_clk_config.vhd,,,msys_clk_wiz_0_1_soft_reset,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_4/msys_clk_wiz_0_4.v,1607034386,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_28/sim/msys_xlconstant_0_28.v,,msys_clk_wiz_0_4,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_4/msys_clk_wiz_0_4_clk_wiz.v,1607034386,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_4/msys_clk_wiz_0_4.v,,msys_clk_wiz_0_4_clk_wiz,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_dlmb_bram_if_cntlr_0/sim/msys_dlmb_bram_if_cntlr_0.vhd,1607034344,vhdl,,,,msys_dlmb_bram_if_cntlr_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_dlmb_v10_0/sim/msys_dlmb_v10_0.vhd,1607034344,vhdl,,,,msys_dlmb_v10_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_fifo_generator_0_1/sim/msys_fifo_generator_0_1.v,1607034380,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_39/sim/msys_xlslice_0_39.v,,msys_fifo_generator_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_ilmb_bram_if_cntlr_0/sim/msys_ilmb_bram_if_cntlr_0.vhd,1607034344,vhdl,,,,msys_ilmb_bram_if_cntlr_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_ilmb_v10_0/sim/msys_ilmb_v10_0.vhd,1607034344,vhdl,,,,msys_ilmb_v10_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_labtools_fmeter_0_0/sim/msys_labtools_fmeter_0_0.vhd,1607034342,vhdl,,,,msys_labtools_fmeter_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_lmb_bram_0/sim/msys_lmb_bram_0.v,1607034345,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v,,msys_lmb_bram_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_lmb_bram_if_cntlr_0_0/sim/msys_lmb_bram_if_cntlr_0_0.vhd,1607034383,vhdl,,,,msys_lmb_bram_if_cntlr_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_lmb_bram_if_cntlr_0_1/sim/msys_lmb_bram_if_cntlr_0_1.vhd,1607034384,vhdl,,,,msys_lmb_bram_if_cntlr_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_lmb_v10_0_0/sim/msys_lmb_v10_0_0.vhd,1607034383,vhdl,,,,msys_lmb_v10_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_lmb_v10_1_0/sim/msys_lmb_v10_1_0.vhd,1607034383,vhdl,,,,msys_lmb_v10_1_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mdm_1_0/sim/msys_mdm_1_0.vhd,1607034343,vhdl,,,,msys_mdm_1_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_microblaze_0_0/sim/msys_microblaze_0_0.vhd,1607034344,vhdl,,,,msys_microblaze_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_microblaze_0_1/sim/msys_microblaze_0_1.vhd,1607034382,vhdl,,,,msys_microblaze_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_microblaze_0_axi_intc_0/sim/msys_microblaze_0_axi_intc_0.vhd,1607034344,vhdl,,,,msys_microblaze_0_axi_intc_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,,mig_7series_v4_2_axi_ctrl_addr_decode,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,,mig_7series_v4_2_axi_ctrl_read,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,,mig_7series_v4_2_axi_ctrl_reg,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,,mig_7series_v4_2_axi_ctrl_reg_bank,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,,mig_7series_v4_2_axi_ctrl_top,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,,mig_7series_v4_2_axi_ctrl_write,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,,mig_7series_v4_2_axi_mc,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,,mig_7series_v4_2_axi_mc_ar_channel,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,,mig_7series_v4_2_axi_mc_aw_channel,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,,mig_7series_v4_2_axi_mc_b_channel,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,,mig_7series_v4_2_axi_mc_cmd_arbiter,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,,mig_7series_v4_2_axi_mc_cmd_fsm,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,,mig_7series_v4_2_axi_mc_cmd_translator,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,,mig_7series_v4_2_axi_mc_fifo,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,,mig_7series_v4_2_axi_mc_incr_cmd,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,,mig_7series_v4_2_axi_mc_r_channel,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,,mig_7series_v4_2_axi_mc_simple_fifo,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,,mig_7series_v4_2_axi_mc_w_channel,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,,mig_7series_v4_2_axi_mc_wr_cmd_fsm,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,,mig_7series_v4_2_axi_mc_wrap_cmd,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,,mig_7series_v4_2_ddr_a_upsizer,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,,mig_7series_v4_2_ddr_axi_register_slice,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,,mig_7series_v4_2_ddr_axi_upsizer,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,,mig_7series_v4_2_ddr_axic_register_slice,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,,mig_7series_v4_2_ddr_carry_and,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,,mig_7series_v4_2_ddr_carry_latch_and,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,,mig_7series_v4_2_ddr_carry_latch_or,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,,mig_7series_v4_2_ddr_carry_or,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,,mig_7series_v4_2_ddr_command_fifo,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,,mig_7series_v4_2_ddr_comparator,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,,mig_7series_v4_2_ddr_comparator_sel,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,,mig_7series_v4_2_ddr_comparator_sel_static,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,,mig_7series_v4_2_ddr_r_upsizer,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,,mig_7series_v4_2_ddr_w_upsizer,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,,mig_7series_v4_2_fi_xor,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_axi,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/msys_mig_7series_0_0.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_0/sim/msys_xlconcat_0_0.v,,msys_mig_7series_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/msys_mig_7series_0_0_mig_sim.v,1607034369,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/msys_mig_7series_0_0.v,,msys_mig_7series_0_0_mig,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,,mig_7series_v4_2_ddr_prbs_gen,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_skip_calib_tap,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1607034367,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mig_7series_0_0/msys_mig_7series_0_0/user_design/rtl/msys_mig_7series_0_0_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_mii_to_rmii_0_0/sim/msys_mii_to_rmii_0_0.vhd,1607034369,vhdl,,,,msys_mii_to_rmii_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_proc_sys_reset_0_0/sim/msys_proc_sys_reset_0_0.vhd,1607034369,vhdl,,,,msys_proc_sys_reset_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_proc_sys_reset_0_1/sim/msys_proc_sys_reset_0_1.vhd,1607034385,vhdl,,,,msys_proc_sys_reset_0_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_proc_sys_reset_eth_0/sim/msys_proc_sys_reset_eth_0.vhd,1607034370,vhdl,,,,msys_proc_sys_reset_eth_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_pushdata_rx09_axi_gpio_0_0/sim/msys_pushdata_rx09_axi_gpio_0_0.vhd,1607034385,vhdl,,,,msys_pushdata_rx09_axi_gpio_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_rst_CFG_Si5338_0_65M_0/sim/msys_rst_CFG_Si5338_0_65M_0.vhd,1607034387,vhdl,,,,msys_rst_cfg_si5338_0_65m_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_rst_mig_7series_0_100M_0/sim/msys_rst_mig_7series_0_100M_0.vhd,1607034370,vhdl,,,,msys_rst_mig_7series_0_100m_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_rst_mig_7series_0_50M_1/sim/msys_rst_mig_7series_0_50M_1.vhd,1607034372,vhdl,,,,msys_rst_mig_7series_0_50m_1,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_uart0_xlslice_0_0/sim/msys_uart0_xlslice_0_0.v,1607034372,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_uart0_xlslice_1_0/sim/msys_uart0_xlslice_1_0.v,,msys_uart0_xlslice_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_uart0_xlslice_1_0/sim/msys_uart0_xlslice_1_0.v,1607034372,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_uart0_xlslice_1_1/sim/msys_uart0_xlslice_1_1.v,,msys_uart0_xlslice_1_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_uart0_xlslice_1_1/sim/msys_uart0_xlslice_1_1.v,1607034372,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_0/msys_clk_wiz_0_0_clk_wiz.v,,msys_uart0_xlslice_1_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_ds_buf_1_0/sim/msys_util_ds_buf_1_0.vhd,1607034371,vhdl,,,,msys_util_ds_buf_1_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_ds_buf_1_0/util_ds_buf.vhd,1607034370,vhdl,,,,,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_ds_buf_2_0/sim/msys_util_ds_buf_2_0.vhd,1607034371,vhdl,,,,msys_util_ds_buf_2_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_ds_buf_2_0/util_ds_buf.vhd,1607034371,vhdl,,,,,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_reduced_logic_0_0/sim/msys_util_reduced_logic_0_0.v,1607034379,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_12/sim/msys_xlconcat_0_12.v,,msys_util_reduced_logic_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_reduced_logic_0_1/sim/msys_util_reduced_logic_0_1.v,1607034382,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_18/sim/msys_xlconcat_0_18.v,,msys_util_reduced_logic_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_vector_logic_0_5/sim/msys_util_vector_logic_0_5.v,1607034375,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_34/sim/msys_xlslice_0_34.v,,msys_util_vector_logic_0_5,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_vector_logic_0_7/sim/msys_util_vector_logic_0_7.v,1607034379,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_reduced_logic_0_0/sim/msys_util_reduced_logic_0_0.v,,msys_util_vector_logic_0_7,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_vector_logic_0_8/sim/msys_util_vector_logic_0_8.v,1607034382,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_blk_mem_gen_0_3/sim/msys_blk_mem_gen_0_3.v,,msys_util_vector_logic_0_8,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_vio_0_0/sim/msys_vio_0_0.vhd,1614462080,vhdl,,,,msys_vio_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xbar_2/sim/msys_xbar_2.v,1607034374,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xbar_3/sim/msys_xbar_3.v,,msys_xbar_2,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xbar_3/sim/msys_xbar_3.v,1607034375,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_33/sim/msys_xlslice_0_33.v,,msys_xbar_3,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xbar_4/sim/msys_xbar_4.v,1607034383,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_40/sim/msys_xlslice_0_40.v,,msys_xbar_4,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xbar_5/sim/msys_xbar_5.v,1607034385,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_4/msys_clk_wiz_0_4_clk_wiz.v,,msys_xbar_5,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_0/sim/msys_xlconcat_0_0.v,1607034371,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_1_0/sim/msys_xlconcat_1_0.v,,msys_xlconcat_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_10/sim/msys_xlconcat_0_10.v,1607034376,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_19/sim/msys_xlconstant_0_19.v,,msys_xlconcat_0_10,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_11/sim/msys_xlconcat_0_11.v,1607034379,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_37/sim/msys_xlslice_0_37.v,,msys_xlconcat_0_11,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_12/sim/msys_xlconcat_0_12.v,1607034379,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_13/sim/msys_xlconcat_0_13.v,,msys_xlconcat_0_12,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_13/sim/msys_xlconcat_0_13.v,1607034379,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_fifo_generator_0_1/sim/msys_fifo_generator_0_1.v,,msys_xlconcat_0_13,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_17/sim/msys_xlconcat_0_17.v,1607034382,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_26/sim/msys_xlconstant_0_26.v,,msys_xlconcat_0_17,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_18/sim/msys_xlconcat_0_18.v,1607034382,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_vector_logic_0_8/sim/msys_util_vector_logic_0_8.v,,msys_xlconcat_0_18,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_19/sim/msys_xlconcat_0_19.v,1607034386,verilog,,,,msys_xlconcat_0_19,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_1_0/sim/msys_xlconcat_1_0.v,1607034372,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_0/sim/msys_xlslice_0_0.v,,msys_xlconcat_1_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_1_1/sim/msys_xlconcat_1_1.v,1607034373,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_2/sim/msys_xlslice_0_2.v,,msys_xlconcat_1_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_1_2/sim/msys_xlconcat_1_2.v,1607034374,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_0/sim/msys_xlconstant_0_0.v,,msys_xlconcat_1_2,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_0/sim/msys_xlconstant_0_0.v,1607034374,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xbar_2/sim/msys_xbar_2.v,,msys_xlconstant_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_19/sim/msys_xlconstant_0_19.v,1607034376,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_36/sim/msys_xlslice_0_36.v,,msys_xlconstant_0_19,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_20/sim/msys_xlconstant_0_20.v,1607034376,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_clk_wiz_0_1/msys_clk_wiz_0_1_mmcm_pll_drp.v,,msys_xlconstant_0_20,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_26/sim/msys_xlconstant_0_26.v,1607034382,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_reduced_logic_0_1/sim/msys_util_reduced_logic_0_1.v,,msys_xlconstant_0_26,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_28/sim/msys_xlconstant_0_28.v,1607034386,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_19/sim/msys_xlconcat_0_19.v,,msys_xlconstant_0_28,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_0/sim/msys_xlslice_0_0.v,1607034372,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_uart0_xlslice_0_0/sim/msys_uart0_xlslice_0_0.v,,msys_xlslice_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_2/sim/msys_xlslice_0_2.v,1607034373,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_RGB_red_xlslice_0_0/sim/msys_RGB_red_xlslice_0_0.v,,msys_xlslice_0_2,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_33/sim/msys_xlslice_0_33.v,1607034375,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_vector_logic_0_5/sim/msys_util_vector_logic_0_5.v,,msys_xlslice_0_33,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_34/sim/msys_xlslice_0_34.v,1607034376,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_35/sim/msys_xlslice_0_35.v,,msys_xlslice_0_34,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_35/sim/msys_xlslice_0_35.v,1607034376,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_10/sim/msys_xlconcat_0_10.v,,msys_xlslice_0_35,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_36/sim/msys_xlslice_0_36.v,1607034376,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconstant_0_20/sim/msys_xlconstant_0_20.v,,msys_xlslice_0_36,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_37/sim/msys_xlslice_0_37.v,1607034379,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_1_4/sim/msys_xlslice_1_4.v,,msys_xlslice_0_37,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_39/sim/msys_xlslice_0_39.v,1607034380,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_1_5/sim/msys_xlslice_1_5.v,,msys_xlslice_0_39,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_0_40/sim/msys_xlslice_0_40.v,1607034384,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_1_6/sim/msys_xlslice_1_6.v,,msys_xlslice_0_40,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_1_4/sim/msys_xlslice_1_4.v,1607034379,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_util_vector_logic_0_7/sim/msys_util_vector_logic_0_7.v,,msys_xlslice_1_4,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_1_5/sim/msys_xlslice_1_5.v,1607034380,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlconcat_0_17/sim/msys_xlconcat_0_17.v,,msys_xlslice_1_5,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xlslice_1_6/sim/msys_xlslice_1_6.v,1607034384,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ip/msys_xbar_5/sim/msys_xbar_5.v,,msys_xlslice_1_6,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.ip_user_files/bd/msys/ipshared/97ab/scr/SC0712.vhd,1607034341,vhdl,,,,sc0712,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_FFT_controller.vhd,1599858133,vhdl,,,,tb_fft_controller,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_SCOPE.vhd,1599858147,vhdl,,,,tb_scope,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_SREC_boot_loader.vhd,1614895935,vhdl,,,,tb_srec_boot_loader,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_UFBmod_Decoder.vhd,1604506801,vhdl,,,,tb_ufbmod_decoder,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_UFBmod_Encoder.vhd,1601671513,vhdl,,,,tb_ufbmod_encoder,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_auto_LVDS_rotate.vhd,1604925934,vhdl,,,,tb_auto_lvds_rotate,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_barrel_rot32.vhd,1604874732,vhdl,,,,tb_barrel_rot32,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_null.vhd,1607628769,vhdl,,,,tb_null,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/hdl/UFBmod_Decoder_wrapper.vhd,1606599140,vhdl,,,,ufbmod_decoder_wrapper,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Encoder/hdl/UFBmod_Encoder_wrapper.vhd,1606599139,vhdl,,,,ufbmod_encoder_wrapper,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_TRX/hdl/UFBmod_TRX_wrapper.vhd,1606599144,vhdl,,,,ufbmod_trx_wrapper,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/hdl/msys_wrapper.vhd,1614541840,vhdl,,,,msys_wrapper,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/2bc4/labtools_fmeter.vhd,1607034342,vhdl,,,,labtools_fmeter,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/Decoder_rx09_to_FIFO_FSM.vhd,1604512813,vhdl,,,,decoder_rx09_to_fifo_fsm,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/EUI48_FSM.vhd,1604954158,vhdl,,,,eui48_fsm,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/FFT_controller.vhd,1604954002,vhdl,,,,fft_controller,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/FFT_rx09_to_Decoder_FSM.vhd,1604437116,vhdl,,,,fft_rx09_to_decoder_fsm,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/SCOPE_FSM.vhd,1604954228,vhdl,,,,scope_fsm,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/SREC_boot_loader_FSM.vhd,1614897429,vhdl,,,,srec_boot_loader_fsm,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/TRX_FIFO_Arbiter.vhd,1604954395,vhdl,,,,trx_fifo_arbiter,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/TRX_post_fft_rx09_addr_decoder.vhd,1604514901,vhdl,,,,trx_post_fft_rx09_addr_decoder,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/UFBmod_rx09_Decoder_FSM.vhd,1604510957,vhdl,,,,ufbmod_rx09_decoder_fsm,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/UFBmod_tx09_Encoder_FSM.vhd,1605002079,vhdl,,,,ufbmod_tx09_encoder_fsm,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/auto_LVDS_rotate.vhd,1604926428,vhdl,,,,auto_lvds_rotate,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/barrel_rot32.vhd,1604909890,vhdl,,,,barrel_rot32,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/rotenc_decoder.vhd,1601550515,vhdl,,,,rotenc_decoder,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/top.vhd,1606424375,vhdl,,,,top,,,,,,,,
