<?xml version='1.0' encoding='utf-8' ?><!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"><html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>7.4. Function Port and Exchange Item Allocation Wizard</title><link type="text/css" rel="stylesheet" href="PLUGINS_ROOT/org.polarsys.capella.doc/html/styles.css"/></head><body><h1 id="Function_Port_and_Exchange_Item_Allocation_Wizard">Function Port and Exchange Item Allocation Wizard</h1><h2 id="Principles">Principles</h2><p>Capella Function Port and EI Allocation tool provides means manage Function / Port / Exchange Item traceability and allocations between two engineering phases.</p><p>With this tool a user can perform Exchange item allocation from one or several functions located in the source engineering phase to other functions in the following engineering phase, by launching a dedicated wizard via the &ldquo;Function Port and EI Traceability Wizard&rdquo; command of the contextual menu (see the following figure).</p><p><br/>
<br/></p><p><img height="407" width="470" border="0" src="Images/7.4.%20Function%20Port%20and%20Exchange%20Item%20Allocation%20Wizard_html_5cde59bb.png"/></p><p><br/>
<br/></p><p><br/>
<br/></p><h2 id="Source_Engineering_Phase_.28SEP.29">Source Engineering Phase (SEP)</h2><p>The left pane of the following wizard represent all elements to be refined / enriched between the source architecture (SEP) and the target Architecture (TEP).</p><p><img height="296" width="314" border="0" src="Images/7.4.%20Function%20Port%20and%20Exchange%20Item%20Allocation%20Wizard_html_md5d81bf.png"/></p><p>In the above figure, the Function &ldquo;LogicalFunction 1&rdquo; has one Port &ldquo;FOP1&rdquo; which exposes the Exchange Item &ldquo;ExchangeItem1&rdquo;.</p><p><br/>
<br/></p><h2 id="Target_Engineering_Phase_.28TEP.29">Target Engineering Phase (TEP)</h2><p>The right pane contains all the TEP elements contributing to the realization of the SEP elements.</p><p><img height="294" width="348" border="0" src="Images/7.4.%20Function%20Port%20and%20Exchange%20Item%20Allocation%20Wizard_html_m7cfae2ea.png"/></p><p>In the above figure, the Function &ldquo;PhysicalFunction 1&rdquo; gets a new Exchange Item provided by &ldquo;LogicalFunction 1&rdquo;.</p><p><br/>
<br/></p><h2 id="Features">Features</h2><ul><li>All displayed SEP Functions without one 	traceability link coming from the TEP is shown to user with RED 	color.</li><li>All displayed SEP Ports without one 	traceability link coming from the TEP is shown to user with RED 	color.</li><li>When an Exchange Item allocated to one Port FP located in the SEP is 	not allocated to at least one of the port realization in the TEP, 	the Exchange Item line will be displayed with red color in the left 	pane.</li><li>When a Function or Function Port is selected 	in the left pane, the tracing elements in the right pane are 	highlighted.</li><li>A user can drag and drop all displayed Exchange Items from left to 	right or from right to left pane.</li><li>When performing drag and drop of Exchange Item allocations from a 	SEP Port to a TEP Port, a traceability link between the two Ports is 	created automatically if it does not exist yet</li><li>All elements displayed in the wizard can be shown in Capella Explorer 	or Semantic Browser by using a contextual menu &ldquo; Show in 	Capella Explorer&rdquo;</li></ul><h2 id="Creation_of_Elements_in_the_TEP_.28Right_pane_of_the_wizard.29">Creation of Elements in the TEP (Right pane of the wizard)</h2><ul><li><b>Elements creation or modification</b></li></ul><ul><li><b>Creation of Traceability link</b></li></ul><p><img height="253" width="276" border="0" src="Images/7.4.%20Function%20Port%20and%20Exchange%20Item%20Allocation%20Wizard_html_d1af40e.png"/></p><p><img height="262" width="276" border="0" src="Images/7.4.%20Function%20Port%20and%20Exchange%20Item%20Allocation%20Wizard_html_m7817c5f8.png"/></p><p><br/>
<br/></p><p><br/>
<br/></p><h2 id="Validation_Rules_and_Resolutions">Validation Rules and Resolutions</h2><p><br/>
<br/></p><table border="1"><tr><td><p><b>Constraint 			ID</b></p></td><td><p><b>Model 			Validation</b></p></td><td><p><b>Applied 			to source</b></p></td><td><p><b>Applied 			to target</b></p></td><td><p><b>Quick 			Fix</b></p></td><td><p><b>Rule 			Description</b></p></td></tr><tr><td><p><b>TC_DF_02</b></p></td><td><p>Y</p></td><td><p>--</p></td><td><p>--</p></td><td><p>Y</p></td><td><p>When 			a realization link exists between System Function Port and Logical 			Function Port, another realization link should exist between 			System Function and Logical Function.</p></td></tr><tr><td><p><b>TC_DF_10</b></p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>N</p></td><td><p>Y</p></td><td><p>Every 			System Function Port must be realized by at least one Logical 			Function Port.</p></td></tr><tr><td><p><b>TC_DF_11 			&amp; TC_DF_12</b></p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>When 			an Exchange Item is allocated to a System Function Port and a 			Logical Function Port, with an existing realization link between 			System Function and Logical Function, another realization link 			between System Function Port and Logical Function Port must exist.</p></td></tr><tr><td><p><b>TC_DF_13</b></p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>If 			a realization link between a System Function Port (SFP) and a 			Logical Function Port (LFP) exists, it shall exist at least one 			System Analysis Exchange Item allocated by SFP who is realized by 			a Logical Analysis Exchange Item allocated by LFP.</p></td></tr><tr><td><p><b>TC_DF_14</b></p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>Y</p></td><td><p>If 			a realization link between a System Function Port and a Logical 			Function Port exist, then the System Function shall be realized by 			the Logical Function.</p></td></tr></table><p><br/>
<br/></p><p><br/>
<br/></p><p><br/>
<br/></p></body></html>