{% extends 'slide.tmpl' %}
{% from 'render.tmpl' import md_slide, html_slide %}

{% block slides %}


{% call md_slide('Warm-Up') %}
* Exam+Bonus: mind the registration deadline
* Assignments (only P, not T): <daniel+osdev@trvx.org>
{% endcall %}


{% call md_slide('Resources') %}
* [Memory Management](http://www.cs.rutgers.edu/~pxk/416/notes/09-memory.html)
* [Paging](http://www.cs.rutgers.edu/~pxk/416/notes/10-paging.html)
{% endcall %}


{% call md_slide('Caches') %}
Memory Hierarchy

* Principles and benefits
* On what program behavior does it depend
{% endcall %}


{% call md_slide('Caches') %}
Cache Lines

* Why is cache divided in those blocks
* Limitations for size of cache line
{% endcall %}


{% call md_slide('Caches') %}
Cache Misses

* Types of cache misses
* How to avoid them
{% endcall %}


{% call md_slide('Caches') %}
Write Policies: for in-cache data

* Write-through
* Write-back
{% endcall %}


{% call md_slide('Caches') %}
Write Policies: for out-of-cache data

* Write-allocate
* Write-to-memory
{% endcall %}


{% call md_slide('Caches') %}
Virtually Indexed, Virtually Tagged Caches

* Main problems
* How to avoid them
{% endcall %}


{% call md_slide('Memory Access Time') %}
Example: 2-level cache, main memory

* L1: 4-way set-associative, write-back, 512 cache lines (8 words, 32 bytes, per line), hit-latency: 1ns
* L2: direct mapped, write-back, hit-latency: 60ns (read), 40ns (write)
* Main memory: 400ns (read), 350ns (write)
{% endcall %}


{% call md_slide('Paging') %}
* Demand vs. pre-paging
* Respective strengths and weaknesses
{% endcall %}


{% call md_slide('Paging') %}
* Copy-On-Write
* How can it be implemented
{% endcall %}


{% call md_slide('Page Replacement') %}
* Steps to handle page fault
* Providing certain amount of free pages
* Global vs. local page replacement strategy
{% endcall %}


{% call md_slide('Page Replacement') %}
* Thrashing
* Working Set model
{% endcall %}


{% call md_slide('Reminder') %}
* Exam+Bonus: mind the registration deadline
* Have a look at the tut assignments in advance!
* Assignments (only P, not T): <daniel+osdev@trvx.org>
{% endcall %}


{% endblock %}
{# vim: set tabstop=4 shiftwidth=4 expandtab: #}
